{
  "Top": "kernel_3mm",
  "RtlTop": "kernel_3mm",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_3mm_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck24",
    "Package": "-ubva530",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_address1",
          "name": "A_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce1",
          "name": "A_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q1",
          "name": "A_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "B_address0",
          "name": "B_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_ce0",
          "name": "B_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_q0",
          "name": "B_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_address1",
          "name": "B_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_ce1",
          "name": "B_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_q1",
          "name": "B_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_address0",
          "name": "C_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce0",
          "name": "C_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_q0",
          "name": "C_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "C_address1",
          "name": "C_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce1",
          "name": "C_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_q1",
          "name": "C_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "D": {
      "index": "3",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "D_address0",
          "name": "D_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_ce0",
          "name": "D_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_q0",
          "name": "D_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "D_address1",
          "name": "D_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_ce1",
          "name": "D_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_q1",
          "name": "D_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "E": {
      "index": "4",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "E_address0",
          "name": "E_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "E_ce0",
          "name": "E_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "E_we0",
          "name": "E_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "E_d0",
          "name": "E_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "E_q0",
          "name": "E_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "E_address1",
          "name": "E_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "E_ce1",
          "name": "E_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "E_q1",
          "name": "E_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "F": {
      "index": "5",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "F_address0",
          "name": "F_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "F_ce0",
          "name": "F_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "F_we0",
          "name": "F_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "F_d0",
          "name": "F_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "F_q0",
          "name": "F_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "F_address1",
          "name": "F_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "F_ce1",
          "name": "F_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "F_q1",
          "name": "F_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "G": {
      "index": "6",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "G_address0",
          "name": "G_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "G_ce0",
          "name": "G_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "G_we0",
          "name": "G_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "G_d0",
          "name": "G_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "G_q0",
          "name": "G_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top kernel_3mm -name kernel_3mm"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_3mm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "1014",
    "Latency": "1013"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_3mm",
    "Version": "1.0",
    "DisplayName": "Kernel_3mm",
    "Revision": "2112974663",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_3mm_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/..\/..\/Documents\/LAP_hls_benchmarks\/Vitis\/3mm\/kernel_3mm.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_3mm_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.vhd",
      "impl\/vhdl\/kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5.vhd",
      "impl\/vhdl\/kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8.vhd",
      "impl\/vhdl\/kernel_3mm_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/kernel_3mm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_3mm_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2.v",
      "impl\/verilog\/kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5.v",
      "impl\/verilog\/kernel_3mm_kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8.v",
      "impl\/verilog\/kernel_3mm_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/kernel_3mm.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel_3mm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"A_address1": "DATA"},
      "ports": ["A_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q1": "DATA"},
      "ports": ["A_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "B_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"B_address0": "DATA"},
      "ports": ["B_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"B_q0": "DATA"},
      "ports": ["B_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"B_address1": "DATA"},
      "ports": ["B_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"B_q1": "DATA"},
      "ports": ["B_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "C_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"C_address0": "DATA"},
      "ports": ["C_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"C_q0": "DATA"},
      "ports": ["C_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"C_address1": "DATA"},
      "ports": ["C_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"C_q1": "DATA"},
      "ports": ["C_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "D_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"D_address0": "DATA"},
      "ports": ["D_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "D_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"D_q0": "DATA"},
      "ports": ["D_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "D_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"D_address1": "DATA"},
      "ports": ["D_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "D_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"D_q1": "DATA"},
      "ports": ["D_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "E_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"E_address0": "DATA"},
      "ports": ["E_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "E"
        }]
    },
    "E_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"E_d0": "DATA"},
      "ports": ["E_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "E"
        }]
    },
    "E_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"E_q0": "DATA"},
      "ports": ["E_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "E"
        }]
    },
    "E_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"E_address1": "DATA"},
      "ports": ["E_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "E"
        }]
    },
    "E_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"E_q1": "DATA"},
      "ports": ["E_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "E"
        }]
    },
    "F_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"F_address0": "DATA"},
      "ports": ["F_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "F"
        }]
    },
    "F_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"F_d0": "DATA"},
      "ports": ["F_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "F"
        }]
    },
    "F_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"F_q0": "DATA"},
      "ports": ["F_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "F"
        }]
    },
    "F_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"F_address1": "DATA"},
      "ports": ["F_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "F"
        }]
    },
    "F_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"F_q1": "DATA"},
      "ports": ["F_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "F"
        }]
    },
    "G_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"G_address0": "DATA"},
      "ports": ["G_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "G"
        }]
    },
    "G_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"G_d0": "DATA"},
      "ports": ["G_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "G"
        }]
    },
    "G_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"G_q0": "DATA"},
      "ports": ["G_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "G"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "7"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "A_address1": {
      "dir": "out",
      "width": "7"
    },
    "A_ce1": {
      "dir": "out",
      "width": "1"
    },
    "A_q1": {
      "dir": "in",
      "width": "32"
    },
    "B_address0": {
      "dir": "out",
      "width": "7"
    },
    "B_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_q0": {
      "dir": "in",
      "width": "32"
    },
    "B_address1": {
      "dir": "out",
      "width": "7"
    },
    "B_ce1": {
      "dir": "out",
      "width": "1"
    },
    "B_q1": {
      "dir": "in",
      "width": "32"
    },
    "C_address0": {
      "dir": "out",
      "width": "7"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_q0": {
      "dir": "in",
      "width": "32"
    },
    "C_address1": {
      "dir": "out",
      "width": "7"
    },
    "C_ce1": {
      "dir": "out",
      "width": "1"
    },
    "C_q1": {
      "dir": "in",
      "width": "32"
    },
    "D_address0": {
      "dir": "out",
      "width": "7"
    },
    "D_ce0": {
      "dir": "out",
      "width": "1"
    },
    "D_q0": {
      "dir": "in",
      "width": "32"
    },
    "D_address1": {
      "dir": "out",
      "width": "7"
    },
    "D_ce1": {
      "dir": "out",
      "width": "1"
    },
    "D_q1": {
      "dir": "in",
      "width": "32"
    },
    "E_address0": {
      "dir": "out",
      "width": "7"
    },
    "E_ce0": {
      "dir": "out",
      "width": "1"
    },
    "E_we0": {
      "dir": "out",
      "width": "1"
    },
    "E_d0": {
      "dir": "out",
      "width": "32"
    },
    "E_q0": {
      "dir": "in",
      "width": "32"
    },
    "E_address1": {
      "dir": "out",
      "width": "7"
    },
    "E_ce1": {
      "dir": "out",
      "width": "1"
    },
    "E_q1": {
      "dir": "in",
      "width": "32"
    },
    "F_address0": {
      "dir": "out",
      "width": "7"
    },
    "F_ce0": {
      "dir": "out",
      "width": "1"
    },
    "F_we0": {
      "dir": "out",
      "width": "1"
    },
    "F_d0": {
      "dir": "out",
      "width": "32"
    },
    "F_q0": {
      "dir": "in",
      "width": "32"
    },
    "F_address1": {
      "dir": "out",
      "width": "7"
    },
    "F_ce1": {
      "dir": "out",
      "width": "1"
    },
    "F_q1": {
      "dir": "in",
      "width": "32"
    },
    "G_address0": {
      "dir": "out",
      "width": "7"
    },
    "G_ce0": {
      "dir": "out",
      "width": "1"
    },
    "G_we0": {
      "dir": "out",
      "width": "1"
    },
    "G_d0": {
      "dir": "out",
      "width": "32"
    },
    "G_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_3mm",
      "Instances": [
        {
          "ModuleName": "kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2",
          "InstanceName": "grp_kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_36"
        },
        {
          "ModuleName": "kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5",
          "InstanceName": "grp_kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_fu_46"
        },
        {
          "ModuleName": "kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8",
          "InstanceName": "grp_kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_fu_56"
        }
      ]
    },
    "Info": {
      "kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_3mm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2": {
        "Latency": {
          "LatencyBest": "505",
          "LatencyAvg": "505",
          "LatencyWorst": "505",
          "PipelineII": "505",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.430"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1_VITIS_LOOP_8_2",
            "TripCount": "100",
            "Latency": "503",
            "PipelineII": "5",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "18",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "5",
          "FF": "670",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1073",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5": {
        "Latency": {
          "LatencyBest": "505",
          "LatencyAvg": "505",
          "LatencyWorst": "505",
          "PipelineII": "505",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.430"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_4_VITIS_LOOP_17_5",
            "TripCount": "100",
            "Latency": "503",
            "PipelineII": "5",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "18",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "5",
          "FF": "670",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1073",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8": {
        "Latency": {
          "LatencyBest": "505",
          "LatencyAvg": "505",
          "LatencyWorst": "505",
          "PipelineII": "505",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.430"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_7_VITIS_LOOP_26_8",
            "TripCount": "100",
            "Latency": "503",
            "PipelineII": "5",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "18",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "5",
          "FF": "670",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1073",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kernel_3mm": {
        "Latency": {
          "LatencyBest": "1013",
          "LatencyAvg": "1013",
          "LatencyWorst": "1013",
          "PipelineII": "1014",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.430"
        },
        "Area": {
          "DSP": "54",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "15",
          "FF": "2017",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "3339",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-04-05 23:23:06 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
