// Seed: 1804525129
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = (1 ^ 1);
  wor id_3 = id_3;
  assign id_1 = id_3;
  id_4 :
  assert property (@(posedge id_4) 1)
  else $display(1, 1, id_4 - 1);
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wor id_2
    , id_20,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output supply1 id_9,
    input wor id_10,
    input supply1 id_11,
    output wand id_12,
    input wor id_13,
    output wor id_14,
    input uwire id_15,
    input supply1 id_16,
    input tri1 id_17,
    input tri1 id_18
);
  generate
    assign id_9 = id_1;
  endgenerate
  always_latch disable id_21;
  module_0(
      id_21, id_21
  );
  wire id_22;
  wire id_23;
  wire id_24 = id_22;
  wire id_25 = 1 ? id_22 : id_20[1];
endmodule
