0.6
2019.1
May 24 2019
15:06:07
C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sim_1/new/sim_display.vhd,1638028634,vhdl,,,,sim_display,,,,,,,,
C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sim_1/new/sim_encoder4_2.vhd,1637842352,vhdl,,,,sim_encoder4_2,,,,,,,,
C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sim_1/new/sim_encoderfinale.vhd,1637858937,vhdl,,,,sim_encoderfinale,,,,,,,,
C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sources_1/new/arbitro.vhd,1638026164,vhdl,,,,arbitro,,,,,,,,
C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sources_1/new/display_manager.vhd,1638028794,vhdl,C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sim_1/new/sim_display.vhd,,,display_manager,,,,,,,,
C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sources_1/new/encoder.vhd,1638025944,vhdl,C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sim_1/new/sim_encoderfinale.vhd,,,encoder,,,,,,,,
C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sources_1/new/encoder4_2.vhd,1638026036,vhdl,C:/Users/super/Desktop/magistrale/architetture/vhdl/progettoprova/project_encoderBCD/project_encoderBCD.srcs/sim_1/new/sim_encoder4_2.vhd,,,encoder10_4,,,,,,,,
