 
****************************************
Report : qor
Design : gcd
Version: O-2018.06-SP3
Date   : Wed Nov  7 21:34:44 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             124.00
  Critical Path Length:          1.85
  Critical Path Slack:          -1.36
  Critical Path Clk Period:      0.50
  Total Negative Slack:        -45.76
  No. of Violating Paths:       34.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              15293
  Buf/Inv Cell Count:            3253
  Buf Cell Count:                 182
  Inv Cell Count:                3071
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     15226
  Sequential Cell Count:           67
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6057.999398
  Noncombinational Area:    86.252544
  Buf/Inv Area:            585.510910
  Total Buffer Area:            86.06
  Total Inverter Area:         499.45
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              6144.251941
  Design Area:            6144.251941


  Design Rules
  -----------------------------------
  Total Number of Nets:         15401
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhas274

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.09
  Logic Optimization:               1377.86
  Mapping Optimization:             3478.52
  -----------------------------------------
  Overall Compile Time:             5129.40
  Overall Compile Wall Clock Time:   854.60

  --------------------------------------------------------------------

  Design  WNS: 1.36  TNS: 45.76  Number of Violating Paths: 34


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
