[
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10020",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410683",
        "articleTitle": "Memory Management for Data Localization on OSCAR Chip Multiprocessor",
        "volume": null,
        "issue": null,
        "startPage": "82",
        "endPage": "88",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37420757300,
                "preferredName": "H. Nakano",
                "firstName": "H.",
                "lastName": "Nakano"
            },
            {
                "id": 37331416300,
                "preferredName": "T. Kodaka",
                "firstName": "T.",
                "lastName": "Kodaka"
            },
            {
                "id": 37334861500,
                "preferredName": "K. Kimura",
                "firstName": "K.",
                "lastName": "Kimura"
            },
            {
                "id": 37305224700,
                "preferredName": "H. Kasahara",
                "firstName": "H.",
                "lastName": "Kasahara"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10021",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410687",
        "articleTitle": "Parallel Processing using Data Localization for MPEG2 Encoding on OSCAR Chip Multiprocessor",
        "volume": null,
        "issue": null,
        "startPage": "119",
        "endPage": "127",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37331416300,
                "preferredName": "T. Kodaka",
                "firstName": "T.",
                "lastName": "Kodaka"
            },
            {
                "id": 37420757300,
                "preferredName": "H. Nakano",
                "firstName": "H.",
                "lastName": "Nakano"
            },
            {
                "id": 37334861500,
                "preferredName": "K. Kimura",
                "firstName": "K.",
                "lastName": "Kimura"
            },
            {
                "id": 37305224700,
                "preferredName": "H. Kasahara",
                "firstName": "H.",
                "lastName": "Kasahara"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10007",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410690",
        "articleTitle": "YAWARA: A Meta-Level Optimizing Computer System",
        "volume": null,
        "issue": null,
        "startPage": "148",
        "endPage": "153",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37274710200,
                "preferredName": "T. Baba",
                "firstName": "T.",
                "lastName": "Baba"
            },
            {
                "id": 37270166400,
                "preferredName": "T. Yokota",
                "firstName": "T.",
                "lastName": "Yokota"
            },
            {
                "id": 37270171900,
                "preferredName": "K. Ootsu",
                "firstName": "K.",
                "lastName": "Ootsu"
            },
            {
                "id": 37270161700,
                "preferredName": "F. Furukawa",
                "firstName": "F.",
                "lastName": "Furukawa"
            },
            {
                "id": 37270169700,
                "preferredName": "G. Ishihara",
                "firstName": "G.",
                "lastName": "Ishihara"
            },
            {
                "id": 37275142000,
                "preferredName": "M. Saito",
                "firstName": "M.",
                "lastName": "Saito"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10000",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410677",
        "articleTitle": "Power-Aware Register Renaming in High-Performance Processors Power-Aware Register Renaming in High-Performance Processors",
        "volume": null,
        "issue": null,
        "startPage": "20",
        "endPage": "27",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37087715362,
                "preferredName": "A. Ayala",
                "firstName": "A.",
                "lastName": "Ayala"
            },
            {
                "id": 38271150400,
                "preferredName": "M. Lopez-Vallejo",
                "firstName": "M.",
                "lastName": "Lopez-Vallejo"
            },
            {
                "id": 37274709400,
                "preferredName": "A. Veidenbaum",
                "firstName": "A.",
                "lastName": "Veidenbaum"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10017",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410685",
        "articleTitle": "Large-Scale 3-D Fluid Simulations for Implosion Hydrodynamics on the Earth Simulator",
        "volume": null,
        "issue": null,
        "startPage": "102",
        "endPage": "108",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37277169600,
                "preferredName": "H. Sakagami",
                "firstName": "H.",
                "lastName": "Sakagami"
            },
            {
                "id": 37089044177,
                "preferredName": "H. Murai",
                "firstName": "H.",
                "lastName": "Murai"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10005",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410688",
        "articleTitle": "Of Piglets and Threadlets: Architectures for Self-Contained, Mobile, Memory Programming",
        "volume": null,
        "issue": null,
        "startPage": "130",
        "endPage": "138",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37274707700,
                "preferredName": "P.M. Kogge",
                "firstName": "P.M.",
                "lastName": "Kogge"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10012",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410681",
        "articleTitle": "GXP : An Interactive Shell for the Grid Environment",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "67",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37284826400,
                "preferredName": "K. Taura",
                "firstName": "K.",
                "lastName": "Taura"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10019",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410679",
        "articleTitle": "A New Memory Module for COTS-Based Personal Supercomputing",
        "volume": null,
        "issue": null,
        "startPage": "40",
        "endPage": "48",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37302065300,
                "preferredName": "N. Tanabe",
                "firstName": "N.",
                "lastName": "Tanabe"
            },
            {
                "id": 37266982900,
                "preferredName": "M. Nakatake",
                "firstName": "M.",
                "lastName": "Nakatake"
            },
            {
                "id": 37266983300,
                "preferredName": "H. Hakozaki",
                "firstName": "H.",
                "lastName": "Hakozaki"
            },
            {
                "id": 37266982500,
                "preferredName": "Y. Dohi",
                "firstName": "Y.",
                "lastName": "Dohi"
            },
            {
                "id": 37266981400,
                "preferredName": "H. Nakajo",
                "firstName": "H.",
                "lastName": "Nakajo"
            },
            {
                "id": 37280731600,
                "preferredName": "H. Amano",
                "firstName": "H.",
                "lastName": "Amano"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10018",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410682",
        "articleTitle": "Array Data Dependence Testing with the Chains of Recurrences Algebra",
        "volume": null,
        "issue": null,
        "startPage": "70",
        "endPage": "81",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37323319100,
                "preferredName": "R.A. van Engelen",
                "firstName": "R.A.",
                "lastName": "van Engelen"
            },
            {
                "id": 37429165700,
                "preferredName": "J. Birch",
                "firstName": "J.",
                "lastName": "Birch"
            },
            {
                "id": 37295655500,
                "preferredName": "K.A. Gallivan",
                "firstName": "K.A.",
                "lastName": "Gallivan"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10016",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410680",
        "articleTitle": "Fault-Tolerant Adaptive Deadlock-Recovery Routing for k-ary n-cube Networks",
        "volume": null,
        "issue": null,
        "startPage": "49",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37269812600,
                "preferredName": "T. Yoshinaga",
                "firstName": "T.",
                "lastName": "Yoshinaga"
            },
            {
                "id": 37426629800,
                "preferredName": "H. Hosogoshi",
                "firstName": "H.",
                "lastName": "Hosogoshi"
            },
            {
                "id": 37269810100,
                "preferredName": "M. Sowa",
                "firstName": "M.",
                "lastName": "Sowa"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10015",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410686",
        "articleTitle": "Highly Functional Memory Architecture for Large-Scale Data Applications",
        "volume": null,
        "issue": null,
        "startPage": "109",
        "endPage": "118",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37292347000,
                "preferredName": "K. Tanaka",
                "firstName": "K.",
                "lastName": "Tanaka"
            },
            {
                "id": 37087572074,
                "preferredName": "T. Fukawa",
                "firstName": "T.",
                "lastName": "Fukawa"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10002",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410675",
        "articleTitle": "Direct Instruction Wakeup for Out-of-Order Processors",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37412558200,
                "preferredName": "M.A. Ramirez",
                "firstName": "M.A.",
                "lastName": "Ramirez"
            },
            {
                "id": 37282406300,
                "preferredName": "A. Cristal",
                "firstName": "A.",
                "lastName": "Cristal"
            },
            {
                "id": 37274709400,
                "preferredName": "A.V. Veidenbaum",
                "firstName": "A.V.",
                "lastName": "Veidenbaum"
            },
            {
                "id": 37425576600,
                "preferredName": "L. Villa",
                "firstName": "L.",
                "lastName": "Villa"
            },
            {
                "id": 37265842600,
                "preferredName": "M. Valero",
                "firstName": "M.",
                "lastName": "Valero"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10013",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410684",
        "articleTitle": "Implementation Details and Evaluation of a New Exact and Fast Test for Array Data Dependence Analysis Based on Simplex Method",
        "volume": null,
        "issue": null,
        "startPage": "89",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37417827600,
                "preferredName": "M. Mineo",
                "firstName": "M.",
                "lastName": "Mineo"
            },
            {
                "id": 37419852400,
                "preferredName": "S. Saito",
                "firstName": "S.",
                "lastName": "Saito"
            },
            {
                "id": 37061192600,
                "preferredName": "T. Uehara",
                "firstName": "T.",
                "lastName": "Uehara"
            },
            {
                "id": 37424374900,
                "preferredName": "Y. Kunieda",
                "firstName": "Y.",
                "lastName": "Kunieda"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10004",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410689",
        "articleTitle": "Impact of Dynamic Allocation of Physical Register Banks for an SMT Processor",
        "volume": null,
        "issue": null,
        "startPage": "139",
        "endPage": "147",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37087895000,
                "preferredName": "N. Kato",
                "firstName": "N.",
                "lastName": "Kato"
            },
            {
                "id": 37087892904,
                "preferredName": "M. Yamato",
                "firstName": "M.",
                "lastName": "Yamato"
            },
            {
                "id": 37087891836,
                "preferredName": "O. Tujimoto",
                "firstName": "O.",
                "lastName": "Tujimoto"
            },
            {
                "id": 37419446600,
                "preferredName": "M. Sato",
                "firstName": "M.",
                "lastName": "Sato"
            },
            {
                "id": 37087894759,
                "preferredName": "K. Sasada",
                "firstName": "K.",
                "lastName": "Sasada"
            },
            {
                "id": 37087894741,
                "preferredName": "K. Uchikura",
                "firstName": "K.",
                "lastName": "Uchikura"
            },
            {
                "id": 37394262100,
                "preferredName": "M. Namiki",
                "firstName": "M.",
                "lastName": "Namiki"
            },
            {
                "id": 37266981400,
                "preferredName": "H. Nakajo",
                "firstName": "H.",
                "lastName": "Nakajo"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10001",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410676",
        "articleTitle": "A Super Instruction-Flow Architecture for High Performance and Low Power Processors",
        "volume": null,
        "issue": null,
        "startPage": "10",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37427416200,
                "preferredName": "K. Kise",
                "firstName": "K.",
                "lastName": "Kise"
            },
            {
                "id": 37418518100,
                "preferredName": "T. Katagiri",
                "firstName": "T.",
                "lastName": "Katagiri"
            },
            {
                "id": 37270979800,
                "preferredName": "H. Honda",
                "firstName": "H.",
                "lastName": "Honda"
            },
            {
                "id": 37270976500,
                "preferredName": "T. Yuba",
                "firstName": "T.",
                "lastName": "Yuba"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10014",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410678",
        "articleTitle": "Custom-Enabled System Architectures for High End Computing",
        "volume": null,
        "issue": null,
        "startPage": "30",
        "endPage": "39",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": [
            {
                "id": 37270216700,
                "preferredName": "T. Sterling",
                "firstName": "T.",
                "lastName": "Sterling"
            },
            {
                "id": 37274707700,
                "preferredName": "P. Kogge",
                "firstName": "P.",
                "lastName": "Kogge"
            }
        ]
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10008",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410673",
        "articleTitle": "Preface",
        "volume": null,
        "issue": null,
        "startPage": "vii",
        "endPage": "vii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": []
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10006",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410674",
        "articleTitle": "Program Committee",
        "volume": null,
        "issue": null,
        "startPage": "viii",
        "endPage": "viiii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": []
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10011",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410671",
        "articleTitle": "[Title page]",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "iv",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": []
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10003",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410691",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "154",
        "endPage": "154",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": []
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10010",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410670",
        "articleTitle": "[Cover page]",
        "volume": null,
        "issue": null,
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": []
    },
    {
        "publicationNumber": "9685",
        "doi": "10.1109/IWIA.2004.10009",
        "publicationYear": "2004",
        "publicationDate": "12-14 Jan. 2004",
        "articleNumber": "1410672",
        "articleTitle": "Table of contents - IWIA 2004",
        "volume": null,
        "issue": null,
        "startPage": "v",
        "endPage": "vi",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04)",
        "authors": []
    }
]