
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.62000000000000000000;
2.62000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20  117449.4      0.89     151.9   17943.1                          
    0:00:20  117449.4      0.89     151.9   17943.1                          
    0:00:20  117494.1      0.89     151.9   17943.1                          
    0:00:20  117538.7      0.89     151.9   17943.1                          
    0:00:20  117583.4      0.89     151.9   17943.1                          
    0:00:21  117620.9      0.89     151.9   17900.5                          
    0:00:21  118073.1      0.89     151.9    7865.7                          
    0:00:32  120202.2      0.54      89.5       0.0                          
    0:00:32  120189.4      0.54      89.5       0.0                          
    0:00:32  120189.4      0.54      89.5       0.0                          
    0:00:32  120190.0      0.54      89.5       0.0                          
    0:00:32  120190.0      0.54      89.5       0.0                          
    0:00:41  107322.0      0.56      82.4       0.0                          
    0:00:41  107327.5      0.54      79.4       0.0                          
    0:00:43  107340.0      0.52      78.4       0.0                          
    0:00:45  107348.8      0.50      77.2       0.0                          
    0:00:46  107353.9      0.51      77.0       0.0                          
    0:00:46  107361.9      0.49      76.3       0.0                          
    0:00:47  107376.2      0.50      76.1       0.0                          
    0:00:47  107381.5      0.48      75.5       0.0                          
    0:00:48  107394.6      0.49      74.4       0.0                          
    0:00:48  107403.6      0.48      72.7       0.0                          
    0:00:49  107422.2      0.48      70.8       0.0                          
    0:00:49  107437.1      0.47      69.4       0.0                          
    0:00:49  107446.7      0.47      68.7       0.0                          
    0:00:50  107456.3      0.47      68.1       0.0                          
    0:00:50  107464.3      0.46      67.7       0.0                          
    0:00:50  107471.7      0.45      67.1       0.0                          
    0:00:51  107481.3      0.45      66.7       0.0                          
    0:00:51  107344.8      0.45      66.7       0.0                          
    0:00:51  107344.8      0.45      66.7       0.0                          
    0:00:51  107344.8      0.45      66.7       0.0                          
    0:00:51  107344.8      0.45      66.7       0.0                          
    0:00:51  107344.8      0.45      66.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51  107344.8      0.45      66.7       0.0                          
    0:00:51  107358.4      0.45      66.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:00:51  107376.8      0.44      65.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:52  107399.1      0.44      64.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:52  107419.3      0.43      64.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:52  107428.9      0.43      64.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:52  107447.0      0.43      63.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:52  107468.0      0.43      63.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:52  107486.1      0.42      62.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:52  107515.3      0.41      61.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:52  107528.9      0.41      61.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:52  107545.1      0.41      61.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:52  107565.9      0.40      60.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:52  107568.8      0.40      60.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:52  107585.3      0.39      60.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:53  107596.2      0.39      60.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107615.6      0.39      59.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:53  107663.5      0.39      58.3      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:53  107713.2      0.39      57.1     121.1 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:53  107733.7      0.39      56.1     121.1 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107753.1      0.38      55.8     121.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:53  107816.7      0.38      53.4     121.1 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107851.0      0.38      52.4     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107875.5      0.38      52.0     121.1 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107888.3      0.37      51.7     121.1 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:53  107903.7      0.37      51.5     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107913.3      0.37      51.2     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107929.0      0.36      50.7     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  107946.0      0.36      50.1     121.1 path/path/path/genblk1.add_in_reg[31]/D
    0:00:54  107987.0      0.36      49.6     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  108002.4      0.35      49.4     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108023.9      0.35      48.6     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  108049.5      0.35      48.0     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:54  108080.1      0.35      46.8     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  108087.5      0.35      46.5     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108091.2      0.35      46.4     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:54  108109.3      0.34      46.2     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:54  108123.7      0.34      45.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108142.3      0.34      45.2     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:54  108165.7      0.33      44.5     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  108181.9      0.33      44.2     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:54  108205.3      0.33      43.5     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108226.4      0.33      43.0     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108248.2      0.33      42.4     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108253.2      0.32      42.3     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108265.5      0.32      41.9     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108276.4      0.32      41.6     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108294.2      0.32      41.3     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108306.7      0.32      41.1     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108317.6      0.32      40.9     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108330.9      0.31      40.7     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108342.1      0.31      40.6     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:55  108342.9      0.31      40.6     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108368.7      0.31      39.9     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108380.6      0.31      39.7     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:55  108407.0      0.31      38.9     218.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  108430.6      0.30      38.5     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108453.5      0.30      38.0     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:00:56  108465.5      0.30      37.7     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108472.9      0.30      37.6     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108481.2      0.30      37.5     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108480.7      0.30      37.4     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108496.9      0.30      36.9     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108509.1      0.30      36.7     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108512.6      0.30      36.6     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108529.3      0.29      36.0     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108542.4      0.29      35.7     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108543.7      0.29      35.7     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108557.8      0.29      35.2     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108597.2      0.29      34.5     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108612.6      0.29      34.3     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108624.6      0.29      34.1     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108647.2      0.29      33.4     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108666.9      0.28      33.1     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108680.7      0.28      32.9     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108683.6      0.28      32.9     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108703.3      0.28      32.4     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108711.3      0.28      32.2     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108712.1      0.28      32.2     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108729.1      0.27      32.0     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108732.0      0.27      31.9     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108754.1      0.27      31.2     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108782.8      0.27      30.4     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108809.4      0.27      29.8     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108823.8      0.27      29.6     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108853.1      0.26      29.0     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108865.6      0.26      28.7     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108865.3      0.26      28.7     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:00:58  108878.9      0.26      28.4     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108884.2      0.26      28.4     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108899.3      0.26      28.2     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108921.9      0.26      27.7     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108934.2      0.25      27.6     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108942.2      0.25      27.5     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108953.3      0.25      27.4     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108968.2      0.25      27.2     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:00:59  108977.8      0.25      27.1     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108989.8      0.25      26.9     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109006.5      0.25      26.7     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109006.5      0.25      26.7     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109005.7      0.25      26.7     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:00:59  109006.0      0.25      26.7     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109018.8      0.25      26.5     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:00:59  109031.8      0.25      26.4     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109044.3      0.25      26.3     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109056.0      0.24      26.1     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109061.1      0.24      26.0     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:59  109065.3      0.24      26.0     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109074.6      0.24      25.7     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:59  109073.8      0.24      25.7     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109081.8      0.24      25.6     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109108.4      0.24      25.1     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109122.8      0.23      24.8     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109135.5      0.23      24.6     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109147.2      0.23      24.4     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109161.6      0.23      24.1     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109173.8      0.23      23.9     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109185.0      0.23      23.8     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109193.8      0.23      23.6     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109214.0      0.22      23.2     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109218.5      0.22      23.2     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109230.5      0.22      23.0     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109242.7      0.22      22.7     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  109247.3      0.22      22.7     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:00  109247.3      0.22      22.6     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:01  109270.4      0.22      22.4     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109270.4      0.22      22.4     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109280.8      0.22      22.2     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109289.6      0.22      22.0     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109308.7      0.22      21.8     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109308.7      0.22      21.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109308.7      0.22      21.7     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109311.4      0.21      21.7     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109323.9      0.21      21.4     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109337.4      0.21      21.2     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109340.4      0.21      21.2     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:01  109355.8      0.21      21.0     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109358.2      0.21      21.0     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:01  109358.5      0.21      21.0     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109364.0      0.21      20.8     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109367.2      0.21      20.8     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109376.8      0.21      20.7     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:02  109376.3      0.21      20.7     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109376.3      0.21      20.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109386.9      0.21      20.5     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109386.9      0.21      20.5     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109395.2      0.21      20.4     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109408.5      0.20      20.3     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109417.2      0.20      20.1     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109423.4      0.20      20.1     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109438.3      0.20      19.9     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109450.8      0.20      19.8     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109461.4      0.20      19.6     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109463.0      0.20      19.6     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109463.5      0.20      19.5     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109467.5      0.20      19.5     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109476.0      0.20      19.3     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109476.8      0.20      19.3     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109488.8      0.19      19.1     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109511.1      0.19      18.7     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109518.6      0.19      18.6     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109519.1      0.19      18.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109530.8      0.19      18.3     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109539.1      0.19      18.2     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109539.1      0.19      18.2     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109561.9      0.19      17.8     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109564.6      0.19      17.7     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109577.6      0.19      17.5     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109590.4      0.19      17.2     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109597.3      0.19      17.1     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109600.2      0.19      17.1     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109605.3      0.18      17.0     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109613.5      0.18      16.8     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109621.5      0.18      16.7     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109636.2      0.18      16.4     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109646.5      0.18      16.2     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109651.8      0.18      16.1     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109659.6      0.18      16.0     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109677.1      0.18      15.7     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109690.2      0.18      15.5     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109689.1      0.17      15.4     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109704.3      0.17      15.2     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109704.3      0.17      15.2     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:05  109711.4      0.17      15.1     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109716.2      0.17      15.0     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109718.3      0.17      15.0     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:05  109724.2      0.17      14.9     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:05  109725.0      0.17      14.9     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109733.5      0.17      14.8     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109737.5      0.17      14.8     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109751.9      0.17      14.5     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109760.4      0.16      14.3     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109760.4      0.16      14.3     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109763.8      0.16      14.2     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109768.9      0.16      14.0     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109772.9      0.16      13.9     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109773.9      0.16      13.9     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109779.8      0.16      13.9     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109790.2      0.16      13.8     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109804.8      0.16      13.6     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109818.4      0.16      13.4     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109820.0      0.16      13.4     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109824.7      0.16      13.3     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109838.8      0.16      13.1     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109838.8      0.16      13.0     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109845.0      0.16      13.0     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109859.6      0.16      12.9     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109866.8      0.16      12.8     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109867.0      0.16      12.8     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109867.0      0.16      12.8     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109873.7      0.15      12.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109887.3      0.15      12.6     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109889.1      0.15      12.5     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109891.5      0.15      12.5     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109891.8      0.15      12.5     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109908.5      0.15      12.3     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109911.2      0.15      12.2     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109913.6      0.15      12.2     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109924.0      0.15      12.2     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109938.9      0.15      11.9     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109950.3      0.15      11.8     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109964.7      0.14      11.6     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109964.7      0.14      11.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109974.8      0.14      11.5     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109976.6      0.14      11.5     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109981.7      0.14      11.3     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109985.9      0.14      11.3     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109994.2      0.14      11.1     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109996.6      0.14      11.0     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:08  109999.0      0.14      11.0     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110000.0      0.14      10.9     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110007.8      0.14      10.8     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110010.2      0.14      10.7     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110013.6      0.14      10.7     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110016.0      0.13      10.6     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  110028.0      0.13      10.5     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110029.0      0.13      10.5     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110034.6      0.13      10.5     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:08  110047.7      0.13      10.3     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110063.6      0.13      10.1     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110064.7      0.13      10.1     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110074.3      0.13       9.9     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110077.4      0.13       9.8     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:09  110083.6      0.13       9.8     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110086.8      0.13       9.7     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110093.9      0.13       9.7     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110103.3      0.13       9.6     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110124.8      0.13       9.2     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110136.2      0.13       9.1     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110149.0      0.13       8.9     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110153.3      0.12       8.9     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110157.5      0.12       8.8     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110159.1      0.12       8.8     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110162.3      0.12       8.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110162.3      0.12       8.6     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:10  110165.5      0.12       8.6     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110165.5      0.12       8.5     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110166.6      0.12       8.5     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110171.1      0.12       8.5     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:10  110171.1      0.12       8.5     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110180.4      0.12       8.4     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110180.4      0.12       8.4     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110190.5      0.12       8.3     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110190.5      0.12       8.3     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110198.5      0.12       8.2     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:11  110200.3      0.11       8.2     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110208.3      0.11       8.1     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110209.1      0.11       8.1     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110210.7      0.11       8.1     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110213.9      0.11       8.0     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:11  110214.7      0.11       8.0     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110214.7      0.11       8.0     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110219.0      0.11       7.9     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110219.0      0.11       7.9     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110232.5      0.11       7.8     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110250.3      0.11       7.6     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110250.3      0.11       7.6     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110255.7      0.11       7.5     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110255.7      0.11       7.5     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110257.3      0.11       7.5     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110257.3      0.11       7.5     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110259.1      0.11       7.5     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110259.9      0.11       7.5     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110259.9      0.11       7.4     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110259.9      0.11       7.4     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110262.3      0.11       7.4     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110270.0      0.11       7.3     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110273.2      0.11       7.2     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110275.6      0.10       7.2     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110278.8      0.10       7.1     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110289.5      0.10       7.0     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110290.8      0.10       6.9     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110290.8      0.10       6.9     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110290.2      0.10       6.9     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110291.0      0.10       6.9     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110291.8      0.10       6.9     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110291.8      0.10       6.9     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110291.8      0.10       6.9     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110292.6      0.10       6.9     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110292.6      0.10       6.9     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110306.7      0.10       6.7     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110309.9      0.10       6.7     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110321.4      0.10       6.6     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110321.4      0.10       6.6     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110334.1      0.10       6.5     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110334.7      0.10       6.4     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110335.2      0.10       6.4     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110343.4      0.10       6.4     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110353.6      0.10       6.3     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110364.2      0.09       6.2     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110379.4      0.09       6.1     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110392.1      0.09       6.0     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110403.6      0.09       5.9     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110413.4      0.09       5.7     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110425.9      0.09       5.6     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110434.7      0.08       5.5     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110445.6      0.08       5.4     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110448.5      0.08       5.4     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110456.0      0.08       5.3     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110467.9      0.08       5.2     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110480.2      0.08       5.1     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110492.1      0.08       5.0     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:14  110501.7      0.08       4.9     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110503.3      0.08       4.8     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110510.8      0.07       4.7     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110517.7      0.07       4.7     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:15  110527.5      0.07       4.6     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110534.2      0.07       4.5     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:15  110536.6      0.07       4.5     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110539.5      0.07       4.4     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110548.5      0.07       4.3     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110555.2      0.07       4.3     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110566.1      0.07       4.2     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110572.5      0.07       4.2     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110583.6      0.07       4.1     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110585.8      0.07       4.1     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:15  110593.8      0.06       4.0     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110601.7      0.06       3.9     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110610.0      0.06       3.9     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110621.2      0.06       3.8     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110627.3      0.06       3.7     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110629.7      0.06       3.7     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110639.8      0.06       3.6     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110645.6      0.06       3.5     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110653.6      0.06       3.5     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110660.5      0.06       3.4     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110665.6      0.06       3.3     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:16  110683.1      0.06       3.2     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110692.2      0.05       3.1     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110699.4      0.05       3.1     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110704.4      0.05       3.0     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110707.1      0.05       3.0     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110711.9      0.05       2.9     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110719.6      0.05       2.8     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110732.3      0.05       2.7     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110739.3      0.05       2.7     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110754.4      0.05       2.6     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110762.7      0.05       2.6     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110779.4      0.05       2.5     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110787.4      0.05       2.4     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110802.6      0.04       2.3     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110806.0      0.04       2.2     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110816.4      0.04       2.2     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110829.7      0.04       2.1     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:17  110834.2      0.04       2.1     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110842.5      0.04       2.0     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110858.7      0.04       1.9     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110868.3      0.04       1.8     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110874.1      0.04       1.8     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110879.4      0.04       1.8     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110888.5      0.04       1.7     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110905.0      0.03       1.6     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110914.0      0.03       1.5     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110920.7      0.03       1.5     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110923.3      0.03       1.4     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110930.2      0.03       1.4     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110933.2      0.03       1.3     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18  110941.2      0.03       1.3     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110944.3      0.03       1.3     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110952.3      0.03       1.2     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110958.4      0.03       1.2     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18  110963.2      0.03       1.1     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110969.9      0.03       1.1     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18  110980.8      0.03       1.1     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110988.5      0.02       1.0     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110989.8      0.02       1.0     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110993.0      0.02       1.0     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110998.1      0.02       1.0     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:18  111007.7      0.02       0.9     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111014.3      0.02       0.9     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  111025.2      0.02       0.8     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:19  111031.6      0.02       0.8     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  111038.2      0.02       0.7     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111041.2      0.02       0.7     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:19  111044.4      0.02       0.7     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111048.3      0.02       0.7     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111055.3      0.02       0.6     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  111057.1      0.02       0.6     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111059.0      0.02       0.6     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111061.4      0.02       0.6     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111067.0      0.02       0.6     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:19  111068.8      0.02       0.6     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111070.7      0.02       0.6     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111075.2      0.01       0.5     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111077.9      0.01       0.5     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:19  111083.5      0.01       0.5     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:20  111083.5      0.01       0.5     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:20  111082.7      0.01       0.5     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  111078.7      0.01       0.4     242.2                          
    0:01:21  110828.6      0.01       0.4     242.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:21  110828.6      0.01       0.4     242.2                          
    0:01:21  110770.9      0.01       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  110770.9      0.01       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110776.0      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:22  110785.3      0.01       0.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110790.3      0.01       0.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110790.3      0.01       0.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:22  110790.3      0.01       0.3       0.0                          
    0:01:22  110790.3      0.01       0.3       0.0                          
    0:01:24  110570.1      0.08       0.7       0.0                          
    0:01:25  110524.6      0.08       0.7       0.0                          
    0:01:25  110499.6      0.08       0.7       0.0                          
    0:01:26  110479.4      0.08       0.7       0.0                          
    0:01:26  110460.8      0.08       0.7       0.0                          
    0:01:26  110442.1      0.08       0.7       0.0                          
    0:01:26  110424.6      0.08       0.7       0.0                          
    0:01:27  110407.0      0.08       0.7       0.0                          
    0:01:27  110398.0      0.08       0.7       0.0                          
    0:01:27  110381.5      0.08       0.7       0.0                          
    0:01:27  110373.0      0.08       0.7       0.0                          
    0:01:27  110364.5      0.08       0.7       0.0                          
    0:01:28  110356.0      0.08       0.7       0.0                          
    0:01:28  110347.4      0.08       0.7       0.0                          
    0:01:28  110338.9      0.08       0.7       0.0                          
    0:01:28  110330.4      0.08       0.7       0.0                          
    0:01:28  110330.4      0.08       0.7       0.0                          
    0:01:28  110331.7      0.07       0.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110349.3      0.05       0.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110349.3      0.05       0.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110355.2      0.04       0.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110358.9      0.02       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110359.7      0.02       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110360.5      0.02       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110360.5      0.02       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110361.3      0.02       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110381.5      0.02       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110394.3      0.01       0.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110395.1      0.01       0.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110402.0      0.01       0.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110413.1      0.01       0.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110413.4      0.01       0.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110414.2      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110414.2      0.01       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110415.5      0.01       0.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110415.5      0.01       0.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110415.5      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110415.5      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110415.8      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110415.8      0.01       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110417.1      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110420.1      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110423.2      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110428.8      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110429.6      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110429.6      0.01       0.2       0.0                          
    0:01:31  110365.8      0.01       0.3       0.0                          
    0:01:31  110365.0      0.01       0.3       0.0                          
    0:01:31  110365.0      0.01       0.3       0.0                          
    0:01:31  110365.0      0.01       0.3       0.0                          
    0:01:31  110365.0      0.01       0.3       0.0                          
    0:01:31  110365.0      0.01       0.3       0.0                          
    0:01:31  110365.0      0.01       0.3       0.0                          
    0:01:31  110368.2      0.01       0.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110373.2      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:31  110374.3      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:32  110375.9      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110375.9      0.01       0.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110377.5      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110377.5      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110378.0      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110382.3      0.01       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110388.9      0.01       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110390.3      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:32  110390.8      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110391.3      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110391.3      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:32  110391.3      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110391.9      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110392.7      0.01       0.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110394.3      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110400.1      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110401.2      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110402.0      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:33  110403.3      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110403.8      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110408.6      0.01       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110413.7      0.01       0.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110413.7      0.01       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110414.7      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110416.3      0.01       0.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110417.9      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110418.2      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:34  110418.2      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110418.2      0.01       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110419.8      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110420.6      0.01       0.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110422.2      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110423.2      0.01       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110423.0      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110424.6      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:35  110424.0      0.01       0.1       0.0                          
    0:01:36  110313.7      0.01       0.1       0.0                          
    0:01:37  110273.0      0.01       0.1       0.0                          
    0:01:37  110245.8      0.01       0.1       0.0                          
    0:01:37  110225.3      0.01       0.1       0.0                          
    0:01:38  110203.0      0.01       0.1       0.0                          
    0:01:38  110181.5      0.01       0.1       0.0                          
    0:01:38  110155.9      0.01       0.1       0.0                          
    0:01:38  110127.2      0.01       0.1       0.0                          
    0:01:39  110033.0      0.01       0.1       0.0                          
    0:01:39  109918.1      0.01       0.1       0.0                          
    0:01:39  109882.2      0.01       0.1       0.0                          
    0:01:40  109827.1      0.01       0.1       0.0                          
    0:01:41  109772.3      0.01       0.1       0.0                          
    0:01:41  109714.9      0.01       0.1       0.0                          
    0:01:41  109705.3      0.01       0.1       0.0                          
    0:01:41  109702.9      0.01       0.1       0.0                          
    0:01:42  109701.3      0.01       0.1       0.0                          
    0:01:42  109699.5      0.01       0.1       0.0                          
    0:01:42  109694.9      0.01       0.1       0.0                          
    0:01:43  109694.1      0.01       0.1       0.0                          
    0:01:44  109694.1      0.01       0.1       0.0                          
    0:01:44  109677.9      0.01       0.2       0.0                          
    0:01:44  109677.7      0.01       0.2       0.0                          
    0:01:44  109677.7      0.01       0.2       0.0                          
    0:01:44  109677.7      0.01       0.2       0.0                          
    0:01:44  109677.7      0.01       0.2       0.0                          
    0:01:44  109677.7      0.01       0.2       0.0                          
    0:01:44  109677.7      0.01       0.2       0.0                          
    0:01:44  109683.0      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109683.5      0.01       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  109683.5      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109684.3      0.01       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  109694.9      0.01       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  109694.9      0.01       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109694.9      0.00       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109696.8      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109703.7      0.00       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  109706.4      0.00       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109706.4      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:45  109709.8      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:45  109718.1      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109727.4      0.00       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  109728.2      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:45  109734.8      0.00       0.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  109739.1      0.00       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109751.1      0.00       0.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  109751.1      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109760.1      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  109763.8      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109763.8      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109763.8      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109766.5      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:46  109768.4      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:46  109769.4      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109773.4      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109774.5      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109776.1      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:47  109776.1      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109776.6      0.00       0.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109776.6      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109778.5      0.00       0.0       0.0                          
    0:01:48  109783.5      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109787.2      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109788.6      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109788.8      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  109791.0      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:38:22 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52755.780222
Buf/Inv area:                     2373.251989
Noncombinational area:           57035.186037
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109790.966259
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:38:27 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  23.5531 mW   (88%)
  Net Switching Power  =   3.2047 mW   (12%)
                         ---------
Total Dynamic Power    =  26.7577 mW  (100%)

Cell Leakage Power     =   2.2559 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.1933e+04          512.9874        9.5653e+05        2.3403e+04  (  80.66%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6201e+03        2.6917e+03        1.2994e+06        5.6111e+03  (  19.34%)
--------------------------------------------------------------------------------------------------
Total          2.3553e+04 uW     3.2046e+03 uW     2.2559e+06 nW     2.9014e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:38:27 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[12].path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[12].path/path/genblk1.add_in_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[12].path/path/genblk1.add_in_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[12].path/path/add_42/A[0] (mac_b16_g1_4_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[12].path/path/add_42/U17/ZN (AND2_X2)      0.05       0.13 f
  path/genblk1[12].path/path/add_42/U1_1/CO (FA_X1)       0.09       0.22 f
  path/genblk1[12].path/path/add_42/U68/ZN (NAND2_X1)     0.03       0.26 r
  path/genblk1[12].path/path/add_42/U41/ZN (NAND3_X1)     0.04       0.30 f
  path/genblk1[12].path/path/add_42/U191/ZN (NAND2_X1)
                                                          0.04       0.34 r
  path/genblk1[12].path/path/add_42/U176/ZN (NAND3_X1)
                                                          0.04       0.37 f
  path/genblk1[12].path/path/add_42/U197/ZN (NAND2_X1)
                                                          0.03       0.40 r
  path/genblk1[12].path/path/add_42/U200/ZN (NAND3_X1)
                                                          0.04       0.45 f
  path/genblk1[12].path/path/add_42/U34/ZN (NAND2_X1)     0.04       0.49 r
  path/genblk1[12].path/path/add_42/U11/ZN (NAND3_X1)     0.04       0.53 f
  path/genblk1[12].path/path/add_42/U73/ZN (NAND2_X1)     0.04       0.56 r
  path/genblk1[12].path/path/add_42/U58/ZN (NAND3_X1)     0.04       0.60 f
  path/genblk1[12].path/path/add_42/U110/ZN (NAND2_X1)
                                                          0.04       0.64 r
  path/genblk1[12].path/path/add_42/U113/ZN (NAND3_X1)
                                                          0.04       0.68 f
  path/genblk1[12].path/path/add_42/U138/ZN (NAND2_X1)
                                                          0.04       0.71 r
  path/genblk1[12].path/path/add_42/U140/ZN (NAND3_X1)
                                                          0.04       0.75 f
  path/genblk1[12].path/path/add_42/U51/ZN (NAND2_X1)     0.03       0.79 r
  path/genblk1[12].path/path/add_42/U12/ZN (NAND3_X1)     0.04       0.83 f
  path/genblk1[12].path/path/add_42/U86/ZN (NAND2_X1)     0.03       0.86 r
  path/genblk1[12].path/path/add_42/U89/ZN (NAND3_X1)     0.04       0.90 f
  path/genblk1[12].path/path/add_42/U4/ZN (NAND2_X1)      0.04       0.93 r
  path/genblk1[12].path/path/add_42/U6/ZN (NAND3_X1)      0.04       0.98 f
  path/genblk1[12].path/path/add_42/U45/ZN (NAND2_X1)     0.04       1.02 r
  path/genblk1[12].path/path/add_42/U47/ZN (NAND3_X1)     0.04       1.06 f
  path/genblk1[12].path/path/add_42/U62/ZN (NAND2_X1)     0.03       1.09 r
  path/genblk1[12].path/path/add_42/U38/ZN (NAND3_X1)     0.04       1.14 f
  path/genblk1[12].path/path/add_42/U151/ZN (NAND2_X1)
                                                          0.04       1.17 r
  path/genblk1[12].path/path/add_42/U154/ZN (NAND3_X1)
                                                          0.04       1.21 f
  path/genblk1[12].path/path/add_42/U94/ZN (NAND2_X1)     0.04       1.26 r
  path/genblk1[12].path/path/add_42/U96/ZN (NAND3_X1)     0.04       1.30 f
  path/genblk1[12].path/path/add_42/U173/ZN (NAND2_X1)
                                                          0.03       1.33 r
  path/genblk1[12].path/path/add_42/U122/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[12].path/path/add_42/U179/ZN (NAND2_X1)
                                                          0.04       1.41 r
  path/genblk1[12].path/path/add_42/U142/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[12].path/path/add_42/U185/ZN (NAND2_X1)
                                                          0.04       1.49 r
  path/genblk1[12].path/path/add_42/U188/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[12].path/path/add_42/U167/ZN (NAND2_X1)
                                                          0.03       1.56 r
  path/genblk1[12].path/path/add_42/U121/ZN (NAND3_X1)
                                                          0.04       1.61 f
  path/genblk1[12].path/path/add_42/U145/ZN (NAND2_X1)
                                                          0.04       1.64 r
  path/genblk1[12].path/path/add_42/U13/ZN (NAND3_X1)     0.04       1.68 f
  path/genblk1[12].path/path/add_42/U27/ZN (NAND2_X1)     0.04       1.71 r
  path/genblk1[12].path/path/add_42/U14/ZN (NAND3_X1)     0.04       1.75 f
  path/genblk1[12].path/path/add_42/U104/ZN (NAND2_X1)
                                                          0.04       1.79 r
  path/genblk1[12].path/path/add_42/U97/ZN (NAND3_X1)     0.04       1.83 f
  path/genblk1[12].path/path/add_42/U125/ZN (NAND2_X1)
                                                          0.04       1.87 r
  path/genblk1[12].path/path/add_42/U128/ZN (NAND3_X1)
                                                          0.04       1.91 f
  path/genblk1[12].path/path/add_42/U80/ZN (NAND2_X1)     0.04       1.94 r
  path/genblk1[12].path/path/add_42/U82/ZN (NAND3_X1)     0.04       1.99 f
  path/genblk1[12].path/path/add_42/U161/ZN (NAND2_X1)
                                                          0.04       2.02 r
  path/genblk1[12].path/path/add_42/U120/ZN (NAND3_X1)
                                                          0.04       2.06 f
  path/genblk1[12].path/path/add_42/U131/ZN (NAND2_X1)
                                                          0.04       2.10 r
  path/genblk1[12].path/path/add_42/U54/ZN (NAND3_X1)     0.04       2.14 f
  path/genblk1[12].path/path/add_42/U116/ZN (NAND2_X1)
                                                          0.04       2.18 r
  path/genblk1[12].path/path/add_42/U100/ZN (NAND3_X1)
                                                          0.04       2.22 f
  path/genblk1[12].path/path/add_42/U204/ZN (NAND2_X1)
                                                          0.04       2.26 r
  path/genblk1[12].path/path/add_42/U206/ZN (NAND3_X1)
                                                          0.04       2.30 f
  path/genblk1[12].path/path/add_42/U211/ZN (NAND2_X1)
                                                          0.03       2.33 r
  path/genblk1[12].path/path/add_42/U212/ZN (NAND3_X1)
                                                          0.04       2.36 f
  path/genblk1[12].path/path/add_42/U1_30/S (FA_X1)       0.13       2.50 r
  path/genblk1[12].path/path/add_42/SUM[30] (mac_b16_g1_4_DW01_add_0)
                                                          0.00       2.50 r
  path/genblk1[12].path/path/out[30] (mac_b16_g1_4)       0.00       2.50 r
  path/genblk1[12].path/genblk1.Vec_y_Mem/data_in[30] (seqMemory_b32_SIZE1_4)
                                                          0.00       2.50 r
  path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/data_in[30] (memory_b32_SIZE1_LOGSIZE1_4)
                                                          0.00       2.50 r
  path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/U8/ZN (INV_X1)
                                                          0.02       2.52 f
  path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/U7/ZN (OAI22_X1)
                                                          0.05       2.57 r
  path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D (DFF_X1)
                                                          0.01       2.58 r
  data arrival time                                                  2.58

  clock clk (rise edge)                                   2.62       2.62
  clock network delay (ideal)                             0.00       2.62
  path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/CK (DFF_X1)
                                                          0.00       2.62 r
  library setup time                                     -0.04       2.58
  data required time                                                 2.58
  --------------------------------------------------------------------------
  data required time                                                 2.58
  data arrival time                                                 -2.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
