[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676801 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676801 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676801 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12864472 heartbeat IPC: 1.088 cumulative IPC: 1.088 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 23038429 heartbeat IPC: 0.9829 cumulative IPC: 1.033 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 34263826 heartbeat IPC: 0.8908 cumulative IPC: 0.9808 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39630144 cumulative IPC: 1.009 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39630144 cumulative IPC: 1.009 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.009 instructions: 40000000 cycles: 39630144
CPU 0 Branch Prediction Accuracy: 95.79% MPKI: 11.75 Average ROB Occupancy at Mispredict: 39.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 7.207
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457647 HIT:     419922 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457647 HIT:     419922 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685212 HIT:     467242 MISS:     217970 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359579 HIT:     291891 MISS:      67688 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96902 HIT:       6376 MISS:      90526 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142864 HIT:     142542 MISS:        322 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85867 HIT:      26433 MISS:      59434 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4600915 HIT:    4516340 MISS:      84575 MSHR_MERGE:      27447
cpu0->cpu0_L1I LOAD         ACCESS:    4600915 HIT:    4516340 MISS:      84575 MSHR_MERGE:      27447
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.56 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13257563 HIT:   12242994 MISS:    1014569 MSHR_MERGE:     529338
cpu0->cpu0_L1D LOAD         ACCESS:    8169676 HIT:    7638806 MISS:     530870 MSHR_MERGE:     228413
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4994268 HIT:    4598003 MISS:     396265 MSHR_MERGE:     299358
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93619 HIT:       6185 MISS:      87434 MSHR_MERGE:       1567
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.54 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4110497 HIT:    3998957 MISS:     111540 MSHR_MERGE:      50367
cpu0->cpu0_ITLB LOAD         ACCESS:    4110497 HIT:    3998957 MISS:     111540 MSHR_MERGE:      50367
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.443 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12563078 HIT:   11842145 MISS:     720933 MSHR_MERGE:     324459
cpu0->cpu0_DTLB LOAD         ACCESS:   12563078 HIT:   11842145 MISS:     720933 MSHR_MERGE:     324459
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.1 cycles
cpu0->LLC TOTAL        ACCESS:     335629 HIT:     194390 MISS:     141239 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67688 HIT:      36613 MISS:      31075 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90526 HIT:      10974 MISS:      79552 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117981 HIT:     117892 MISS:         89 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59434 HIT:      28911 MISS:      30523 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1342
  ROW_BUFFER_MISS:     139801
  AVG DBUS CONGESTED CYCLE: 11.42
Channel 0 WQ ROW_BUFFER_HIT:      11214
  ROW_BUFFER_MISS:      73733
  FULL:          0
Channel 0 REFRESHES ISSUED:       3302
