Fitter report for 2019510083_Ata_Can_Yaymaci_Lab8_Combined
Sat Jun 26 23:35:12 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|ALTSYNCRAM
 25. |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component|altsyncram_05k1:auto_generated|ALTSYNCRAM
 26. |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|ALTSYNCRAM
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sat Jun 26 23:35:12 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; 2019510083_Ata_Can_Yaymaci_Lab8_Combined        ;
; Top-level Entity Name              ; 2019510083_Ata_Can_Yaymaci_Deuniac              ;
; Family                             ; Cyclone III                                     ;
; Device                             ; EP3C5F256C6                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 161 / 5,136 ( 3 % )                             ;
;     Total combinational functions  ; 159 / 5,136 ( 3 % )                             ;
;     Dedicated logic registers      ; 44 / 5,136 ( < 1 % )                            ;
; Total registers                    ; 44                                              ;
; Total pins                         ; 71 / 183 ( 39 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 426 / 423,936 ( < 1 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; Q             ; Incomplete set of assignments ;
; IR_out[10]    ; Incomplete set of assignments ;
; IR_out[9]     ; Incomplete set of assignments ;
; IR_out[8]     ; Incomplete set of assignments ;
; IR_out[7]     ; Incomplete set of assignments ;
; IR_out[6]     ; Incomplete set of assignments ;
; IR_out[5]     ; Incomplete set of assignments ;
; IR_out[4]     ; Incomplete set of assignments ;
; IR_out[3]     ; Incomplete set of assignments ;
; IR_out[2]     ; Incomplete set of assignments ;
; IR_out[1]     ; Incomplete set of assignments ;
; IR_out[0]     ; Incomplete set of assignments ;
; LD_IR         ; Incomplete set of assignments ;
; V_out         ; Incomplete set of assignments ;
; R0_out[3]     ; Incomplete set of assignments ;
; R0_out[2]     ; Incomplete set of assignments ;
; R0_out[1]     ; Incomplete set of assignments ;
; R0_out[0]     ; Incomplete set of assignments ;
; LD_Rd         ; Incomplete set of assignments ;
; Rd[1]         ; Incomplete set of assignments ;
; Rd[0]         ; Incomplete set of assignments ;
; Write_data[3] ; Incomplete set of assignments ;
; Write_data[2] ; Incomplete set of assignments ;
; Write_data[1] ; Incomplete set of assignments ;
; Write_data[0] ; Incomplete set of assignments ;
; R1_out[3]     ; Incomplete set of assignments ;
; R1_out[2]     ; Incomplete set of assignments ;
; R1_out[1]     ; Incomplete set of assignments ;
; R1_out[0]     ; Incomplete set of assignments ;
; R2_out[3]     ; Incomplete set of assignments ;
; R2_out[2]     ; Incomplete set of assignments ;
; R2_out[1]     ; Incomplete set of assignments ;
; R2_out[0]     ; Incomplete set of assignments ;
; S1S2[3]       ; Incomplete set of assignments ;
; S1S2[2]       ; Incomplete set of assignments ;
; S1S2[1]       ; Incomplete set of assignments ;
; S1S2[0]       ; Incomplete set of assignments ;
; DM_out[4]     ; Incomplete set of assignments ;
; DM_out[3]     ; Incomplete set of assignments ;
; DM_out[2]     ; Incomplete set of assignments ;
; DM_out[1]     ; Incomplete set of assignments ;
; DM_out[0]     ; Incomplete set of assignments ;
; LD_AR         ; Incomplete set of assignments ;
; LD_PC         ; Incomplete set of assignments ;
; Write_PC[4]   ; Incomplete set of assignments ;
; Write_PC[3]   ; Incomplete set of assignments ;
; Write_PC[2]   ; Incomplete set of assignments ;
; Write_PC[1]   ; Incomplete set of assignments ;
; Write_PC[0]   ; Incomplete set of assignments ;
; SM_out[4]     ; Incomplete set of assignments ;
; SM_out[3]     ; Incomplete set of assignments ;
; SM_out[2]     ; Incomplete set of assignments ;
; SM_out[1]     ; Incomplete set of assignments ;
; SM_out[0]     ; Incomplete set of assignments ;
; PC_out[4]     ; Incomplete set of assignments ;
; PC_out[3]     ; Incomplete set of assignments ;
; PC_out[2]     ; Incomplete set of assignments ;
; PC_out[1]     ; Incomplete set of assignments ;
; PC_out[0]     ; Incomplete set of assignments ;
; OUTR_out[3]   ; Incomplete set of assignments ;
; OUTR_out[2]   ; Incomplete set of assignments ;
; OUTR_out[1]   ; Incomplete set of assignments ;
; OUTR_out[0]   ; Incomplete set of assignments ;
; SC[2]         ; Incomplete set of assignments ;
; SC[1]         ; Incomplete set of assignments ;
; SC[0]         ; Incomplete set of assignments ;
; Clock         ; Incomplete set of assignments ;
; Input[3]      ; Incomplete set of assignments ;
; Input[2]      ; Incomplete set of assignments ;
; Input[1]      ; Incomplete set of assignments ;
; Input[0]      ; Incomplete set of assignments ;
+---------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 376 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 376 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 366     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/13.0sp1/2019510083_Ata_Can_Yaymaci_Lab8_Combined/output_files/2019510083_Ata_Can_Yaymaci_Lab8_Combined.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 161 / 5,136 ( 3 % )      ;
;     -- Combinational with no register       ; 117                      ;
;     -- Register only                        ; 2                        ;
;     -- Combinational with a register        ; 42                       ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 100                      ;
;     -- 3 input functions                    ; 32                       ;
;     -- <=2 input functions                  ; 27                       ;
;     -- Register only                        ; 2                        ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 144                      ;
;     -- arithmetic mode                      ; 15                       ;
;                                             ;                          ;
; Total registers*                            ; 44 / 6,000 ( < 1 % )     ;
;     -- Dedicated logic registers            ; 44 / 5,136 ( < 1 % )     ;
;     -- I/O registers                        ; 0 / 864 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 13 / 321 ( 4 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 71 / 183 ( 39 % )        ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 1                        ;
; M9Ks                                        ; 3 / 46 ( 7 % )           ;
; Total block memory bits                     ; 426 / 423,936 ( < 1 % )  ;
; Total block memory implementation bits      ; 27,648 / 423,936 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 0 / 2 ( 0 % )            ;
; Global clocks                               ; 1 / 10 ( 10 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%             ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 3%             ;
; Maximum fan-out                             ; 47                       ;
; Highest non-global fan-out                  ; 31                       ;
; Total fan-out                               ; 859                      ;
; Average fan-out                             ; 2.38                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 161 / 5136 ( 3 % )  ; 0 / 5136 ( 0 % )               ;
;     -- Combinational with no register       ; 117                 ; 0                              ;
;     -- Register only                        ; 2                   ; 0                              ;
;     -- Combinational with a register        ; 42                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 100                 ; 0                              ;
;     -- 3 input functions                    ; 32                  ; 0                              ;
;     -- <=2 input functions                  ; 27                  ; 0                              ;
;     -- Register only                        ; 2                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 144                 ; 0                              ;
;     -- arithmetic mode                      ; 15                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 44                  ; 0                              ;
;     -- Dedicated logic registers            ; 44 / 5136 ( < 1 % ) ; 0 / 5136 ( 0 % )               ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 13 / 321 ( 4 % )    ; 0 / 321 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 71                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 426                 ; 0                              ;
; Total RAM block bits                        ; 27648               ; 0                              ;
; M9K                                         ; 3 / 46 ( 6 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )      ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 854                 ; 5                              ;
;     -- Registered Connections               ; 327                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 5                   ; 0                              ;
;     -- Output Ports                         ; 66                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Clock    ; E2    ; 1        ; 0            ; 11           ; 0            ; 47                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Input[0] ; F9    ; 7        ; 23           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Input[1] ; L10   ; 4        ; 25           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Input[2] ; M1    ; 2        ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Input[3] ; M2    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DM_out[0]     ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DM_out[1]     ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DM_out[2]     ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DM_out[3]     ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DM_out[4]     ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[0]     ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[10]    ; P14   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[1]     ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[2]     ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[3]     ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[4]     ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[5]     ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[6]     ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[7]     ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[8]     ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR_out[9]     ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LD_AR         ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LD_IR         ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LD_PC         ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LD_Rd         ; H15   ; 6        ; 34           ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OUTR_out[0]   ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OUTR_out[1]   ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OUTR_out[2]   ; G16   ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; OUTR_out[3]   ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_out[0]     ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_out[1]     ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_out[2]     ; L12   ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_out[3]     ; M12   ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC_out[4]     ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Q             ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_out[0]     ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_out[1]     ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_out[2]     ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_out[3]     ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_out[0]     ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_out[1]     ; H16   ; 6        ; 34           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_out[2]     ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_out[3]     ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2_out[0]     ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2_out[1]     ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2_out[2]     ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2_out[3]     ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd[0]         ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Rd[1]         ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S1S2[0]       ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S1S2[1]       ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S1S2[2]       ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S1S2[3]       ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SC[0]         ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SC[1]         ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SC[2]         ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SM_out[0]     ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SM_out[1]     ; K12   ; 5        ; 34           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SM_out[2]     ; L14   ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SM_out[3]     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SM_out[4]     ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; V_out         ; L11   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Write_PC[0]   ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Write_PC[1]   ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Write_PC[2]   ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Write_PC[3]   ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Write_PC[4]   ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Write_data[0] ; J11   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Write_data[1] ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Write_data[2] ; N14   ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Write_data[3] ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; IR_out[7]               ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; IR_out[9]               ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; OUTR_out[2]             ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; R0_out[3]               ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; R2_out[0]               ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 18 ( 33 % )  ; 2.5V          ; --           ;
; 2        ; 2 / 19 ( 11 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 21 / 27 ( 78 % ) ; 2.5V          ; --           ;
; 5        ; 23 / 25 ( 92 % ) ; 2.5V          ; --           ;
; 6        ; 13 / 16 ( 81 % ) ; 2.5V          ; --           ;
; 7        ; 11 / 26 ( 42 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; DM_out[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 159        ; 7        ; SM_out[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; Rd[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; DM_out[4]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; IR_out[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; S1S2[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 156        ; 7        ; R1_out[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; Write_PC[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; IR_out[5]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; IR_out[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; IR_out[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 144        ; 6        ; IR_out[0]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 143        ; 6        ; S1S2[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ; 23         ; 1        ; Clock                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; OUTR_out[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 157        ; 7        ; LD_PC                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; Input[0]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; R2_out[1]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 142        ; 6        ; OUTR_out[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 140        ; 6        ; R2_out[0]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; Rd[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; R0_out[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 136        ; 6        ; OUTR_out[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 135        ; 6        ; LD_Rd                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H16      ; 134        ; 6        ; R1_out[1]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; Write_data[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 123        ; 5        ; R2_out[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 124        ; 5        ; SM_out[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 122        ; 5        ; Write_data[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 121        ; 5        ; IR_out[9]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; IR_out[7]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; DM_out[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 110        ; 5        ; IR_out[8]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 105        ; 5        ; SM_out[1]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; DM_out[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 118        ; 5        ; LD_IR                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; Input[1]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 99         ; 4        ; V_out                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ; 104        ; 5        ; PC_out[2]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 114        ; 5        ; R0_out[2]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; SM_out[2]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 116        ; 5        ; R1_out[0]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 115        ; 5        ; R1_out[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 26         ; 2        ; Input[2]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 25         ; 2        ; Input[3]                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; SC[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; R0_out[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; PC_out[3]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; SM_out[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; IR_out[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; PC_out[1]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N14      ; 106        ; 5        ; Write_data[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 112        ; 5        ; Write_PC[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 111        ; 5        ; Write_PC[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; R0_out[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; Write_PC[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; IR_out[10]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 107        ; 5        ; R2_out[2]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 108        ; 5        ; PC_out[0]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; DM_out[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 83         ; 4        ; Q                                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 85         ; 4        ; SC[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 91         ; 4        ; Write_PC[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; S1S2[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; Write_data[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; LD_AR                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 84         ; 4        ; SC[2]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 86         ; 4        ; PC_out[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 92         ; 4        ; OUTR_out[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 95         ; 4        ; IR_out[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 96         ; 4        ; S1S2[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                            ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |2019510083_Ata_Can_Yaymaci_Deuniac                         ; 161 (1)     ; 44 (0)                    ; 0 (0)         ; 426         ; 3    ; 0            ; 0       ; 0         ; 71   ; 0            ; 117 (1)      ; 2 (0)             ; 42 (0)           ; |2019510083_Ata_Can_Yaymaci_Deuniac                                                                                                                                            ; work         ;
;    |2019510083_Ata_Can_Yaymaci_ALU:ALU|                     ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU                                                                                                         ; work         ;
;       |ALU_mux0:inst1|                                      ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux0:inst1                                                                                          ; work         ;
;          |lpm_mux:LPM_MUX_component|                        ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux0:inst1|lpm_mux:LPM_MUX_component                                                                ; work         ;
;             |mux_6qc:auto_generated|                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux0:inst1|lpm_mux:LPM_MUX_component|mux_6qc:auto_generated                                         ; work         ;
;       |ALU_mux1:inst2|                                      ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 2 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2                                                                                          ; work         ;
;          |lpm_mux:LPM_MUX_component|                        ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 2 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component                                                                ; work         ;
;             |mux_9qc:auto_generated|                        ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 2 (2)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated                                         ; work         ;
;       |lpm_add_sub0:ADD|                                    ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD                                                                                        ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component                                                      ; work         ;
;             |add_sub_vui:auto_generated|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated                           ; work         ;
;       |lpm_add_sub0:INC|                                    ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:INC                                                                                        ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:INC|lpm_add_sub:LPM_ADD_SUB_component                                                      ; work         ;
;             |add_sub_vui:auto_generated|                    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:INC|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated                           ; work         ;
;    |2019510083_Ata_Can_Yaymaci_Control_Unit:CU|             ; 49 (39)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (30)      ; 0 (0)             ; 13 (9)           ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU                                                                                                 ; work         ;
;       |lpm_counter0:Fetch_decode_execute|                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute                                                               ; work         ;
;          |lpm_counter:LPM_COUNTER_component|                ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component                             ; work         ;
;             |cntr_k6i:auto_generated|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated     ; work         ;
;       |lpm_decode2:Data_transfer|                           ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Data_transfer                                                                       ; work         ;
;          |lpm_decode:LPM_DECODE_component|                  ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Data_transfer|lpm_decode:LPM_DECODE_component                                       ; work         ;
;             |decode_7uf:auto_generated|                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Data_transfer|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated             ; work         ;
;       |lpm_decode3:Tdecode|                                 ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode                                                                             ; work         ;
;          |lpm_decode:LPM_DECODE_component|                  ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode|lpm_decode:LPM_DECODE_component                                             ; work         ;
;             |decode_cuf:auto_generated|                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode|lpm_decode:LPM_DECODE_component|decode_cuf:auto_generated                   ; work         ;
;    |2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|        ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit                                                                                            ; work         ;
;       |Address_Register:AR|                                 ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR                                                                        ; work         ;
;          |lpm_counter:LPM_COUNTER_component|                ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component                                      ; work         ;
;             |cntr_pqj:auto_generated|                       ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated              ; work         ;
;       |DataMemory:DM|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM                                                                              ; work         ;
;          |altsyncram:altsyncram_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component                                              ; work         ;
;             |altsyncram_31k1:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated               ; work         ;
;    |2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit| ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 352         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit                                                                                     ; work         ;
;       |InstructionMemory:IM|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 352         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM                                                                ; work         ;
;          |altsyncram:altsyncram_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 352         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_rmc1:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 352         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated ; work         ;
;       |Program_Counter:PC|                                  ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC                                                                  ; work         ;
;          |lpm_counter:LPM_COUNTER_component|                ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component                                ; work         ;
;             |cntr_qqj:auto_generated|                       ; 12 (12)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated        ; work         ;
;    |2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit                                                                                           ; work         ;
;       |StackMemory:SM|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM                                                                            ; work         ;
;          |altsyncram:altsyncram_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component                                            ; work         ;
;             |altsyncram_05k1:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component|altsyncram_05k1:auto_generated             ; work         ;
;    |Deuniac_add_sub1:Offset_add|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_add_sub1:Offset_add                                                                                                                ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                   ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component                                                                              ; work         ;
;          |add_sub_hlg:auto_generated|                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated                                                   ; work         ;
;    |Deuniac_decode6:Load_Rd|                                ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_decode6:Load_Rd                                                                                                                    ; work         ;
;       |lpm_decode:LPM_DECODE_component|                     ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_decode6:Load_Rd|lpm_decode:LPM_DECODE_component                                                                                    ; work         ;
;          |decode_7uf:auto_generated|                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_decode6:Load_Rd|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated                                                          ; work         ;
;    |Deuniac_mux0:Rd_select|                                 ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 7 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:Rd_select                                                                                                                     ; work         ;
;       |lpm_mux:LPM_MUX_component|                           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 7 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component                                                                                           ; work         ;
;          |mux_3qc:auto_generated|                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated                                                                    ; work         ;
;    |Deuniac_mux0:S1_select|                                 ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 2 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S1_select                                                                                                                     ; work         ;
;       |lpm_mux:LPM_MUX_component|                           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 2 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component                                                                                           ; work         ;
;          |mux_3qc:auto_generated|                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated                                                                    ; work         ;
;    |Deuniac_mux0:S2_select|                                 ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 2 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S2_select                                                                                                                     ; work         ;
;       |lpm_mux:LPM_MUX_component|                           ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 2 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component                                                                                           ; work         ;
;          |mux_3qc:auto_generated|                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated                                                                    ; work         ;
;    |Deuniac_mux1:Write_Selection|                           ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 5 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux1:Write_Selection                                                                                                               ; work         ;
;       |lpm_mux:LPM_MUX_component|                           ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 5 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component                                                                                     ; work         ;
;          |mux_7qc:auto_generated|                           ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 5 (5)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated                                                              ; work         ;
;    |Deuniac_mux2:PC_select|                                 ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux2:PC_select                                                                                                                     ; work         ;
;       |lpm_mux:LPM_MUX_component|                           ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component                                                                                           ; work         ;
;          |mux_5qc:auto_generated|                           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated                                                                    ; work         ;
;    |Instruction_Register:IR|                                ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 10 (0)           ; |2019510083_Ata_Can_Yaymaci_Deuniac|Instruction_Register:IR                                                                                                                    ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                   ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 10 (0)           ; |2019510083_Ata_Can_Yaymaci_Deuniac|Instruction_Register:IR|lpm_counter:LPM_COUNTER_component                                                                                  ; work         ;
;          |cntr_jdj:auto_generated|                          ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |2019510083_Ata_Can_Yaymaci_Deuniac|Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated                                                          ; work         ;
;    |Overflow_Register:OVR|                                  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Overflow_Register:OVR                                                                                                                      ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Overflow_Register:OVR|lpm_counter:LPM_COUNTER_component                                                                                    ; work         ;
;          |cntr_2cj:auto_generated|                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Overflow_Register:OVR|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated                                                            ; work         ;
;    |Register:INPR|                                          ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:INPR                                                                                                                              ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                   ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:INPR|lpm_counter:LPM_COUNTER_component                                                                                            ; work         ;
;          |cntr_5cj:auto_generated|                          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:INPR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated                                                                    ; work         ;
;    |Register:OUTR|                                          ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 3 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:OUTR                                                                                                                              ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                   ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 3 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:OUTR|lpm_counter:LPM_COUNTER_component                                                                                            ; work         ;
;          |cntr_5cj:auto_generated|                          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 3 (3)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:OUTR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated                                                                    ; work         ;
;    |Register:R0|                                            ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:R0                                                                                                                                ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                   ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:R0|lpm_counter:LPM_COUNTER_component                                                                                              ; work         ;
;          |cntr_5cj:auto_generated|                          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:R0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated                                                                      ; work         ;
;    |Register:R1|                                            ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:R1                                                                                                                                ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                   ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:R1|lpm_counter:LPM_COUNTER_component                                                                                              ; work         ;
;          |cntr_5cj:auto_generated|                          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:R1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated                                                                      ; work         ;
;    |Register:R2|                                            ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:R2                                                                                                                                ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                   ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:R2|lpm_counter:LPM_COUNTER_component                                                                                              ; work         ;
;          |cntr_5cj:auto_generated|                          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |2019510083_Ata_Can_Yaymaci_Deuniac|Register:R2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated                                                                      ; work         ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Q             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR_out[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LD_IR         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; V_out         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_out[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_out[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_out[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_out[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LD_Rd         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Rd[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Write_data[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Write_data[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Write_data[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Write_data[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_out[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_out[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_out[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_out[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2_out[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2_out[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2_out[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2_out[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S1S2[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S1S2[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S1S2[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S1S2[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DM_out[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DM_out[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DM_out[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DM_out[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DM_out[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LD_AR         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LD_PC         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Write_PC[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Write_PC[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Write_PC[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Write_PC[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Write_PC[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SM_out[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SM_out[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SM_out[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SM_out[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SM_out[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_out[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_out[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_out[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_out[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC_out[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OUTR_out[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OUTR_out[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OUTR_out[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OUTR_out[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SC[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SC[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SC[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Clock         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Input[3]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Input[2]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Input[1]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Input[0]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                  ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+
; Clock                                                                                             ;                   ;         ;
; Input[3]                                                                                          ;                   ;         ;
; Input[2]                                                                                          ;                   ;         ;
; Input[1]                                                                                          ;                   ;         ;
;      - Register:INPR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; 0                 ; 6       ;
; Input[0]                                                                                          ;                   ;         ;
;      - Register:INPR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                     ; Location          ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|CALop~0                                                                                                       ; LCCOMB_X26_Y8_N30 ; 1       ; Write enable ; no     ; --                   ; --               ; --                        ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|DMW_open~0                                                                                                    ; LCCOMB_X24_Y8_N10 ; 3       ; Write enable ; no     ; --                   ; --               ; --                        ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|IO1op~0                                                                                                       ; LCCOMB_X28_Y8_N30 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|IO2op~0                                                                                                       ; LCCOMB_X23_Y8_N20 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|RET2op~4                                                                                                      ; LCCOMB_X26_Y8_N14 ; 1       ; Read enable  ; no     ; --                   ; --               ; --                        ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst14                                                                                                        ; LCCOMB_X23_Y8_N24 ; 1       ; Read enable  ; no     ; --                   ; --               ; --                        ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst2~8                                                                                                       ; LCCOMB_X28_Y8_N2  ; 3       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode|lpm_decode:LPM_DECODE_component|decode_cuf:auto_generated|w_anode1w[3]~0                  ; LCCOMB_X24_Y8_N8  ; 17      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]~1       ; LCCOMB_X23_Y8_N22 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|_~0                  ; LCCOMB_X28_Y7_N6  ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]~1 ; LCCOMB_X28_Y7_N24 ; 6       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; Clock                                                                                                                                                    ; PIN_E2            ; 47      ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Deuniac_decode6:Load_Rd|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated|w_anode14w[2]                                                          ; LCCOMB_X28_Y8_N26 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Deuniac_decode6:Load_Rd|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated|w_anode1w[2]                                                           ; LCCOMB_X28_Y8_N12 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Deuniac_decode6:Load_Rd|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated|w_anode22w[2]                                                          ; LCCOMB_X28_Y8_N8  ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                                                     ; FF_X25_Y8_N9      ; 13      ; Clock enable ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clock ; PIN_E2   ; 47      ; 16                                   ; Global Clock         ; GCLK4            ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                           ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                                                           ; 31      ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                                                           ; 22      ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                                                           ; 20      ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                                                           ; 19      ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode|lpm_decode:LPM_DECODE_component|decode_cuf:auto_generated|w_anode1w[3]~0                        ; 17      ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                                                          ; 17      ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                                                           ; 14      ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]                                                           ; 14      ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                                                           ; 13      ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|HLTop~2                                                                                                             ; 12      ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode|lpm_decode:LPM_DECODE_component|decode_cuf:auto_generated|w_anode38w[3]~0                       ; 12      ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                                                           ; 11      ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                                                           ; 10      ;
; Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                                                           ; 10      ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|write_Time~0                                                                                                        ; 9       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|TSFop~0                                                                                                             ; 9       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]      ; 9       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]      ; 9       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]      ; 9       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inast59~3                                                                                                           ; 8       ;
; Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[1]~5                                                                       ; 8       ;
; Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[0]~3                                                                       ; 8       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|ainst58~2                                                                                                           ; 7       ;
; Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[2]~7                                                                       ; 7       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Data_transfer|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated|w_anode14w[2]~0                 ; 7       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|result_node[0]~17                                                                ; 6       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|result_node[1]~16                                                                ; 6       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|result_node[2]~15                                                                ; 6       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|result_node[3]~14                                                                ; 6       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]~1       ; 6       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst55                                                                                                              ; 6       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst56~0                                                                                                            ; 6       ;
; Register:R2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                                                       ; 6       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|_~0                        ; 5       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|IO1op~0                                                                                                             ; 5       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode|lpm_decode:LPM_DECODE_component|decode_cuf:auto_generated|w_anode48w[3]                         ; 5       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Data_transfer|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated|w_anode1w[2]~0                  ; 5       ;
; Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[3]~1                                                                       ; 5       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst1~2                                                                                                             ; 5       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode|lpm_decode:LPM_DECODE_component|decode_cuf:auto_generated|w_anode68w[3]~0                       ; 5       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]         ; 5       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]         ; 5       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]         ; 5       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]         ; 5       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]         ; 5       ;
; Register:R2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                                                                       ; 5       ;
; ~GND                                                                                                                                                           ; 4       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]~1             ; 4       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|IO2op~0                                                                                                             ; 4       ;
; Deuniac_decode6:Load_Rd|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated|w_anode22w[2]                                                                ; 4       ;
; Deuniac_decode6:Load_Rd|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated|w_anode14w[2]                                                                ; 4       ;
; Deuniac_decode6:Load_Rd|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated|w_anode1w[2]                                                                 ; 4       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst57~0                                                                                                            ; 4       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|result_node[2]~9                                                                 ; 4       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|result_node[3]~8                                                                 ; 4       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst1~0                                                                                                             ; 4       ;
; Register:R2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                                                                       ; 4       ;
; Register:R1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                                                                       ; 4       ;
; Register:R2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                                                                       ; 4       ;
; Register:R1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                                                                       ; 4       ;
; Register:R1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                                                                       ; 4       ;
; Register:R1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                                                       ; 4       ;
; Register:R0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                                                                       ; 4       ;
; Register:R0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                                                                       ; 4       ;
; Register:R0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                                                                       ; 4       ;
; Register:R0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                                                       ; 4       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst2~8                                                                                                             ; 3       ;
; Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated|result_node[0]~9                                                                       ; 3       ;
; Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated|result_node[1]~7                                                                       ; 3       ;
; Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated|result_node[2]~5                                                                       ; 3       ;
; Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated|result_node[3]~3                                                                       ; 3       ;
; Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated|result_node[4]~1                                                                       ; 3       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inast59~2                                                                                                           ; 3       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst5~2                                                                                                             ; 3       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|DMW_open~0                                                                                                          ; 3       ;
; Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[3]~0                                                                       ; 3       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|load_PC2~2                                                                                                          ; 2       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|load_PC2~1                                                                                                          ; 2       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|LOAD_AR~0                                                                                                           ; 2       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|_~7                                                                              ; 2       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|result_node[0]~13                                                                ; 2       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|_~5                                                                              ; 2       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|result_node[1]~12                                                                ; 2       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|_~3                                                                              ; 2       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|result_node[2]~11                                                                ; 2       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|_~1                                                                              ; 2       ;
; Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[0]~7                                                                       ; 2       ;
; Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[1]~5                                                                       ; 2       ;
; Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[2]~3                                                                       ; 2       ;
; Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[3]~1                                                                       ; 2       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:INC|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~4                                        ; 2       ;
; Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[0]~2                                                                       ; 2       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|result_node[3]~10                                                                ; 2       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst4~2                                                                                                             ; 2       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst4~1                                                                                                             ; 2       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst4~0                                                                                                             ; 2       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst5~1                                                                                                             ; 2       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst5~0                                                                                                             ; 2       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|HLTop~1                                                                                                             ; 2       ;
; 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component|altsyncram_05k1:auto_generated|q_a[1]                          ; 2       ;
; 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component|altsyncram_05k1:auto_generated|q_a[2]                          ; 2       ;
; 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component|altsyncram_05k1:auto_generated|q_a[3]                          ; 2       ;
; 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component|altsyncram_05k1:auto_generated|q_a[4]                          ; 2       ;
; 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component|altsyncram_05k1:auto_generated|q_a[0]                          ; 2       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|q_a[1]                            ; 2       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|q_a[2]                            ; 2       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|q_a[3]                            ; 2       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|q_a[0]                            ; 2       ;
; Overflow_Register:OVR|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                                                             ; 2       ;
; Input[0]~input                                                                                                                                                 ; 1       ;
; Input[1]~input                                                                                                                                                 ; 1       ;
; Input[2]~input                                                                                                                                                 ; 1       ;
; Input[3]~input                                                                                                                                                 ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux0:inst1|lpm_mux:LPM_MUX_component|mux_6qc:auto_generated|result_node[0]~1                                            ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux0:inst1|lpm_mux:LPM_MUX_component|mux_6qc:auto_generated|result_node[0]~0                                            ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|RET2op~4                                                                                                            ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:INC|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~6                                        ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[3]~17                                           ; 1       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]~4             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]~3             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]~2             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]~0             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]~5       ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]~4       ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]~3       ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]~2       ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|CALop~0                                                                                                             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]~0       ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst14                                                                                                              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst2~7                                                                                                             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst2~6                                                                                                             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst2~5                                                                                                             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst2~4                                                                                                             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Data_transfer|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated|w_anode14w[2]~1                 ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst2~3                                                                                                             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst2~2                                                                                                             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst2~1                                                                                                             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst2~0                                                                                                             ; 1       ;
; Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated|result_node[0]~8                                                                       ; 1       ;
; Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated|result_node[1]~6                                                                       ; 1       ;
; Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated|result_node[2]~4                                                                       ; 1       ;
; Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated|result_node[3]~2                                                                       ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|_~2                                                                   ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|_~1                                                                   ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|_~0                                                                   ; 1       ;
; Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated|result_node[4]~0                                                                       ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|load_PC2~0                                                                                                          ; 1       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|_~6                                                                              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[0]~16                                           ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[0]~15                                           ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[0]~14                                           ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[0]~13                                           ; 1       ;
; Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[0]~7                                                                       ; 1       ;
; Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[0]~6                                                                       ; 1       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|_~4                                                                              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[1]~12                                           ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|_~3                                                         ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|_~2                                                         ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[1]~11                                           ; 1       ;
; Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[1]~5                                                                       ; 1       ;
; Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[1]~4                                                                       ; 1       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|_~2                                                                              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[2]~10                                           ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|_~1                                                         ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:INC|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~5                                        ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|_~0                                                         ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[2]~9                                            ; 1       ;
; Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[2]~3                                                                       ; 1       ;
; Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[2]~2                                                                       ; 1       ;
; Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated|_~0                                                                              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[3]~8                                            ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[3]~7                                            ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[3]~6                                            ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[3]~5                                            ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated|result_node[3]~4                                            ; 1       ;
; Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[0]~6                                                                       ; 1       ;
; Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[1]~4                                                                       ; 1       ;
; Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[2]~2                                                                       ; 1       ;
; Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[3]~0                                                                       ; 1       ;
; Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[2]~6                                                                       ; 1       ;
; Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[1]~4                                                                       ; 1       ;
; Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[3]~1                                                                       ; 1       ;
; Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated|result_node[3]~0                                                                       ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst1~3                                                                                                             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|inst1~1                                                                                                             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_comb_bita4         ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_comb_bita3~COUT    ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_comb_bita3         ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_comb_bita2~COUT    ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_comb_bita2         ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_comb_bita1~COUT    ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_comb_bita1         ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_comb_bita0~COUT    ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_comb_bita0         ; 1       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]               ; 1       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]               ; 1       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]               ; 1       ;
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]               ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~8                                        ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_comb_bita2      ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_comb_bita1~COUT ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_comb_bita1      ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_comb_bita0~COUT ; 1       ;
; 2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_comb_bita0      ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[1]              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[2]              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[3]              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[4]              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[5]              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[6]              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[7]              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[8]              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[9]              ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[10]             ; 1       ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|q_a[0]              ; 1       ;
; Register:OUTR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                                                                     ; 1       ;
; Register:OUTR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                                                                     ; 1       ;
; Register:OUTR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                                                                     ; 1       ;
; Register:OUTR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                                                     ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|result_int[5]~10                                                      ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|result_int[4]~9                                                       ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|result_int[4]~8                                                       ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|result_int[3]~7                                                       ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|result_int[3]~6                                                       ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|result_int[2]~5                                                       ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|result_int[2]~4                                                       ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|result_int[1]~3                                                       ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|result_int[1]~2                                                       ; 1       ;
; Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated|result_int[0]~1                                                       ; 1       ;
; Register:INPR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                                                                     ; 1       ;
; Register:INPR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                                                                     ; 1       ;
; Register:INPR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                                                                     ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~7                                        ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~6                                        ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~5                                        ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~4                                        ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~3                                        ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~2                                        ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~1                                        ; 1       ;
; 2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated|op_1~0                                        ; 1       ;
; Register:INPR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                                                                     ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+---------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                  ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                         ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+---------------+----------------------+-----------------+-----------------+
; 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port ; Single Clock ; 16           ; 4            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 64   ; 16                          ; 4                           ; --                          ; --                          ; 64                  ; 1    ; 2019510083_Ata_Can_Yaymaci_Data.hex         ; M9K_X27_Y8_N0 ; Don't care           ; Old data        ; Old data        ;
; 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; Single Clock ; 32           ; 11           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 352  ; 32                          ; 11                          ; --                          ; --                          ; 352                 ; 1    ; 2019510083_Ata_Can_Yaymaci_Instructions.hex ; M9K_X27_Y6_N0 ; Don't care           ; Old data        ; Old data        ;
; 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component|altsyncram_05k1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port ; Single Clock ; 16           ; 5            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 80   ; 2                           ; 5                           ; --                          ; --                          ; 10                  ; 1    ; 2019510083_Ata_Can_Yaymaci_Stack.hex        ; M9K_X27_Y7_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+---------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated|ALTSYNCRAM                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0010) (2) (2) (02)    ;(1100) (14) (12) (0C)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;8;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component|altsyncram_05k1:auto_generated|ALTSYNCRAM                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000) (0) (0) (00)    ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;
;8;(00000) (0) (0) (00)    ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;(00000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated|ALTSYNCRAM                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11001000000) (3100) (1600) (640)    ;(11001010001) (3121) (1617) (651)   ;(00011100100) (344) (228) (E4)   ;(11100001000) (3410) (1800) (708)   ;(01011011000) (1330) (728) (2D8)   ;(00010100011) (243) (163) (A3)   ;(01011001000) (1310) (712) (2C8)   ;(01111001110) (1716) (974) (3CE)   ;
;8;(00111000000) (700) (448) (1C0)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;16;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;
;24;(00000000000) (0) (0) (00)    ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;(00000000000) (0) (0) (00)   ;


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 377 / 32,401 ( 1 % )   ;
; C16 interconnects           ; 8 / 1,326 ( < 1 % )    ;
; C4 interconnects            ; 187 / 21,816 ( < 1 % ) ;
; Direct links                ; 74 / 32,401 ( < 1 % )  ;
; Global clocks               ; 1 / 10 ( 10 % )        ;
; Local interconnects         ; 109 / 10,320 ( 1 % )   ;
; R24 interconnects           ; 2 / 1,289 ( < 1 % )    ;
; R4 interconnects            ; 291 / 28,186 ( 1 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.38) ; Number of LABs  (Total = 13) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 9                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.54) ; Number of LABs  (Total = 13) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 11                           ;
; 1 Clock enable                     ; 3                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Clock enables                    ; 5                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 15.69) ; Number of LABs  (Total = 13) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 3                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 10.00) ; Number of LABs  (Total = 13) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 0                            ;
; 1                                                ; 1                            ;
; 2                                                ; 1                            ;
; 3                                                ; 0                            ;
; 4                                                ; 0                            ;
; 5                                                ; 1                            ;
; 6                                                ; 1                            ;
; 7                                                ; 0                            ;
; 8                                                ; 2                            ;
; 9                                                ; 0                            ;
; 10                                               ; 0                            ;
; 11                                               ; 2                            ;
; 12                                               ; 1                            ;
; 13                                               ; 0                            ;
; 14                                               ; 1                            ;
; 15                                               ; 1                            ;
; 16                                               ; 0                            ;
; 17                                               ; 0                            ;
; 18                                               ; 1                            ;
; 19                                               ; 1                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 18.92) ; Number of LABs  (Total = 13) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 2                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 3                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 71        ; 0            ; 0            ; 71        ; 71        ; 0            ; 66           ; 0            ; 0            ; 5            ; 0            ; 66           ; 5            ; 0            ; 0            ; 0            ; 66           ; 0            ; 0            ; 0            ; 0            ; 0            ; 71        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 71           ; 71           ; 71           ; 71           ; 71           ; 0         ; 71           ; 71           ; 0         ; 0         ; 71           ; 5            ; 71           ; 71           ; 66           ; 71           ; 5            ; 66           ; 71           ; 71           ; 71           ; 5            ; 71           ; 71           ; 71           ; 71           ; 71           ; 0         ; 71           ; 71           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Q                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LD_IR              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; V_out              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LD_Rd              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rd[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rd[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Write_data[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Write_data[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Write_data[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Write_data[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S1S2[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S1S2[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S1S2[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S1S2[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DM_out[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DM_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DM_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DM_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DM_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LD_AR              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LD_PC              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Write_PC[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Write_PC[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Write_PC[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Write_PC[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Write_PC[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SM_out[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SM_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SM_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SM_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SM_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_out[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_out[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_out[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_out[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_out[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OUTR_out[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OUTR_out[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OUTR_out[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OUTR_out[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SC[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SC[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SC[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clock              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Input[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: This table only shows the top 0 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP3C5F256C6 for design 2019510083_Ata_Can_Yaymaci_Lab8_Combined
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C10F256C6 is compatible
    Info (176445): Device EP3C16F256C6 is compatible
    Info (176445): Device EP3C25F256C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 71 pins of 71 total pins
    Info (169086): Pin Q not assigned to an exact location on the device
    Info (169086): Pin IR_out[10] not assigned to an exact location on the device
    Info (169086): Pin IR_out[9] not assigned to an exact location on the device
    Info (169086): Pin IR_out[8] not assigned to an exact location on the device
    Info (169086): Pin IR_out[7] not assigned to an exact location on the device
    Info (169086): Pin IR_out[6] not assigned to an exact location on the device
    Info (169086): Pin IR_out[5] not assigned to an exact location on the device
    Info (169086): Pin IR_out[4] not assigned to an exact location on the device
    Info (169086): Pin IR_out[3] not assigned to an exact location on the device
    Info (169086): Pin IR_out[2] not assigned to an exact location on the device
    Info (169086): Pin IR_out[1] not assigned to an exact location on the device
    Info (169086): Pin IR_out[0] not assigned to an exact location on the device
    Info (169086): Pin LD_IR not assigned to an exact location on the device
    Info (169086): Pin V_out not assigned to an exact location on the device
    Info (169086): Pin R0_out[3] not assigned to an exact location on the device
    Info (169086): Pin R0_out[2] not assigned to an exact location on the device
    Info (169086): Pin R0_out[1] not assigned to an exact location on the device
    Info (169086): Pin R0_out[0] not assigned to an exact location on the device
    Info (169086): Pin LD_Rd not assigned to an exact location on the device
    Info (169086): Pin Rd[1] not assigned to an exact location on the device
    Info (169086): Pin Rd[0] not assigned to an exact location on the device
    Info (169086): Pin Write_data[3] not assigned to an exact location on the device
    Info (169086): Pin Write_data[2] not assigned to an exact location on the device
    Info (169086): Pin Write_data[1] not assigned to an exact location on the device
    Info (169086): Pin Write_data[0] not assigned to an exact location on the device
    Info (169086): Pin R1_out[3] not assigned to an exact location on the device
    Info (169086): Pin R1_out[2] not assigned to an exact location on the device
    Info (169086): Pin R1_out[1] not assigned to an exact location on the device
    Info (169086): Pin R1_out[0] not assigned to an exact location on the device
    Info (169086): Pin R2_out[3] not assigned to an exact location on the device
    Info (169086): Pin R2_out[2] not assigned to an exact location on the device
    Info (169086): Pin R2_out[1] not assigned to an exact location on the device
    Info (169086): Pin R2_out[0] not assigned to an exact location on the device
    Info (169086): Pin S1S2[3] not assigned to an exact location on the device
    Info (169086): Pin S1S2[2] not assigned to an exact location on the device
    Info (169086): Pin S1S2[1] not assigned to an exact location on the device
    Info (169086): Pin S1S2[0] not assigned to an exact location on the device
    Info (169086): Pin DM_out[4] not assigned to an exact location on the device
    Info (169086): Pin DM_out[3] not assigned to an exact location on the device
    Info (169086): Pin DM_out[2] not assigned to an exact location on the device
    Info (169086): Pin DM_out[1] not assigned to an exact location on the device
    Info (169086): Pin DM_out[0] not assigned to an exact location on the device
    Info (169086): Pin LD_AR not assigned to an exact location on the device
    Info (169086): Pin LD_PC not assigned to an exact location on the device
    Info (169086): Pin Write_PC[4] not assigned to an exact location on the device
    Info (169086): Pin Write_PC[3] not assigned to an exact location on the device
    Info (169086): Pin Write_PC[2] not assigned to an exact location on the device
    Info (169086): Pin Write_PC[1] not assigned to an exact location on the device
    Info (169086): Pin Write_PC[0] not assigned to an exact location on the device
    Info (169086): Pin SM_out[4] not assigned to an exact location on the device
    Info (169086): Pin SM_out[3] not assigned to an exact location on the device
    Info (169086): Pin SM_out[2] not assigned to an exact location on the device
    Info (169086): Pin SM_out[1] not assigned to an exact location on the device
    Info (169086): Pin SM_out[0] not assigned to an exact location on the device
    Info (169086): Pin PC_out[4] not assigned to an exact location on the device
    Info (169086): Pin PC_out[3] not assigned to an exact location on the device
    Info (169086): Pin PC_out[2] not assigned to an exact location on the device
    Info (169086): Pin PC_out[1] not assigned to an exact location on the device
    Info (169086): Pin PC_out[0] not assigned to an exact location on the device
    Info (169086): Pin OUTR_out[3] not assigned to an exact location on the device
    Info (169086): Pin OUTR_out[2] not assigned to an exact location on the device
    Info (169086): Pin OUTR_out[1] not assigned to an exact location on the device
    Info (169086): Pin OUTR_out[0] not assigned to an exact location on the device
    Info (169086): Pin SC[2] not assigned to an exact location on the device
    Info (169086): Pin SC[1] not assigned to an exact location on the device
    Info (169086): Pin SC[0] not assigned to an exact location on the device
    Info (169086): Pin Clock not assigned to an exact location on the device
    Info (169086): Pin Input[3] not assigned to an exact location on the device
    Info (169086): Pin Input[2] not assigned to an exact location on the device
    Info (169086): Pin Input[1] not assigned to an exact location on the device
    Info (169086): Pin Input[0] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: '2019510083_Ata_Can_Yaymaci_Lab8_Combined.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "CU|HLTop~2|combout"
    Warning (332126): Node "CU|Tdecode|LPM_DECODE_component|auto_generated|w_anode38w[3]~0|datac"
    Warning (332126): Node "CU|Tdecode|LPM_DECODE_component|auto_generated|w_anode38w[3]~0|combout"
    Warning (332126): Node "CU|HLTop~2|dataa"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node Clock~input (placed in PIN E2 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 70 (unused VREF, 2.5V VCCIO, 4 input, 66 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.19 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file C:/altera/13.0sp1/2019510083_Ata_Can_Yaymaci_Lab8_Combined/output_files/2019510083_Ata_Can_Yaymaci_Lab8_Combined.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Sat Jun 26 23:35:12 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera/13.0sp1/2019510083_Ata_Can_Yaymaci_Lab8_Combined/output_files/2019510083_Ata_Can_Yaymaci_Lab8_Combined.fit.smsg.


