<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='478' ll='480' type='bool llvm::TargetLoweringBase::isCheapToSpeculateCttz() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='477'>/// Return true if it is cheap to speculate a call to intrinsic cttz.</doc>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='453' c='_ZNK4llvm21AArch64TargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='741' c='_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14826' c='_ZNK4llvm17ARMTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='126' c='_ZNK4llvm21HexagonTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='1396' c='_ZNK4llvm18MipsTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='612' c='_ZNK4llvm17PPCTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='504' c='_ZNK4llvm25WebAssemblyTargetLowering22isCheapToSpeculateCttzEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4896' c='_ZNK4llvm17X86TargetLowering22isCheapToSpeculateCttzEv'/>
