#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f1ed041de0 .scope module, "tb_alu_32" "tb_alu_32" 2 1;
 .timescale 0 0;
v000001f1ed190790_0 .var "a", 31 0;
v000001f1ed190f10_0 .var "alu_control", 3 0;
v000001f1ed191190_0 .var "b", 31 0;
o000001f1ed13e148 .functor BUFZ 1, C4<z>; HiZ drive
v000001f1ed190ab0_0 .net "carry_out", 0 0, o000001f1ed13e148;  0 drivers
v000001f1ed1903d0_0 .net "out_resultado", 31 0, v000001f1ed18ff70_0;  1 drivers
o000001f1ed13e1a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f1ed191550_0 .net "overflow", 0 0, o000001f1ed13e1a8;  0 drivers
o000001f1ed13e1d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f1ed1915f0_0 .net "zero", 0 0, o000001f1ed13e1d8;  0 drivers
S_000001f1ed041f70 .scope module, "uut" "alu_32" 2 8, 3 1 0, S_000001f1ed041de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "out_resultado";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "carry_out";
    .port_info 6 /OUTPUT 1 "overflow";
v000001f1ed18dd10_0 .net "a", 31 0, v000001f1ed190790_0;  1 drivers
v000001f1ed190dd0_0 .net "alu_control", 3 0, v000001f1ed190f10_0;  1 drivers
v000001f1ed18fa70_0 .net "b", 31 0, v000001f1ed191190_0;  1 drivers
v000001f1ed190650_0 .net "carry_out", 0 0, o000001f1ed13e148;  alias, 0 drivers
v000001f1ed18ff70_0 .var "out_resultado", 31 0;
v000001f1ed190150_0 .net "overflow", 0 0, o000001f1ed13e1a8;  alias, 0 drivers
v000001f1ed18f4d0_0 .net "soma_total", 32 0, L_000001f1ed1e34d0;  1 drivers
v000001f1ed191230_0 .net "subtrator_total", 32 0, L_000001f1ed1e96f0;  1 drivers
v000001f1ed1905b0_0 .net "zero", 0 0, o000001f1ed13e1d8;  alias, 0 drivers
E_000001f1ed104c90/0 .event anyedge, v000001f1ed190dd0_0, v000001f1ed17b180_0, v000001f1ed17ab40_0, v000001f1ed17bb80_0;
E_000001f1ed104c90/1 .event anyedge, v000001f1ed18db30_0;
E_000001f1ed104c90 .event/or E_000001f1ed104c90/0, E_000001f1ed104c90/1;
S_000001f1ecfde520 .scope module, "somador" "fulladder_32bits_sum" 3 15, 4 1 0, S_000001f1ed041f70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "s";
v000001f1ed17b180_0 .net "a", 31 0, v000001f1ed190790_0;  alias, 1 drivers
v000001f1ed17ab40_0 .net "b", 31 0, v000001f1ed191190_0;  alias, 1 drivers
v000001f1ed17bfe0_0 .net "cout", 30 0, L_000001f1ed1e4510;  1 drivers
v000001f1ed17bb80_0 .net "s", 32 0, L_000001f1ed1e34d0;  alias, 1 drivers
L_000001f1ed191050 .part v000001f1ed190790_0, 0, 1;
L_000001f1ed190290 .part v000001f1ed191190_0, 0, 1;
L_000001f1ed1914b0 .part v000001f1ed190790_0, 1, 1;
L_000001f1ed18fb10 .part v000001f1ed191190_0, 1, 1;
L_000001f1ed18fbb0 .part L_000001f1ed1e4510, 0, 1;
L_000001f1ed18fc50 .part v000001f1ed190790_0, 2, 1;
L_000001f1ed190830 .part v000001f1ed191190_0, 2, 1;
L_000001f1ed1912d0 .part L_000001f1ed1e4510, 1, 1;
L_000001f1ed191a50 .part v000001f1ed190790_0, 3, 1;
L_000001f1ed1910f0 .part v000001f1ed191190_0, 3, 1;
L_000001f1ed1908d0 .part L_000001f1ed1e4510, 2, 1;
L_000001f1ed190e70 .part v000001f1ed190790_0, 4, 1;
L_000001f1ed190010 .part v000001f1ed191190_0, 4, 1;
L_000001f1ed190470 .part L_000001f1ed1e4510, 3, 1;
L_000001f1ed191690 .part v000001f1ed190790_0, 5, 1;
L_000001f1ed18fd90 .part v000001f1ed191190_0, 5, 1;
L_000001f1ed18f7f0 .part L_000001f1ed1e4510, 4, 1;
L_000001f1ed191730 .part v000001f1ed190790_0, 6, 1;
L_000001f1ed18f390 .part v000001f1ed191190_0, 6, 1;
L_000001f1ed18f570 .part L_000001f1ed1e4510, 5, 1;
L_000001f1ed18fcf0 .part v000001f1ed190790_0, 7, 1;
L_000001f1ed1906f0 .part v000001f1ed191190_0, 7, 1;
L_000001f1ed18f430 .part L_000001f1ed1e4510, 6, 1;
L_000001f1ed18f610 .part v000001f1ed190790_0, 8, 1;
L_000001f1ed191370 .part v000001f1ed191190_0, 8, 1;
L_000001f1ed18fe30 .part L_000001f1ed1e4510, 7, 1;
L_000001f1ed190d30 .part v000001f1ed190790_0, 9, 1;
L_000001f1ed190330 .part v000001f1ed191190_0, 9, 1;
L_000001f1ed18fed0 .part L_000001f1ed1e4510, 8, 1;
L_000001f1ed18f6b0 .part v000001f1ed190790_0, 10, 1;
L_000001f1ed1917d0 .part v000001f1ed191190_0, 10, 1;
L_000001f1ed191410 .part L_000001f1ed1e4510, 9, 1;
L_000001f1ed1900b0 .part v000001f1ed190790_0, 11, 1;
L_000001f1ed190b50 .part v000001f1ed191190_0, 11, 1;
L_000001f1ed191870 .part L_000001f1ed1e4510, 10, 1;
L_000001f1ed190bf0 .part v000001f1ed190790_0, 12, 1;
L_000001f1ed190510 .part v000001f1ed191190_0, 12, 1;
L_000001f1ed1901f0 .part L_000001f1ed1e4510, 11, 1;
L_000001f1ed191910 .part v000001f1ed190790_0, 13, 1;
L_000001f1ed190970 .part v000001f1ed191190_0, 13, 1;
L_000001f1ed190fb0 .part L_000001f1ed1e4510, 12, 1;
L_000001f1ed190a10 .part v000001f1ed190790_0, 14, 1;
L_000001f1ed190c90 .part v000001f1ed191190_0, 14, 1;
L_000001f1ed18f750 .part L_000001f1ed1e4510, 13, 1;
L_000001f1ed1919b0 .part v000001f1ed190790_0, 15, 1;
L_000001f1ed191af0 .part v000001f1ed191190_0, 15, 1;
L_000001f1ed18f890 .part L_000001f1ed1e4510, 14, 1;
L_000001f1ed18f930 .part v000001f1ed190790_0, 16, 1;
L_000001f1ed18f9d0 .part v000001f1ed191190_0, 16, 1;
L_000001f1ed191c30 .part L_000001f1ed1e4510, 15, 1;
L_000001f1ed191eb0 .part v000001f1ed190790_0, 17, 1;
L_000001f1ed191e10 .part v000001f1ed191190_0, 17, 1;
L_000001f1ed191cd0 .part L_000001f1ed1e4510, 16, 1;
L_000001f1ed191d70 .part v000001f1ed190790_0, 18, 1;
L_000001f1ed1921d0 .part v000001f1ed191190_0, 18, 1;
L_000001f1ed192090 .part L_000001f1ed1e4510, 17, 1;
L_000001f1ed192130 .part v000001f1ed190790_0, 19, 1;
L_000001f1ed191f50 .part v000001f1ed191190_0, 19, 1;
L_000001f1ed191ff0 .part L_000001f1ed1e4510, 18, 1;
L_000001f1ed191b90 .part v000001f1ed190790_0, 20, 1;
L_000001f1ed192270 .part v000001f1ed191190_0, 20, 1;
L_000001f1ed1e45b0 .part L_000001f1ed1e4510, 19, 1;
L_000001f1ed1e3f70 .part v000001f1ed190790_0, 21, 1;
L_000001f1ed1e3c50 .part v000001f1ed191190_0, 21, 1;
L_000001f1ed1e2cb0 .part L_000001f1ed1e4510, 20, 1;
L_000001f1ed1e3cf0 .part v000001f1ed190790_0, 22, 1;
L_000001f1ed1e4010 .part v000001f1ed191190_0, 22, 1;
L_000001f1ed1e40b0 .part L_000001f1ed1e4510, 21, 1;
L_000001f1ed1e3110 .part v000001f1ed190790_0, 23, 1;
L_000001f1ed1e25d0 .part v000001f1ed191190_0, 23, 1;
L_000001f1ed1e31b0 .part L_000001f1ed1e4510, 22, 1;
L_000001f1ed1e3930 .part v000001f1ed190790_0, 24, 1;
L_000001f1ed1e2670 .part v000001f1ed191190_0, 24, 1;
L_000001f1ed1e3ed0 .part L_000001f1ed1e4510, 23, 1;
L_000001f1ed1e37f0 .part v000001f1ed190790_0, 25, 1;
L_000001f1ed1e3610 .part v000001f1ed191190_0, 25, 1;
L_000001f1ed1e3070 .part L_000001f1ed1e4510, 24, 1;
L_000001f1ed1e2710 .part v000001f1ed190790_0, 26, 1;
L_000001f1ed1e3250 .part v000001f1ed191190_0, 26, 1;
L_000001f1ed1e4a10 .part L_000001f1ed1e4510, 25, 1;
L_000001f1ed1e3d90 .part v000001f1ed190790_0, 27, 1;
L_000001f1ed1e36b0 .part v000001f1ed191190_0, 27, 1;
L_000001f1ed1e2990 .part L_000001f1ed1e4510, 26, 1;
L_000001f1ed1e3750 .part v000001f1ed190790_0, 28, 1;
L_000001f1ed1e3890 .part v000001f1ed191190_0, 28, 1;
L_000001f1ed1e3bb0 .part L_000001f1ed1e4510, 27, 1;
L_000001f1ed1e32f0 .part v000001f1ed190790_0, 29, 1;
L_000001f1ed1e41f0 .part v000001f1ed191190_0, 29, 1;
L_000001f1ed1e4ab0 .part L_000001f1ed1e4510, 28, 1;
L_000001f1ed1e46f0 .part v000001f1ed190790_0, 30, 1;
L_000001f1ed1e2d50 .part v000001f1ed191190_0, 30, 1;
L_000001f1ed1e39d0 .part L_000001f1ed1e4510, 29, 1;
LS_000001f1ed1e4510_0_0 .concat8 [ 1 1 1 1], L_000001f1ed116830, L_000001f1ed116e50, L_000001f1ed1169f0, L_000001f1ed116f30;
LS_000001f1ed1e4510_0_4 .concat8 [ 1 1 1 1], L_000001f1ed117ef0, L_000001f1ed117e80, L_000001f1ed1df460, L_000001f1ed1dfe00;
LS_000001f1ed1e4510_0_8 .concat8 [ 1 1 1 1], L_000001f1ed1df380, L_000001f1ed1df540, L_000001f1ed1de890, L_000001f1ed1deac0;
LS_000001f1ed1e4510_0_12 .concat8 [ 1 1 1 1], L_000001f1ed1de900, L_000001f1ed1df230, L_000001f1ed1de660, L_000001f1ed1dfbd0;
LS_000001f1ed1e4510_0_16 .concat8 [ 1 1 1 1], L_000001f1ed1dfe70, L_000001f1ed1deb30, L_000001f1ed1deeb0, L_000001f1ed1e0180;
LS_000001f1ed1e4510_0_20 .concat8 [ 1 1 1 1], L_000001f1ed1e1cc0, L_000001f1ed1e1b70, L_000001f1ed1e04b0, L_000001f1ed1e0bb0;
LS_000001f1ed1e4510_0_24 .concat8 [ 1 1 1 1], L_000001f1ed1e0c90, L_000001f1ed1e1da0, L_000001f1ed1e1e80, L_000001f1ed1e11d0;
LS_000001f1ed1e4510_0_28 .concat8 [ 1 1 1 0], L_000001f1ed1e18d0, L_000001f1ed1e1320, L_000001f1ed1e1400;
LS_000001f1ed1e4510_1_0 .concat8 [ 4 4 4 4], LS_000001f1ed1e4510_0_0, LS_000001f1ed1e4510_0_4, LS_000001f1ed1e4510_0_8, LS_000001f1ed1e4510_0_12;
LS_000001f1ed1e4510_1_4 .concat8 [ 4 4 4 3], LS_000001f1ed1e4510_0_16, LS_000001f1ed1e4510_0_20, LS_000001f1ed1e4510_0_24, LS_000001f1ed1e4510_0_28;
L_000001f1ed1e4510 .concat8 [ 16 15 0 0], LS_000001f1ed1e4510_1_0, LS_000001f1ed1e4510_1_4;
L_000001f1ed1e3a70 .part v000001f1ed190790_0, 31, 1;
L_000001f1ed1e2850 .part v000001f1ed191190_0, 31, 1;
L_000001f1ed1e4650 .part L_000001f1ed1e4510, 30, 1;
LS_000001f1ed1e34d0_0_0 .concat8 [ 1 1 1 1], L_000001f1ed117c50, L_000001f1ed116d70, L_000001f1ed116910, L_000001f1ed117080;
LS_000001f1ed1e34d0_0_4 .concat8 [ 1 1 1 1], L_000001f1ed117fd0, L_000001f1ed1180b0, L_000001f1ed1dfa80, L_000001f1ed1de4a0;
LS_000001f1ed1e34d0_0_8 .concat8 [ 1 1 1 1], L_000001f1ed1dfb60, L_000001f1ed1de7b0, L_000001f1ed1df5b0, L_000001f1ed1df3f0;
LS_000001f1ed1e34d0_0_12 .concat8 [ 1 1 1 1], L_000001f1ed1de580, L_000001f1ed1df700, L_000001f1ed1de740, L_000001f1ed1df850;
LS_000001f1ed1e34d0_0_16 .concat8 [ 1 1 1 1], L_000001f1ed1dfd20, L_000001f1ed1de3c0, L_000001f1ed1dee40, L_000001f1ed1e0030;
LS_000001f1ed1e34d0_0_20 .concat8 [ 1 1 1 1], L_000001f1ed1e0a60, L_000001f1ed1e1be0, L_000001f1ed1e1080, L_000001f1ed1e17f0;
LS_000001f1ed1e34d0_0_24 .concat8 [ 1 1 1 1], L_000001f1ed1e1d30, L_000001f1ed1e0d00, L_000001f1ed1e0e50, L_000001f1ed1e1550;
LS_000001f1ed1e34d0_0_28 .concat8 [ 1 1 1 1], L_000001f1ed1e0de0, L_000001f1ed1e1470, L_000001f1ed1e1a90, L_000001f1ed1e15c0;
LS_000001f1ed1e34d0_0_32 .concat8 [ 1 0 0 0], L_000001f1ed1e03d0;
LS_000001f1ed1e34d0_1_0 .concat8 [ 4 4 4 4], LS_000001f1ed1e34d0_0_0, LS_000001f1ed1e34d0_0_4, LS_000001f1ed1e34d0_0_8, LS_000001f1ed1e34d0_0_12;
LS_000001f1ed1e34d0_1_4 .concat8 [ 4 4 4 4], LS_000001f1ed1e34d0_0_16, LS_000001f1ed1e34d0_0_20, LS_000001f1ed1e34d0_0_24, LS_000001f1ed1e34d0_0_28;
LS_000001f1ed1e34d0_1_8 .concat8 [ 1 0 0 0], LS_000001f1ed1e34d0_0_32;
L_000001f1ed1e34d0 .concat8 [ 16 16 1 0], LS_000001f1ed1e34d0_1_0, LS_000001f1ed1e34d0_1_4, LS_000001f1ed1e34d0_1_8;
S_000001f1ecfde6b0 .scope module, "f0" "full_adder_1bit_sum" 4 9, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed116de0 .functor AND 1, L_000001f1ed191050, L_000001f1ed190290, C4<1>, C4<1>;
L_000001f1ed194358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f1ed116520 .functor AND 1, L_000001f1ed117a90, L_000001f1ed194358, C4<1>, C4<1>;
L_000001f1ed117a90 .functor XOR 1, L_000001f1ed191050, L_000001f1ed190290, C4<0>, C4<0>;
L_000001f1ed117c50 .functor XOR 1, L_000001f1ed117a90, L_000001f1ed194358, C4<0>, C4<0>;
L_000001f1ed116830 .functor OR 1, L_000001f1ed116de0, L_000001f1ed116520, C4<0>, C4<0>;
v000001f1ed11bcf0_0 .net "a", 0 0, L_000001f1ed191050;  1 drivers
v000001f1ed11b430_0 .net "and_ab", 0 0, L_000001f1ed116de0;  1 drivers
v000001f1ed11bb10_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed116520;  1 drivers
v000001f1ed11b7f0_0 .net "b", 0 0, L_000001f1ed190290;  1 drivers
v000001f1ed11ae90_0 .net "cin", 0 0, L_000001f1ed194358;  1 drivers
v000001f1ed11be30_0 .net "cout", 0 0, L_000001f1ed116830;  1 drivers
v000001f1ed11b570_0 .net "sum", 0 0, L_000001f1ed117c50;  1 drivers
v000001f1ed11b4d0_0 .net "xor_ab", 0 0, L_000001f1ed117a90;  1 drivers
S_000001f1ed04a340 .scope module, "f1" "full_adder_1bit_sum" 4 11, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed117cc0 .functor AND 1, L_000001f1ed1914b0, L_000001f1ed18fb10, C4<1>, C4<1>;
L_000001f1ed1163d0 .functor AND 1, L_000001f1ed116d00, L_000001f1ed18fbb0, C4<1>, C4<1>;
L_000001f1ed116d00 .functor XOR 1, L_000001f1ed1914b0, L_000001f1ed18fb10, C4<0>, C4<0>;
L_000001f1ed116d70 .functor XOR 1, L_000001f1ed116d00, L_000001f1ed18fbb0, C4<0>, C4<0>;
L_000001f1ed116e50 .functor OR 1, L_000001f1ed117cc0, L_000001f1ed1163d0, C4<0>, C4<0>;
v000001f1ed11af30_0 .net "a", 0 0, L_000001f1ed1914b0;  1 drivers
v000001f1ed11afd0_0 .net "and_ab", 0 0, L_000001f1ed117cc0;  1 drivers
v000001f1ed11b070_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1163d0;  1 drivers
v000001f1ed11b6b0_0 .net "b", 0 0, L_000001f1ed18fb10;  1 drivers
v000001f1ed11aa30_0 .net "cin", 0 0, L_000001f1ed18fbb0;  1 drivers
v000001f1ed11bed0_0 .net "cout", 0 0, L_000001f1ed116e50;  1 drivers
v000001f1ed11c0b0_0 .net "sum", 0 0, L_000001f1ed116d70;  1 drivers
v000001f1ed11b930_0 .net "xor_ab", 0 0, L_000001f1ed116d00;  1 drivers
S_000001f1ed04a4d0 .scope module, "f10" "full_adder_1bit_sum" 4 29, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1de820 .functor AND 1, L_000001f1ed18f6b0, L_000001f1ed1917d0, C4<1>, C4<1>;
L_000001f1ed1df4d0 .functor AND 1, L_000001f1ed1de430, L_000001f1ed191410, C4<1>, C4<1>;
L_000001f1ed1de430 .functor XOR 1, L_000001f1ed18f6b0, L_000001f1ed1917d0, C4<0>, C4<0>;
L_000001f1ed1df5b0 .functor XOR 1, L_000001f1ed1de430, L_000001f1ed191410, C4<0>, C4<0>;
L_000001f1ed1de890 .functor OR 1, L_000001f1ed1de820, L_000001f1ed1df4d0, C4<0>, C4<0>;
v000001f1ed11aad0_0 .net "a", 0 0, L_000001f1ed18f6b0;  1 drivers
v000001f1ed11b890_0 .net "and_ab", 0 0, L_000001f1ed1de820;  1 drivers
v000001f1ed11ab70_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1df4d0;  1 drivers
v000001f1ed11b1b0_0 .net "b", 0 0, L_000001f1ed1917d0;  1 drivers
v000001f1ed11b250_0 .net "cin", 0 0, L_000001f1ed191410;  1 drivers
v000001f1ed11b2f0_0 .net "cout", 0 0, L_000001f1ed1de890;  1 drivers
v000001f1ed11b390_0 .net "sum", 0 0, L_000001f1ed1df5b0;  1 drivers
v000001f1ed11a3f0_0 .net "xor_ab", 0 0, L_000001f1ed1de430;  1 drivers
S_000001f1ed03e240 .scope module, "f11" "full_adder_1bit_sum" 4 31, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1de510 .functor AND 1, L_000001f1ed1900b0, L_000001f1ed190b50, C4<1>, C4<1>;
L_000001f1ed1df690 .functor AND 1, L_000001f1ed1dec80, L_000001f1ed191870, C4<1>, C4<1>;
L_000001f1ed1dec80 .functor XOR 1, L_000001f1ed1900b0, L_000001f1ed190b50, C4<0>, C4<0>;
L_000001f1ed1df3f0 .functor XOR 1, L_000001f1ed1dec80, L_000001f1ed191870, C4<0>, C4<0>;
L_000001f1ed1deac0 .functor OR 1, L_000001f1ed1de510, L_000001f1ed1df690, C4<0>, C4<0>;
v000001f1ed1191d0_0 .net "a", 0 0, L_000001f1ed1900b0;  1 drivers
v000001f1ed11a850_0 .net "and_ab", 0 0, L_000001f1ed1de510;  1 drivers
v000001f1ed118730_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1df690;  1 drivers
v000001f1ed118910_0 .net "b", 0 0, L_000001f1ed190b50;  1 drivers
v000001f1ed118230_0 .net "cin", 0 0, L_000001f1ed191870;  1 drivers
v000001f1ed118af0_0 .net "cout", 0 0, L_000001f1ed1deac0;  1 drivers
v000001f1ed119450_0 .net "sum", 0 0, L_000001f1ed1df3f0;  1 drivers
v000001f1ed119590_0 .net "xor_ab", 0 0, L_000001f1ed1dec80;  1 drivers
S_000001f1ed03e3d0 .scope module, "f12" "full_adder_1bit_sum" 4 33, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1de6d0 .functor AND 1, L_000001f1ed190bf0, L_000001f1ed190510, C4<1>, C4<1>;
L_000001f1ed1dfcb0 .functor AND 1, L_000001f1ed1dfee0, L_000001f1ed1901f0, C4<1>, C4<1>;
L_000001f1ed1dfee0 .functor XOR 1, L_000001f1ed190bf0, L_000001f1ed190510, C4<0>, C4<0>;
L_000001f1ed1de580 .functor XOR 1, L_000001f1ed1dfee0, L_000001f1ed1901f0, C4<0>, C4<0>;
L_000001f1ed1de900 .functor OR 1, L_000001f1ed1de6d0, L_000001f1ed1dfcb0, C4<0>, C4<0>;
v000001f1ed119630_0 .net "a", 0 0, L_000001f1ed190bf0;  1 drivers
v000001f1ed10e790_0 .net "and_ab", 0 0, L_000001f1ed1de6d0;  1 drivers
v000001f1ed10de30_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1dfcb0;  1 drivers
v000001f1ed10f050_0 .net "b", 0 0, L_000001f1ed190510;  1 drivers
v000001f1ed10e970_0 .net "cin", 0 0, L_000001f1ed1901f0;  1 drivers
v000001f1ed10dcf0_0 .net "cout", 0 0, L_000001f1ed1de900;  1 drivers
v000001f1ed10b270_0 .net "sum", 0 0, L_000001f1ed1de580;  1 drivers
v000001f1ed10ce90_0 .net "xor_ab", 0 0, L_000001f1ed1dfee0;  1 drivers
S_000001f1ed05fca0 .scope module, "f13" "full_adder_1bit_sum" 4 35, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1de5f0 .functor AND 1, L_000001f1ed191910, L_000001f1ed190970, C4<1>, C4<1>;
L_000001f1ed1df150 .functor AND 1, L_000001f1ed1df620, L_000001f1ed190fb0, C4<1>, C4<1>;
L_000001f1ed1df620 .functor XOR 1, L_000001f1ed191910, L_000001f1ed190970, C4<0>, C4<0>;
L_000001f1ed1df700 .functor XOR 1, L_000001f1ed1df620, L_000001f1ed190fb0, C4<0>, C4<0>;
L_000001f1ed1df230 .functor OR 1, L_000001f1ed1de5f0, L_000001f1ed1df150, C4<0>, C4<0>;
v000001f1ed10c0d0_0 .net "a", 0 0, L_000001f1ed191910;  1 drivers
v000001f1ed10b4f0_0 .net "and_ab", 0 0, L_000001f1ed1de5f0;  1 drivers
v000001f1ed10bb30_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1df150;  1 drivers
v000001f1ed10c5d0_0 .net "b", 0 0, L_000001f1ed190970;  1 drivers
v000001f1ed10b950_0 .net "cin", 0 0, L_000001f1ed190fb0;  1 drivers
v000001f1ed10cf30_0 .net "cout", 0 0, L_000001f1ed1df230;  1 drivers
v000001f1ed10d2f0_0 .net "sum", 0 0, L_000001f1ed1df700;  1 drivers
v000001f1ed10d750_0 .net "xor_ab", 0 0, L_000001f1ed1df620;  1 drivers
S_000001f1ed05fe30 .scope module, "f14" "full_adder_1bit_sum" 4 37, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1df770 .functor AND 1, L_000001f1ed190a10, L_000001f1ed190c90, C4<1>, C4<1>;
L_000001f1ed1dec10 .functor AND 1, L_000001f1ed1df7e0, L_000001f1ed18f750, C4<1>, C4<1>;
L_000001f1ed1df7e0 .functor XOR 1, L_000001f1ed190a10, L_000001f1ed190c90, C4<0>, C4<0>;
L_000001f1ed1de740 .functor XOR 1, L_000001f1ed1df7e0, L_000001f1ed18f750, C4<0>, C4<0>;
L_000001f1ed1de660 .functor OR 1, L_000001f1ed1df770, L_000001f1ed1dec10, C4<0>, C4<0>;
v000001f1ed0f3a00_0 .net "a", 0 0, L_000001f1ed190a10;  1 drivers
v000001f1ed0f4860_0 .net "and_ab", 0 0, L_000001f1ed1df770;  1 drivers
v000001f1ed0f3640_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1dec10;  1 drivers
v000001f1ed0f3140_0 .net "b", 0 0, L_000001f1ed190c90;  1 drivers
v000001f1ed0f31e0_0 .net "cin", 0 0, L_000001f1ed18f750;  1 drivers
v000001f1ed0f3280_0 .net "cout", 0 0, L_000001f1ed1de660;  1 drivers
v000001f1ed0f3aa0_0 .net "sum", 0 0, L_000001f1ed1de740;  1 drivers
v000001f1ed0f3780_0 .net "xor_ab", 0 0, L_000001f1ed1df7e0;  1 drivers
S_000001f1ecff2ce0 .scope module, "f15" "full_adder_1bit_sum" 4 39, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1df0e0 .functor AND 1, L_000001f1ed1919b0, L_000001f1ed191af0, C4<1>, C4<1>;
L_000001f1ed1def20 .functor AND 1, L_000001f1ed1dfaf0, L_000001f1ed18f890, C4<1>, C4<1>;
L_000001f1ed1dfaf0 .functor XOR 1, L_000001f1ed1919b0, L_000001f1ed191af0, C4<0>, C4<0>;
L_000001f1ed1df850 .functor XOR 1, L_000001f1ed1dfaf0, L_000001f1ed18f890, C4<0>, C4<0>;
L_000001f1ed1dfbd0 .functor OR 1, L_000001f1ed1df0e0, L_000001f1ed1def20, C4<0>, C4<0>;
v000001f1ed0f8e30_0 .net "a", 0 0, L_000001f1ed1919b0;  1 drivers
v000001f1ed0f7850_0 .net "and_ab", 0 0, L_000001f1ed1df0e0;  1 drivers
v000001f1ed0f8ed0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1def20;  1 drivers
v000001f1ed0f86b0_0 .net "b", 0 0, L_000001f1ed191af0;  1 drivers
v000001f1ed0f8070_0 .net "cin", 0 0, L_000001f1ed18f890;  1 drivers
v000001f1ed0f7350_0 .net "cout", 0 0, L_000001f1ed1dfbd0;  1 drivers
v000001f1ed0f8750_0 .net "sum", 0 0, L_000001f1ed1df850;  1 drivers
v000001f1ed0f8890_0 .net "xor_ab", 0 0, L_000001f1ed1dfaf0;  1 drivers
S_000001f1ecff2e70 .scope module, "f16" "full_adder_1bit_sum" 4 41, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1ded60 .functor AND 1, L_000001f1ed18f930, L_000001f1ed18f9d0, C4<1>, C4<1>;
L_000001f1ed1def90 .functor AND 1, L_000001f1ed1dfc40, L_000001f1ed191c30, C4<1>, C4<1>;
L_000001f1ed1dfc40 .functor XOR 1, L_000001f1ed18f930, L_000001f1ed18f9d0, C4<0>, C4<0>;
L_000001f1ed1dfd20 .functor XOR 1, L_000001f1ed1dfc40, L_000001f1ed191c30, C4<0>, C4<0>;
L_000001f1ed1dfe70 .functor OR 1, L_000001f1ed1ded60, L_000001f1ed1def90, C4<0>, C4<0>;
v000001f1ed112b50_0 .net "a", 0 0, L_000001f1ed18f930;  1 drivers
v000001f1ed1134b0_0 .net "and_ab", 0 0, L_000001f1ed1ded60;  1 drivers
v000001f1ed113eb0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1def90;  1 drivers
v000001f1ed112dd0_0 .net "b", 0 0, L_000001f1ed18f9d0;  1 drivers
v000001f1ed113ff0_0 .net "cin", 0 0, L_000001f1ed191c30;  1 drivers
v000001f1ed114090_0 .net "cout", 0 0, L_000001f1ed1dfe70;  1 drivers
v000001f1ed112fb0_0 .net "sum", 0 0, L_000001f1ed1dfd20;  1 drivers
v000001f1ed0e78c0_0 .net "xor_ab", 0 0, L_000001f1ed1dfc40;  1 drivers
S_000001f1ed12fe70 .scope module, "f17" "full_adder_1bit_sum" 4 43, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1dff50 .functor AND 1, L_000001f1ed191eb0, L_000001f1ed191e10, C4<1>, C4<1>;
L_000001f1ed1de970 .functor AND 1, L_000001f1ed1df1c0, L_000001f1ed191cd0, C4<1>, C4<1>;
L_000001f1ed1df1c0 .functor XOR 1, L_000001f1ed191eb0, L_000001f1ed191e10, C4<0>, C4<0>;
L_000001f1ed1de3c0 .functor XOR 1, L_000001f1ed1df1c0, L_000001f1ed191cd0, C4<0>, C4<0>;
L_000001f1ed1deb30 .functor OR 1, L_000001f1ed1dff50, L_000001f1ed1de970, C4<0>, C4<0>;
v000001f1ed0e7d20_0 .net "a", 0 0, L_000001f1ed191eb0;  1 drivers
v000001f1ed0e6380_0 .net "and_ab", 0 0, L_000001f1ed1dff50;  1 drivers
v000001f1ed0e6a60_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1de970;  1 drivers
v000001f1ed0ccb50_0 .net "b", 0 0, L_000001f1ed191e10;  1 drivers
v000001f1ed0cb570_0 .net "cin", 0 0, L_000001f1ed191cd0;  1 drivers
v000001f1ed0d9270_0 .net "cout", 0 0, L_000001f1ed1deb30;  1 drivers
v000001f1ed0d99f0_0 .net "sum", 0 0, L_000001f1ed1de3c0;  1 drivers
v000001f1ed0dc470_0 .net "xor_ab", 0 0, L_000001f1ed1df1c0;  1 drivers
S_000001f1ed130000 .scope module, "f18" "full_adder_1bit_sum" 4 45, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1deba0 .functor AND 1, L_000001f1ed191d70, L_000001f1ed1921d0, C4<1>, C4<1>;
L_000001f1ed1decf0 .functor AND 1, L_000001f1ed1dedd0, L_000001f1ed192090, C4<1>, C4<1>;
L_000001f1ed1dedd0 .functor XOR 1, L_000001f1ed191d70, L_000001f1ed1921d0, C4<0>, C4<0>;
L_000001f1ed1dee40 .functor XOR 1, L_000001f1ed1dedd0, L_000001f1ed192090, C4<0>, C4<0>;
L_000001f1ed1deeb0 .functor OR 1, L_000001f1ed1deba0, L_000001f1ed1decf0, C4<0>, C4<0>;
v000001f1ed0dc6f0_0 .net "a", 0 0, L_000001f1ed191d70;  1 drivers
v000001f1ed0bb8b0_0 .net "and_ab", 0 0, L_000001f1ed1deba0;  1 drivers
v000001f1ed0c2d10_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1decf0;  1 drivers
v000001f1ed172c60_0 .net "b", 0 0, L_000001f1ed1921d0;  1 drivers
v000001f1ed1715e0_0 .net "cin", 0 0, L_000001f1ed192090;  1 drivers
v000001f1ed171c20_0 .net "cout", 0 0, L_000001f1ed1deeb0;  1 drivers
v000001f1ed171220_0 .net "sum", 0 0, L_000001f1ed1dee40;  1 drivers
v000001f1ed172bc0_0 .net "xor_ab", 0 0, L_000001f1ed1dedd0;  1 drivers
S_000001f1ed130190 .scope module, "f19" "full_adder_1bit_sum" 4 47, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e0110 .functor AND 1, L_000001f1ed192130, L_000001f1ed191f50, C4<1>, C4<1>;
L_000001f1ed1dffc0 .functor AND 1, L_000001f1ed1e01f0, L_000001f1ed191ff0, C4<1>, C4<1>;
L_000001f1ed1e01f0 .functor XOR 1, L_000001f1ed192130, L_000001f1ed191f50, C4<0>, C4<0>;
L_000001f1ed1e0030 .functor XOR 1, L_000001f1ed1e01f0, L_000001f1ed191ff0, C4<0>, C4<0>;
L_000001f1ed1e0180 .functor OR 1, L_000001f1ed1e0110, L_000001f1ed1dffc0, C4<0>, C4<0>;
v000001f1ed171540_0 .net "a", 0 0, L_000001f1ed192130;  1 drivers
v000001f1ed1733e0_0 .net "and_ab", 0 0, L_000001f1ed1e0110;  1 drivers
v000001f1ed171ae0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1dffc0;  1 drivers
v000001f1ed172580_0 .net "b", 0 0, L_000001f1ed191f50;  1 drivers
v000001f1ed171e00_0 .net "cin", 0 0, L_000001f1ed191ff0;  1 drivers
v000001f1ed172260_0 .net "cout", 0 0, L_000001f1ed1e0180;  1 drivers
v000001f1ed172940_0 .net "sum", 0 0, L_000001f1ed1e0030;  1 drivers
v000001f1ed173020_0 .net "xor_ab", 0 0, L_000001f1ed1e01f0;  1 drivers
S_000001f1ed130320 .scope module, "f2" "full_adder_1bit_sum" 4 13, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed117320 .functor AND 1, L_000001f1ed18fc50, L_000001f1ed190830, C4<1>, C4<1>;
L_000001f1ed117d30 .functor AND 1, L_000001f1ed116210, L_000001f1ed1912d0, C4<1>, C4<1>;
L_000001f1ed116210 .functor XOR 1, L_000001f1ed18fc50, L_000001f1ed190830, C4<0>, C4<0>;
L_000001f1ed116910 .functor XOR 1, L_000001f1ed116210, L_000001f1ed1912d0, C4<0>, C4<0>;
L_000001f1ed1169f0 .functor OR 1, L_000001f1ed117320, L_000001f1ed117d30, C4<0>, C4<0>;
v000001f1ed1737a0_0 .net "a", 0 0, L_000001f1ed18fc50;  1 drivers
v000001f1ed171180_0 .net "and_ab", 0 0, L_000001f1ed117320;  1 drivers
v000001f1ed171cc0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed117d30;  1 drivers
v000001f1ed172620_0 .net "b", 0 0, L_000001f1ed190830;  1 drivers
v000001f1ed172440_0 .net "cin", 0 0, L_000001f1ed1912d0;  1 drivers
v000001f1ed1712c0_0 .net "cout", 0 0, L_000001f1ed1169f0;  1 drivers
v000001f1ed171680_0 .net "sum", 0 0, L_000001f1ed116910;  1 drivers
v000001f1ed173480_0 .net "xor_ab", 0 0, L_000001f1ed116210;  1 drivers
S_000001f1ed177140 .scope module, "f20" "full_adder_1bit_sum" 4 49, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e0260 .functor AND 1, L_000001f1ed191b90, L_000001f1ed192270, C4<1>, C4<1>;
L_000001f1ed1e00a0 .functor AND 1, L_000001f1ed1e02d0, L_000001f1ed1e45b0, C4<1>, C4<1>;
L_000001f1ed1e02d0 .functor XOR 1, L_000001f1ed191b90, L_000001f1ed192270, C4<0>, C4<0>;
L_000001f1ed1e0a60 .functor XOR 1, L_000001f1ed1e02d0, L_000001f1ed1e45b0, C4<0>, C4<0>;
L_000001f1ed1e1cc0 .functor OR 1, L_000001f1ed1e0260, L_000001f1ed1e00a0, C4<0>, C4<0>;
v000001f1ed171720_0 .net "a", 0 0, L_000001f1ed191b90;  1 drivers
v000001f1ed1726c0_0 .net "and_ab", 0 0, L_000001f1ed1e0260;  1 drivers
v000001f1ed1717c0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e00a0;  1 drivers
v000001f1ed173200_0 .net "b", 0 0, L_000001f1ed192270;  1 drivers
v000001f1ed173700_0 .net "cin", 0 0, L_000001f1ed1e45b0;  1 drivers
v000001f1ed1729e0_0 .net "cout", 0 0, L_000001f1ed1e1cc0;  1 drivers
v000001f1ed172e40_0 .net "sum", 0 0, L_000001f1ed1e0a60;  1 drivers
v000001f1ed172b20_0 .net "xor_ab", 0 0, L_000001f1ed1e02d0;  1 drivers
S_000001f1ed1774b0 .scope module, "f21" "full_adder_1bit_sum" 4 51, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e0ad0 .functor AND 1, L_000001f1ed1e3f70, L_000001f1ed1e3c50, C4<1>, C4<1>;
L_000001f1ed1e12b0 .functor AND 1, L_000001f1ed1e1940, L_000001f1ed1e2cb0, C4<1>, C4<1>;
L_000001f1ed1e1940 .functor XOR 1, L_000001f1ed1e3f70, L_000001f1ed1e3c50, C4<0>, C4<0>;
L_000001f1ed1e1be0 .functor XOR 1, L_000001f1ed1e1940, L_000001f1ed1e2cb0, C4<0>, C4<0>;
L_000001f1ed1e1b70 .functor OR 1, L_000001f1ed1e0ad0, L_000001f1ed1e12b0, C4<0>, C4<0>;
v000001f1ed1732a0_0 .net "a", 0 0, L_000001f1ed1e3f70;  1 drivers
v000001f1ed171860_0 .net "and_ab", 0 0, L_000001f1ed1e0ad0;  1 drivers
v000001f1ed171d60_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e12b0;  1 drivers
v000001f1ed173160_0 .net "b", 0 0, L_000001f1ed1e3c50;  1 drivers
v000001f1ed172080_0 .net "cin", 0 0, L_000001f1ed1e2cb0;  1 drivers
v000001f1ed171360_0 .net "cout", 0 0, L_000001f1ed1e1b70;  1 drivers
v000001f1ed171b80_0 .net "sum", 0 0, L_000001f1ed1e1be0;  1 drivers
v000001f1ed173660_0 .net "xor_ab", 0 0, L_000001f1ed1e1940;  1 drivers
S_000001f1ed1777d0 .scope module, "f22" "full_adder_1bit_sum" 4 53, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e0c20 .functor AND 1, L_000001f1ed1e3cf0, L_000001f1ed1e4010, C4<1>, C4<1>;
L_000001f1ed1e0b40 .functor AND 1, L_000001f1ed1e09f0, L_000001f1ed1e40b0, C4<1>, C4<1>;
L_000001f1ed1e09f0 .functor XOR 1, L_000001f1ed1e3cf0, L_000001f1ed1e4010, C4<0>, C4<0>;
L_000001f1ed1e1080 .functor XOR 1, L_000001f1ed1e09f0, L_000001f1ed1e40b0, C4<0>, C4<0>;
L_000001f1ed1e04b0 .functor OR 1, L_000001f1ed1e0c20, L_000001f1ed1e0b40, C4<0>, C4<0>;
v000001f1ed1730c0_0 .net "a", 0 0, L_000001f1ed1e3cf0;  1 drivers
v000001f1ed173340_0 .net "and_ab", 0 0, L_000001f1ed1e0c20;  1 drivers
v000001f1ed173520_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e0b40;  1 drivers
v000001f1ed171900_0 .net "b", 0 0, L_000001f1ed1e4010;  1 drivers
v000001f1ed172d00_0 .net "cin", 0 0, L_000001f1ed1e40b0;  1 drivers
v000001f1ed1719a0_0 .net "cout", 0 0, L_000001f1ed1e04b0;  1 drivers
v000001f1ed172da0_0 .net "sum", 0 0, L_000001f1ed1e1080;  1 drivers
v000001f1ed172ee0_0 .net "xor_ab", 0 0, L_000001f1ed1e09f0;  1 drivers
S_000001f1ed177640 .scope module, "f23" "full_adder_1bit_sum" 4 55, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e1710 .functor AND 1, L_000001f1ed1e3110, L_000001f1ed1e25d0, C4<1>, C4<1>;
L_000001f1ed1e07c0 .functor AND 1, L_000001f1ed1e14e0, L_000001f1ed1e31b0, C4<1>, C4<1>;
L_000001f1ed1e14e0 .functor XOR 1, L_000001f1ed1e3110, L_000001f1ed1e25d0, C4<0>, C4<0>;
L_000001f1ed1e17f0 .functor XOR 1, L_000001f1ed1e14e0, L_000001f1ed1e31b0, C4<0>, C4<0>;
L_000001f1ed1e0bb0 .functor OR 1, L_000001f1ed1e1710, L_000001f1ed1e07c0, C4<0>, C4<0>;
v000001f1ed1728a0_0 .net "a", 0 0, L_000001f1ed1e3110;  1 drivers
v000001f1ed171a40_0 .net "and_ab", 0 0, L_000001f1ed1e1710;  1 drivers
v000001f1ed172760_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e07c0;  1 drivers
v000001f1ed1735c0_0 .net "b", 0 0, L_000001f1ed1e25d0;  1 drivers
v000001f1ed173840_0 .net "cin", 0 0, L_000001f1ed1e31b0;  1 drivers
v000001f1ed171ea0_0 .net "cout", 0 0, L_000001f1ed1e0bb0;  1 drivers
v000001f1ed172f80_0 .net "sum", 0 0, L_000001f1ed1e17f0;  1 drivers
v000001f1ed171fe0_0 .net "xor_ab", 0 0, L_000001f1ed1e14e0;  1 drivers
S_000001f1ed177960 .scope module, "f24" "full_adder_1bit_sum" 4 57, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e1e10 .functor AND 1, L_000001f1ed1e3930, L_000001f1ed1e2670, C4<1>, C4<1>;
L_000001f1ed1e1240 .functor AND 1, L_000001f1ed1e1c50, L_000001f1ed1e3ed0, C4<1>, C4<1>;
L_000001f1ed1e1c50 .functor XOR 1, L_000001f1ed1e3930, L_000001f1ed1e2670, C4<0>, C4<0>;
L_000001f1ed1e1d30 .functor XOR 1, L_000001f1ed1e1c50, L_000001f1ed1e3ed0, C4<0>, C4<0>;
L_000001f1ed1e0c90 .functor OR 1, L_000001f1ed1e1e10, L_000001f1ed1e1240, C4<0>, C4<0>;
v000001f1ed172800_0 .net "a", 0 0, L_000001f1ed1e3930;  1 drivers
v000001f1ed172a80_0 .net "and_ab", 0 0, L_000001f1ed1e1e10;  1 drivers
v000001f1ed171f40_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e1240;  1 drivers
v000001f1ed1738e0_0 .net "b", 0 0, L_000001f1ed1e2670;  1 drivers
v000001f1ed171400_0 .net "cin", 0 0, L_000001f1ed1e3ed0;  1 drivers
v000001f1ed1714a0_0 .net "cout", 0 0, L_000001f1ed1e0c90;  1 drivers
v000001f1ed172120_0 .net "sum", 0 0, L_000001f1ed1e1d30;  1 drivers
v000001f1ed1721c0_0 .net "xor_ab", 0 0, L_000001f1ed1e1c50;  1 drivers
S_000001f1ed177e10 .scope module, "f25" "full_adder_1bit_sum" 4 59, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e0980 .functor AND 1, L_000001f1ed1e37f0, L_000001f1ed1e3610, C4<1>, C4<1>;
L_000001f1ed1e0440 .functor AND 1, L_000001f1ed1e08a0, L_000001f1ed1e3070, C4<1>, C4<1>;
L_000001f1ed1e08a0 .functor XOR 1, L_000001f1ed1e37f0, L_000001f1ed1e3610, C4<0>, C4<0>;
L_000001f1ed1e0d00 .functor XOR 1, L_000001f1ed1e08a0, L_000001f1ed1e3070, C4<0>, C4<0>;
L_000001f1ed1e1da0 .functor OR 1, L_000001f1ed1e0980, L_000001f1ed1e0440, C4<0>, C4<0>;
v000001f1ed172300_0 .net "a", 0 0, L_000001f1ed1e37f0;  1 drivers
v000001f1ed1723a0_0 .net "and_ab", 0 0, L_000001f1ed1e0980;  1 drivers
v000001f1ed1724e0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e0440;  1 drivers
v000001f1ed1747e0_0 .net "b", 0 0, L_000001f1ed1e3610;  1 drivers
v000001f1ed173ca0_0 .net "cin", 0 0, L_000001f1ed1e3070;  1 drivers
v000001f1ed175000_0 .net "cout", 0 0, L_000001f1ed1e1da0;  1 drivers
v000001f1ed173fc0_0 .net "sum", 0 0, L_000001f1ed1e0d00;  1 drivers
v000001f1ed173b60_0 .net "xor_ab", 0 0, L_000001f1ed1e08a0;  1 drivers
S_000001f1ed177c80 .scope module, "f26" "full_adder_1bit_sum" 4 61, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e1ef0 .functor AND 1, L_000001f1ed1e2710, L_000001f1ed1e3250, C4<1>, C4<1>;
L_000001f1ed1e0830 .functor AND 1, L_000001f1ed1e1780, L_000001f1ed1e4a10, C4<1>, C4<1>;
L_000001f1ed1e1780 .functor XOR 1, L_000001f1ed1e2710, L_000001f1ed1e3250, C4<0>, C4<0>;
L_000001f1ed1e0e50 .functor XOR 1, L_000001f1ed1e1780, L_000001f1ed1e4a10, C4<0>, C4<0>;
L_000001f1ed1e1e80 .functor OR 1, L_000001f1ed1e1ef0, L_000001f1ed1e0830, C4<0>, C4<0>;
v000001f1ed174f60_0 .net "a", 0 0, L_000001f1ed1e2710;  1 drivers
v000001f1ed173c00_0 .net "and_ab", 0 0, L_000001f1ed1e1ef0;  1 drivers
v000001f1ed174b00_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e0830;  1 drivers
v000001f1ed1744c0_0 .net "b", 0 0, L_000001f1ed1e3250;  1 drivers
v000001f1ed174c40_0 .net "cin", 0 0, L_000001f1ed1e4a10;  1 drivers
v000001f1ed173980_0 .net "cout", 0 0, L_000001f1ed1e1e80;  1 drivers
v000001f1ed174ba0_0 .net "sum", 0 0, L_000001f1ed1e0e50;  1 drivers
v000001f1ed174560_0 .net "xor_ab", 0 0, L_000001f1ed1e1780;  1 drivers
S_000001f1ed177af0 .scope module, "f27" "full_adder_1bit_sum" 4 63, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e1860 .functor AND 1, L_000001f1ed1e3d90, L_000001f1ed1e36b0, C4<1>, C4<1>;
L_000001f1ed1e19b0 .functor AND 1, L_000001f1ed1e0520, L_000001f1ed1e2990, C4<1>, C4<1>;
L_000001f1ed1e0520 .functor XOR 1, L_000001f1ed1e3d90, L_000001f1ed1e36b0, C4<0>, C4<0>;
L_000001f1ed1e1550 .functor XOR 1, L_000001f1ed1e0520, L_000001f1ed1e2990, C4<0>, C4<0>;
L_000001f1ed1e11d0 .functor OR 1, L_000001f1ed1e1860, L_000001f1ed1e19b0, C4<0>, C4<0>;
v000001f1ed174d80_0 .net "a", 0 0, L_000001f1ed1e3d90;  1 drivers
v000001f1ed173d40_0 .net "and_ab", 0 0, L_000001f1ed1e1860;  1 drivers
v000001f1ed174880_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e19b0;  1 drivers
v000001f1ed174920_0 .net "b", 0 0, L_000001f1ed1e36b0;  1 drivers
v000001f1ed174e20_0 .net "cin", 0 0, L_000001f1ed1e2990;  1 drivers
v000001f1ed173de0_0 .net "cout", 0 0, L_000001f1ed1e11d0;  1 drivers
v000001f1ed173e80_0 .net "sum", 0 0, L_000001f1ed1e1550;  1 drivers
v000001f1ed173f20_0 .net "xor_ab", 0 0, L_000001f1ed1e0520;  1 drivers
S_000001f1ed177fa0 .scope module, "f28" "full_adder_1bit_sum" 4 65, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e1f60 .functor AND 1, L_000001f1ed1e3750, L_000001f1ed1e3890, C4<1>, C4<1>;
L_000001f1ed1e0d70 .functor AND 1, L_000001f1ed1e0590, L_000001f1ed1e3bb0, C4<1>, C4<1>;
L_000001f1ed1e0590 .functor XOR 1, L_000001f1ed1e3750, L_000001f1ed1e3890, C4<0>, C4<0>;
L_000001f1ed1e0de0 .functor XOR 1, L_000001f1ed1e0590, L_000001f1ed1e3bb0, C4<0>, C4<0>;
L_000001f1ed1e18d0 .functor OR 1, L_000001f1ed1e1f60, L_000001f1ed1e0d70, C4<0>, C4<0>;
v000001f1ed174740_0 .net "a", 0 0, L_000001f1ed1e3750;  1 drivers
v000001f1ed173a20_0 .net "and_ab", 0 0, L_000001f1ed1e1f60;  1 drivers
v000001f1ed174ec0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e0d70;  1 drivers
v000001f1ed174ce0_0 .net "b", 0 0, L_000001f1ed1e3890;  1 drivers
v000001f1ed174060_0 .net "cin", 0 0, L_000001f1ed1e3bb0;  1 drivers
v000001f1ed173ac0_0 .net "cout", 0 0, L_000001f1ed1e18d0;  1 drivers
v000001f1ed174100_0 .net "sum", 0 0, L_000001f1ed1e0de0;  1 drivers
v000001f1ed1741a0_0 .net "xor_ab", 0 0, L_000001f1ed1e0590;  1 drivers
S_000001f1ed178130 .scope module, "f29" "full_adder_1bit_sum" 4 67, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e0ec0 .functor AND 1, L_000001f1ed1e32f0, L_000001f1ed1e41f0, C4<1>, C4<1>;
L_000001f1ed1e0600 .functor AND 1, L_000001f1ed1e10f0, L_000001f1ed1e4ab0, C4<1>, C4<1>;
L_000001f1ed1e10f0 .functor XOR 1, L_000001f1ed1e32f0, L_000001f1ed1e41f0, C4<0>, C4<0>;
L_000001f1ed1e1470 .functor XOR 1, L_000001f1ed1e10f0, L_000001f1ed1e4ab0, C4<0>, C4<0>;
L_000001f1ed1e1320 .functor OR 1, L_000001f1ed1e0ec0, L_000001f1ed1e0600, C4<0>, C4<0>;
v000001f1ed174600_0 .net "a", 0 0, L_000001f1ed1e32f0;  1 drivers
v000001f1ed1749c0_0 .net "and_ab", 0 0, L_000001f1ed1e0ec0;  1 drivers
v000001f1ed1746a0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e0600;  1 drivers
v000001f1ed174240_0 .net "b", 0 0, L_000001f1ed1e41f0;  1 drivers
v000001f1ed1742e0_0 .net "cin", 0 0, L_000001f1ed1e4ab0;  1 drivers
v000001f1ed174380_0 .net "cout", 0 0, L_000001f1ed1e1320;  1 drivers
v000001f1ed174420_0 .net "sum", 0 0, L_000001f1ed1e1470;  1 drivers
v000001f1ed174a60_0 .net "xor_ab", 0 0, L_000001f1ed1e10f0;  1 drivers
S_000001f1ed177320 .scope module, "f3" "full_adder_1bit_sum" 4 15, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed117390 .functor AND 1, L_000001f1ed191a50, L_000001f1ed1910f0, C4<1>, C4<1>;
L_000001f1ed117400 .functor AND 1, L_000001f1ed116980, L_000001f1ed1908d0, C4<1>, C4<1>;
L_000001f1ed116980 .functor XOR 1, L_000001f1ed191a50, L_000001f1ed1910f0, C4<0>, C4<0>;
L_000001f1ed117080 .functor XOR 1, L_000001f1ed116980, L_000001f1ed1908d0, C4<0>, C4<0>;
L_000001f1ed116f30 .functor OR 1, L_000001f1ed117390, L_000001f1ed117400, C4<0>, C4<0>;
v000001f1ed178fc0_0 .net "a", 0 0, L_000001f1ed191a50;  1 drivers
v000001f1ed179880_0 .net "and_ab", 0 0, L_000001f1ed117390;  1 drivers
v000001f1ed178c00_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed117400;  1 drivers
v000001f1ed1785c0_0 .net "b", 0 0, L_000001f1ed1910f0;  1 drivers
v000001f1ed178ac0_0 .net "cin", 0 0, L_000001f1ed1908d0;  1 drivers
v000001f1ed17a500_0 .net "cout", 0 0, L_000001f1ed116f30;  1 drivers
v000001f1ed178980_0 .net "sum", 0 0, L_000001f1ed117080;  1 drivers
v000001f1ed179420_0 .net "xor_ab", 0 0, L_000001f1ed116980;  1 drivers
S_000001f1ed17cca0 .scope module, "f30" "full_adder_1bit_sum" 4 69, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e1390 .functor AND 1, L_000001f1ed1e46f0, L_000001f1ed1e2d50, C4<1>, C4<1>;
L_000001f1ed1e1a20 .functor AND 1, L_000001f1ed1e0f30, L_000001f1ed1e39d0, C4<1>, C4<1>;
L_000001f1ed1e0f30 .functor XOR 1, L_000001f1ed1e46f0, L_000001f1ed1e2d50, C4<0>, C4<0>;
L_000001f1ed1e1a90 .functor XOR 1, L_000001f1ed1e0f30, L_000001f1ed1e39d0, C4<0>, C4<0>;
L_000001f1ed1e1400 .functor OR 1, L_000001f1ed1e1390, L_000001f1ed1e1a20, C4<0>, C4<0>;
v000001f1ed1788e0_0 .net "a", 0 0, L_000001f1ed1e46f0;  1 drivers
v000001f1ed17aa00_0 .net "and_ab", 0 0, L_000001f1ed1e1390;  1 drivers
v000001f1ed179ec0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e1a20;  1 drivers
v000001f1ed1783e0_0 .net "b", 0 0, L_000001f1ed1e2d50;  1 drivers
v000001f1ed179ce0_0 .net "cin", 0 0, L_000001f1ed1e39d0;  1 drivers
v000001f1ed179f60_0 .net "cout", 0 0, L_000001f1ed1e1400;  1 drivers
v000001f1ed179920_0 .net "sum", 0 0, L_000001f1ed1e1a90;  1 drivers
v000001f1ed178700_0 .net "xor_ab", 0 0, L_000001f1ed1e0f30;  1 drivers
S_000001f1ed17d920 .scope module, "f31" "full_adder_1bit_sum" 4 71, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1e1b00 .functor AND 1, L_000001f1ed1e3a70, L_000001f1ed1e2850, C4<1>, C4<1>;
L_000001f1ed1e1160 .functor AND 1, L_000001f1ed1e0fa0, L_000001f1ed1e4650, C4<1>, C4<1>;
L_000001f1ed1e0fa0 .functor XOR 1, L_000001f1ed1e3a70, L_000001f1ed1e2850, C4<0>, C4<0>;
L_000001f1ed1e15c0 .functor XOR 1, L_000001f1ed1e0fa0, L_000001f1ed1e4650, C4<0>, C4<0>;
L_000001f1ed1e03d0 .functor OR 1, L_000001f1ed1e1b00, L_000001f1ed1e1160, C4<0>, C4<0>;
v000001f1ed179740_0 .net "a", 0 0, L_000001f1ed1e3a70;  1 drivers
v000001f1ed178520_0 .net "and_ab", 0 0, L_000001f1ed1e1b00;  1 drivers
v000001f1ed179b00_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1e1160;  1 drivers
v000001f1ed179100_0 .net "b", 0 0, L_000001f1ed1e2850;  1 drivers
v000001f1ed179ba0_0 .net "cin", 0 0, L_000001f1ed1e4650;  1 drivers
v000001f1ed179c40_0 .net "cout", 0 0, L_000001f1ed1e03d0;  1 drivers
v000001f1ed1797e0_0 .net "sum", 0 0, L_000001f1ed1e15c0;  1 drivers
v000001f1ed17a140_0 .net "xor_ab", 0 0, L_000001f1ed1e0fa0;  1 drivers
S_000001f1ed17d150 .scope module, "f4" "full_adder_1bit_sum" 4 17, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1174e0 .functor AND 1, L_000001f1ed190e70, L_000001f1ed190010, C4<1>, C4<1>;
L_000001f1ed116fa0 .functor AND 1, L_000001f1ed117470, L_000001f1ed190470, C4<1>, C4<1>;
L_000001f1ed117470 .functor XOR 1, L_000001f1ed190e70, L_000001f1ed190010, C4<0>, C4<0>;
L_000001f1ed117fd0 .functor XOR 1, L_000001f1ed117470, L_000001f1ed190470, C4<0>, C4<0>;
L_000001f1ed117ef0 .functor OR 1, L_000001f1ed1174e0, L_000001f1ed116fa0, C4<0>, C4<0>;
v000001f1ed17aaa0_0 .net "a", 0 0, L_000001f1ed190e70;  1 drivers
v000001f1ed179380_0 .net "and_ab", 0 0, L_000001f1ed1174e0;  1 drivers
v000001f1ed1794c0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed116fa0;  1 drivers
v000001f1ed1799c0_0 .net "b", 0 0, L_000001f1ed190010;  1 drivers
v000001f1ed179e20_0 .net "cin", 0 0, L_000001f1ed190470;  1 drivers
v000001f1ed179560_0 .net "cout", 0 0, L_000001f1ed117ef0;  1 drivers
v000001f1ed178de0_0 .net "sum", 0 0, L_000001f1ed117fd0;  1 drivers
v000001f1ed178480_0 .net "xor_ab", 0 0, L_000001f1ed117470;  1 drivers
S_000001f1ed17c4d0 .scope module, "f5" "full_adder_1bit_sum" 4 19, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed118040 .functor AND 1, L_000001f1ed191690, L_000001f1ed18fd90, C4<1>, C4<1>;
L_000001f1ed117e10 .functor AND 1, L_000001f1ed118120, L_000001f1ed18f7f0, C4<1>, C4<1>;
L_000001f1ed118120 .functor XOR 1, L_000001f1ed191690, L_000001f1ed18fd90, C4<0>, C4<0>;
L_000001f1ed1180b0 .functor XOR 1, L_000001f1ed118120, L_000001f1ed18f7f0, C4<0>, C4<0>;
L_000001f1ed117e80 .functor OR 1, L_000001f1ed118040, L_000001f1ed117e10, C4<0>, C4<0>;
v000001f1ed178a20_0 .net "a", 0 0, L_000001f1ed191690;  1 drivers
v000001f1ed178ca0_0 .net "and_ab", 0 0, L_000001f1ed118040;  1 drivers
v000001f1ed1787a0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed117e10;  1 drivers
v000001f1ed179600_0 .net "b", 0 0, L_000001f1ed18fd90;  1 drivers
v000001f1ed179060_0 .net "cin", 0 0, L_000001f1ed18f7f0;  1 drivers
v000001f1ed178660_0 .net "cout", 0 0, L_000001f1ed117e80;  1 drivers
v000001f1ed178d40_0 .net "sum", 0 0, L_000001f1ed1180b0;  1 drivers
v000001f1ed178340_0 .net "xor_ab", 0 0, L_000001f1ed118120;  1 drivers
S_000001f1ed17d600 .scope module, "f6" "full_adder_1bit_sum" 4 21, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed117f60 .functor AND 1, L_000001f1ed191730, L_000001f1ed18f390, C4<1>, C4<1>;
L_000001f1ed1df8c0 .functor AND 1, L_000001f1ed1df2a0, L_000001f1ed18f570, C4<1>, C4<1>;
L_000001f1ed1df2a0 .functor XOR 1, L_000001f1ed191730, L_000001f1ed18f390, C4<0>, C4<0>;
L_000001f1ed1dfa80 .functor XOR 1, L_000001f1ed1df2a0, L_000001f1ed18f570, C4<0>, C4<0>;
L_000001f1ed1df460 .functor OR 1, L_000001f1ed117f60, L_000001f1ed1df8c0, C4<0>, C4<0>;
v000001f1ed17a5a0_0 .net "a", 0 0, L_000001f1ed191730;  1 drivers
v000001f1ed178840_0 .net "and_ab", 0 0, L_000001f1ed117f60;  1 drivers
v000001f1ed1792e0_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1df8c0;  1 drivers
v000001f1ed1791a0_0 .net "b", 0 0, L_000001f1ed18f390;  1 drivers
v000001f1ed17a000_0 .net "cin", 0 0, L_000001f1ed18f570;  1 drivers
v000001f1ed1796a0_0 .net "cout", 0 0, L_000001f1ed1df460;  1 drivers
v000001f1ed178e80_0 .net "sum", 0 0, L_000001f1ed1dfa80;  1 drivers
v000001f1ed178b60_0 .net "xor_ab", 0 0, L_000001f1ed1df2a0;  1 drivers
S_000001f1ed17d470 .scope module, "f7" "full_adder_1bit_sum" 4 23, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1df930 .functor AND 1, L_000001f1ed18fcf0, L_000001f1ed1906f0, C4<1>, C4<1>;
L_000001f1ed1dfd90 .functor AND 1, L_000001f1ed1df000, L_000001f1ed18f430, C4<1>, C4<1>;
L_000001f1ed1df000 .functor XOR 1, L_000001f1ed18fcf0, L_000001f1ed1906f0, C4<0>, C4<0>;
L_000001f1ed1de4a0 .functor XOR 1, L_000001f1ed1df000, L_000001f1ed18f430, C4<0>, C4<0>;
L_000001f1ed1dfe00 .functor OR 1, L_000001f1ed1df930, L_000001f1ed1dfd90, C4<0>, C4<0>;
v000001f1ed179a60_0 .net "a", 0 0, L_000001f1ed18fcf0;  1 drivers
v000001f1ed17a1e0_0 .net "and_ab", 0 0, L_000001f1ed1df930;  1 drivers
v000001f1ed178f20_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1dfd90;  1 drivers
v000001f1ed179d80_0 .net "b", 0 0, L_000001f1ed1906f0;  1 drivers
v000001f1ed17a0a0_0 .net "cin", 0 0, L_000001f1ed18f430;  1 drivers
v000001f1ed17a280_0 .net "cout", 0 0, L_000001f1ed1dfe00;  1 drivers
v000001f1ed17a320_0 .net "sum", 0 0, L_000001f1ed1de4a0;  1 drivers
v000001f1ed17a3c0_0 .net "xor_ab", 0 0, L_000001f1ed1df000;  1 drivers
S_000001f1ed17d790 .scope module, "f8" "full_adder_1bit_sum" 4 25, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1df310 .functor AND 1, L_000001f1ed18f610, L_000001f1ed191370, C4<1>, C4<1>;
L_000001f1ed1df9a0 .functor AND 1, L_000001f1ed1dfa10, L_000001f1ed18fe30, C4<1>, C4<1>;
L_000001f1ed1dfa10 .functor XOR 1, L_000001f1ed18f610, L_000001f1ed191370, C4<0>, C4<0>;
L_000001f1ed1dfb60 .functor XOR 1, L_000001f1ed1dfa10, L_000001f1ed18fe30, C4<0>, C4<0>;
L_000001f1ed1df380 .functor OR 1, L_000001f1ed1df310, L_000001f1ed1df9a0, C4<0>, C4<0>;
v000001f1ed179240_0 .net "a", 0 0, L_000001f1ed18f610;  1 drivers
v000001f1ed17a460_0 .net "and_ab", 0 0, L_000001f1ed1df310;  1 drivers
v000001f1ed17a640_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1df9a0;  1 drivers
v000001f1ed17a6e0_0 .net "b", 0 0, L_000001f1ed191370;  1 drivers
v000001f1ed17a780_0 .net "cin", 0 0, L_000001f1ed18fe30;  1 drivers
v000001f1ed17a820_0 .net "cout", 0 0, L_000001f1ed1df380;  1 drivers
v000001f1ed17a8c0_0 .net "sum", 0 0, L_000001f1ed1dfb60;  1 drivers
v000001f1ed17a960_0 .net "xor_ab", 0 0, L_000001f1ed1dfa10;  1 drivers
S_000001f1ed17d2e0 .scope module, "f9" "full_adder_1bit_sum" 4 27, 5 1 0, S_000001f1ecfde520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f1ed1dea50 .functor AND 1, L_000001f1ed190d30, L_000001f1ed190330, C4<1>, C4<1>;
L_000001f1ed1de9e0 .functor AND 1, L_000001f1ed1df070, L_000001f1ed18fed0, C4<1>, C4<1>;
L_000001f1ed1df070 .functor XOR 1, L_000001f1ed190d30, L_000001f1ed190330, C4<0>, C4<0>;
L_000001f1ed1de7b0 .functor XOR 1, L_000001f1ed1df070, L_000001f1ed18fed0, C4<0>, C4<0>;
L_000001f1ed1df540 .functor OR 1, L_000001f1ed1dea50, L_000001f1ed1de9e0, C4<0>, C4<0>;
v000001f1ed17b900_0 .net "a", 0 0, L_000001f1ed190d30;  1 drivers
v000001f1ed17b9a0_0 .net "and_ab", 0 0, L_000001f1ed1dea50;  1 drivers
v000001f1ed17bd60_0 .net "and_xor_ab_cin", 0 0, L_000001f1ed1de9e0;  1 drivers
v000001f1ed17adc0_0 .net "b", 0 0, L_000001f1ed190330;  1 drivers
v000001f1ed17bae0_0 .net "cin", 0 0, L_000001f1ed18fed0;  1 drivers
v000001f1ed17b360_0 .net "cout", 0 0, L_000001f1ed1df540;  1 drivers
v000001f1ed17c120_0 .net "sum", 0 0, L_000001f1ed1de7b0;  1 drivers
v000001f1ed17b860_0 .net "xor_ab", 0 0, L_000001f1ed1df070;  1 drivers
S_000001f1ed17c660 .scope module, "subtrator" "full_adder_32bit_sub" 3 21, 6 1 0, S_000001f1ed041f70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "s";
v000001f1ed18d810_0 .net "a", 31 0, v000001f1ed190790_0;  alias, 1 drivers
v000001f1ed18d8b0_0 .net "b", 31 0, v000001f1ed191190_0;  alias, 1 drivers
v000001f1ed18d950_0 .net "cout", 30 0, L_000001f1ed1e7fd0;  1 drivers
v000001f1ed18db30_0 .net "s", 32 0, L_000001f1ed1e96f0;  alias, 1 drivers
L_000001f1ed1e4790 .part v000001f1ed190790_0, 0, 1;
L_000001f1ed1e3570 .part v000001f1ed191190_0, 0, 1;
L_000001f1ed1e3390 .part v000001f1ed190790_0, 1, 1;
L_000001f1ed1e4b50 .part v000001f1ed191190_0, 1, 1;
L_000001f1ed1e4830 .part L_000001f1ed1e7fd0, 0, 1;
L_000001f1ed1e3b10 .part v000001f1ed190790_0, 2, 1;
L_000001f1ed1e48d0 .part v000001f1ed191190_0, 2, 1;
L_000001f1ed1e4150 .part L_000001f1ed1e7fd0, 1, 1;
L_000001f1ed1e3e30 .part v000001f1ed190790_0, 3, 1;
L_000001f1ed1e2c10 .part v000001f1ed191190_0, 3, 1;
L_000001f1ed1e4290 .part L_000001f1ed1e7fd0, 2, 1;
L_000001f1ed1e2fd0 .part v000001f1ed190790_0, 4, 1;
L_000001f1ed1e2e90 .part v000001f1ed191190_0, 4, 1;
L_000001f1ed1e23f0 .part L_000001f1ed1e7fd0, 3, 1;
L_000001f1ed1e2a30 .part v000001f1ed190790_0, 5, 1;
L_000001f1ed1e27b0 .part v000001f1ed191190_0, 5, 1;
L_000001f1ed1e3430 .part L_000001f1ed1e7fd0, 4, 1;
L_000001f1ed1e2df0 .part v000001f1ed190790_0, 6, 1;
L_000001f1ed1e28f0 .part v000001f1ed191190_0, 6, 1;
L_000001f1ed1e4970 .part L_000001f1ed1e7fd0, 5, 1;
L_000001f1ed1e4330 .part v000001f1ed190790_0, 7, 1;
L_000001f1ed1e2490 .part v000001f1ed191190_0, 7, 1;
L_000001f1ed1e2530 .part L_000001f1ed1e7fd0, 6, 1;
L_000001f1ed1e43d0 .part v000001f1ed190790_0, 8, 1;
L_000001f1ed1e2ad0 .part v000001f1ed191190_0, 8, 1;
L_000001f1ed1e2b70 .part L_000001f1ed1e7fd0, 7, 1;
L_000001f1ed1e2f30 .part v000001f1ed190790_0, 9, 1;
L_000001f1ed1e4470 .part v000001f1ed191190_0, 9, 1;
L_000001f1ed1e54b0 .part L_000001f1ed1e7fd0, 8, 1;
L_000001f1ed1e6f90 .part v000001f1ed190790_0, 10, 1;
L_000001f1ed1e4e70 .part v000001f1ed191190_0, 10, 1;
L_000001f1ed1e52d0 .part L_000001f1ed1e7fd0, 9, 1;
L_000001f1ed1e66d0 .part v000001f1ed190790_0, 11, 1;
L_000001f1ed1e5730 .part v000001f1ed191190_0, 11, 1;
L_000001f1ed1e5b90 .part L_000001f1ed1e7fd0, 10, 1;
L_000001f1ed1e5af0 .part v000001f1ed190790_0, 12, 1;
L_000001f1ed1e5410 .part v000001f1ed191190_0, 12, 1;
L_000001f1ed1e6630 .part L_000001f1ed1e7fd0, 11, 1;
L_000001f1ed1e68b0 .part v000001f1ed190790_0, 13, 1;
L_000001f1ed1e7350 .part v000001f1ed191190_0, 13, 1;
L_000001f1ed1e61d0 .part L_000001f1ed1e7fd0, 12, 1;
L_000001f1ed1e5cd0 .part v000001f1ed190790_0, 14, 1;
L_000001f1ed1e5050 .part v000001f1ed191190_0, 14, 1;
L_000001f1ed1e72b0 .part L_000001f1ed1e7fd0, 13, 1;
L_000001f1ed1e6810 .part v000001f1ed190790_0, 15, 1;
L_000001f1ed1e5e10 .part v000001f1ed191190_0, 15, 1;
L_000001f1ed1e5910 .part L_000001f1ed1e7fd0, 14, 1;
L_000001f1ed1e7170 .part v000001f1ed190790_0, 16, 1;
L_000001f1ed1e63b0 .part v000001f1ed191190_0, 16, 1;
L_000001f1ed1e59b0 .part L_000001f1ed1e7fd0, 15, 1;
L_000001f1ed1e5eb0 .part v000001f1ed190790_0, 17, 1;
L_000001f1ed1e5f50 .part v000001f1ed191190_0, 17, 1;
L_000001f1ed1e57d0 .part L_000001f1ed1e7fd0, 16, 1;
L_000001f1ed1e5550 .part v000001f1ed190790_0, 18, 1;
L_000001f1ed1e6270 .part v000001f1ed191190_0, 18, 1;
L_000001f1ed1e6ef0 .part L_000001f1ed1e7fd0, 17, 1;
L_000001f1ed1e6770 .part v000001f1ed190790_0, 19, 1;
L_000001f1ed1e6a90 .part v000001f1ed191190_0, 19, 1;
L_000001f1ed1e55f0 .part L_000001f1ed1e7fd0, 18, 1;
L_000001f1ed1e6130 .part v000001f1ed190790_0, 20, 1;
L_000001f1ed1e6950 .part v000001f1ed191190_0, 20, 1;
L_000001f1ed1e5690 .part L_000001f1ed1e7fd0, 19, 1;
L_000001f1ed1e5870 .part v000001f1ed190790_0, 21, 1;
L_000001f1ed1e6090 .part v000001f1ed191190_0, 21, 1;
L_000001f1ed1e6310 .part L_000001f1ed1e7fd0, 20, 1;
L_000001f1ed1e5a50 .part v000001f1ed190790_0, 22, 1;
L_000001f1ed1e64f0 .part v000001f1ed191190_0, 22, 1;
L_000001f1ed1e69f0 .part L_000001f1ed1e7fd0, 21, 1;
L_000001f1ed1e5c30 .part v000001f1ed190790_0, 23, 1;
L_000001f1ed1e6db0 .part v000001f1ed191190_0, 23, 1;
L_000001f1ed1e6b30 .part L_000001f1ed1e7fd0, 22, 1;
L_000001f1ed1e5d70 .part v000001f1ed190790_0, 24, 1;
L_000001f1ed1e6bd0 .part v000001f1ed191190_0, 24, 1;
L_000001f1ed1e5ff0 .part L_000001f1ed1e7fd0, 23, 1;
L_000001f1ed1e6450 .part v000001f1ed190790_0, 25, 1;
L_000001f1ed1e6c70 .part v000001f1ed191190_0, 25, 1;
L_000001f1ed1e6590 .part L_000001f1ed1e7fd0, 24, 1;
L_000001f1ed1e6d10 .part v000001f1ed190790_0, 26, 1;
L_000001f1ed1e6e50 .part v000001f1ed191190_0, 26, 1;
L_000001f1ed1e7030 .part L_000001f1ed1e7fd0, 25, 1;
L_000001f1ed1e70d0 .part v000001f1ed190790_0, 27, 1;
L_000001f1ed1e4dd0 .part v000001f1ed191190_0, 27, 1;
L_000001f1ed1e7210 .part L_000001f1ed1e7fd0, 26, 1;
L_000001f1ed1e4bf0 .part v000001f1ed190790_0, 28, 1;
L_000001f1ed1e4c90 .part v000001f1ed191190_0, 28, 1;
L_000001f1ed1e4d30 .part L_000001f1ed1e7fd0, 27, 1;
L_000001f1ed1e4f10 .part v000001f1ed190790_0, 29, 1;
L_000001f1ed1e4fb0 .part v000001f1ed191190_0, 29, 1;
L_000001f1ed1e50f0 .part L_000001f1ed1e7fd0, 28, 1;
L_000001f1ed1e5190 .part v000001f1ed190790_0, 30, 1;
L_000001f1ed1e5230 .part v000001f1ed191190_0, 30, 1;
L_000001f1ed1e5370 .part L_000001f1ed1e7fd0, 29, 1;
LS_000001f1ed1e7fd0_0_0 .concat8 [ 1 1 1 1], L_000001f1ed1e22e0, L_000001f1ed1ee8d0, L_000001f1ed1ef970, L_000001f1ed1ef580;
LS_000001f1ed1e7fd0_0_4 .concat8 [ 1 1 1 1], L_000001f1ed1ef660, L_000001f1ed1eea20, L_000001f1ed1ef890, L_000001f1ed1ef120;
LS_000001f1ed1e7fd0_0_8 .concat8 [ 1 1 1 1], L_000001f1ed1eed30, L_000001f1ed1f01c0, L_000001f1ed1f6b20, L_000001f1ed1f6110;
LS_000001f1ed1e7fd0_0_12 .concat8 [ 1 1 1 1], L_000001f1ed1f7370, L_000001f1ed1f6ea0, L_000001f1ed1f7300, L_000001f1ed1f7a70;
LS_000001f1ed1e7fd0_0_16 .concat8 [ 1 1 1 1], L_000001f1ed1f6500, L_000001f1ed1f6960, L_000001f1ed1f8170, L_000001f1ed1f7ca0;
LS_000001f1ed1e7fd0_0_20 .concat8 [ 1 1 1 1], L_000001f1ed1f7ed0, L_000001f1ed1f4cf0, L_000001f1ed1f4890, L_000001f1ed1f5380;
LS_000001f1ed1e7fd0_0_24 .concat8 [ 1 1 1 1], L_000001f1ed1f46d0, L_000001f1ed1f4970, L_000001f1ed1f4e40, L_000001f1ed1f4d60;
LS_000001f1ed1e7fd0_0_28 .concat8 [ 1 1 1 0], L_000001f1ed1f5e00, L_000001f1ed1ff6f0, L_000001f1ed1ffa00;
LS_000001f1ed1e7fd0_1_0 .concat8 [ 4 4 4 4], LS_000001f1ed1e7fd0_0_0, LS_000001f1ed1e7fd0_0_4, LS_000001f1ed1e7fd0_0_8, LS_000001f1ed1e7fd0_0_12;
LS_000001f1ed1e7fd0_1_4 .concat8 [ 4 4 4 3], LS_000001f1ed1e7fd0_0_16, LS_000001f1ed1e7fd0_0_20, LS_000001f1ed1e7fd0_0_24, LS_000001f1ed1e7fd0_0_28;
L_000001f1ed1e7fd0 .concat8 [ 16 15 0 0], LS_000001f1ed1e7fd0_1_0, LS_000001f1ed1e7fd0_1_4;
L_000001f1ed1e84d0 .part v000001f1ed190790_0, 31, 1;
L_000001f1ed1e7c10 .part v000001f1ed191190_0, 31, 1;
L_000001f1ed1e8750 .part L_000001f1ed1e7fd0, 30, 1;
LS_000001f1ed1e96f0_0_0 .concat8 [ 1 1 1 1], L_000001f1ed1e06e0, L_000001f1ed1e2040, L_000001f1ed1eea90, L_000001f1ed1ef9e0;
LS_000001f1ed1e96f0_0_4 .concat8 [ 1 1 1 1], L_000001f1ed1ef190, L_000001f1ed1ef820, L_000001f1ed1eefd0, L_000001f1ed1ef3c0;
LS_000001f1ed1e96f0_0_8 .concat8 [ 1 1 1 1], L_000001f1ed1ee780, L_000001f1ed1eec50, L_000001f1ed1f0310, L_000001f1ed1f7920;
LS_000001f1ed1e96f0_0_12 .concat8 [ 1 1 1 1], L_000001f1ed1f6570, L_000001f1ed1f7840, L_000001f1ed1f6c00, L_000001f1ed1f7ae0;
LS_000001f1ed1e96f0_0_16 .concat8 [ 1 1 1 1], L_000001f1ed1f6030, L_000001f1ed1f6490, L_000001f1ed1f6ce0, L_000001f1ed1f8100;
LS_000001f1ed1e96f0_0_20 .concat8 [ 1 1 1 1], L_000001f1ed1f7c30, L_000001f1ed1f5000, L_000001f1ed1f5310, L_000001f1ed1f5540;
LS_000001f1ed1e96f0_0_24 .concat8 [ 1 1 1 1], L_000001f1ed1f4430, L_000001f1ed1f52a0, L_000001f1ed1f5620, L_000001f1ed1f59a0;
LS_000001f1ed1e96f0_0_28 .concat8 [ 1 1 1 1], L_000001f1ed1f5d20, L_000001f1ed1ffd80, L_000001f1ed2001e0, L_000001f1ed1ff3e0;
LS_000001f1ed1e96f0_0_32 .concat8 [ 1 0 0 0], L_000001f1ed200250;
LS_000001f1ed1e96f0_1_0 .concat8 [ 4 4 4 4], LS_000001f1ed1e96f0_0_0, LS_000001f1ed1e96f0_0_4, LS_000001f1ed1e96f0_0_8, LS_000001f1ed1e96f0_0_12;
LS_000001f1ed1e96f0_1_4 .concat8 [ 4 4 4 4], LS_000001f1ed1e96f0_0_16, LS_000001f1ed1e96f0_0_20, LS_000001f1ed1e96f0_0_24, LS_000001f1ed1e96f0_0_28;
LS_000001f1ed1e96f0_1_8 .concat8 [ 1 0 0 0], LS_000001f1ed1e96f0_0_32;
L_000001f1ed1e96f0 .concat8 [ 16 16 1 0], LS_000001f1ed1e96f0_1_0, LS_000001f1ed1e96f0_1_4, LS_000001f1ed1e96f0_1_8;
S_000001f1ed17e0f0 .scope module, "f0" "full_adder_1bit_sub" 6 9, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1e1010 .functor NOT 1, L_000001f1ed1e3570, C4<0>, C4<0>, C4<0>;
L_000001f1ed1e0670 .functor XOR 1, L_000001f1ed1e4790, L_000001f1ed1e1010, C4<0>, C4<0>;
L_000001f1ed1943a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001f1ed1e06e0 .functor XOR 1, L_000001f1ed1e0670, L_000001f1ed1943a0, C4<0>, C4<0>;
L_000001f1ed1e1630 .functor NOT 1, L_000001f1ed1e4790, C4<0>, C4<0>, C4<0>;
L_000001f1ed1e16a0 .functor NOT 1, L_000001f1ed1e0670, C4<0>, C4<0>, C4<0>;
L_000001f1ed1e0750 .functor AND 1, L_000001f1ed1e16a0, L_000001f1ed1943a0, C4<1>, C4<1>;
L_000001f1ed1e0910 .functor AND 1, L_000001f1ed1e1630, L_000001f1ed1e1010, C4<1>, C4<1>;
L_000001f1ed1e22e0 .functor OR 1, L_000001f1ed1e0910, L_000001f1ed1e0750, C4<0>, C4<0>;
v000001f1ed17b220_0 .net "a", 0 0, L_000001f1ed1e4790;  1 drivers
v000001f1ed17b680_0 .net "and_Na_b", 0 0, L_000001f1ed1e0910;  1 drivers
v000001f1ed17bc20_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1e0750;  1 drivers
v000001f1ed17c1c0_0 .net "b", 0 0, L_000001f1ed1e3570;  1 drivers
v000001f1ed17abe0_0 .net "cin", 0 0, L_000001f1ed1943a0;  1 drivers
v000001f1ed17c080_0 .net "cout", 0 0, L_000001f1ed1e22e0;  1 drivers
v000001f1ed17ac80_0 .net "not_a", 0 0, L_000001f1ed1e1630;  1 drivers
v000001f1ed17ad20_0 .net "not_b", 0 0, L_000001f1ed1e1010;  1 drivers
v000001f1ed17ba40_0 .net "not_xor_ab", 0 0, L_000001f1ed1e16a0;  1 drivers
v000001f1ed17b5e0_0 .net "sum", 0 0, L_000001f1ed1e06e0;  1 drivers
v000001f1ed17be00_0 .net "xor_ab", 0 0, L_000001f1ed1e0670;  1 drivers
S_000001f1ed17dab0 .scope module, "f1" "full_adder_1bit_sub" 6 11, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1e1fd0 .functor NOT 1, L_000001f1ed1e4b50, C4<0>, C4<0>, C4<0>;
L_000001f1ed1e2270 .functor XOR 1, L_000001f1ed1e3390, L_000001f1ed1e1fd0, C4<0>, C4<0>;
L_000001f1ed1e2040 .functor XOR 1, L_000001f1ed1e2270, L_000001f1ed1e4830, C4<0>, C4<0>;
L_000001f1ed1e2190 .functor NOT 1, L_000001f1ed1e3390, C4<0>, C4<0>, C4<0>;
L_000001f1ed1e2120 .functor NOT 1, L_000001f1ed1e2270, C4<0>, C4<0>, C4<0>;
L_000001f1ed1e20b0 .functor AND 1, L_000001f1ed1e2120, L_000001f1ed1e4830, C4<1>, C4<1>;
L_000001f1ed1e2200 .functor AND 1, L_000001f1ed1e2190, L_000001f1ed1e1fd0, C4<1>, C4<1>;
L_000001f1ed1ee8d0 .functor OR 1, L_000001f1ed1e2200, L_000001f1ed1e20b0, C4<0>, C4<0>;
v000001f1ed17ae60_0 .net "a", 0 0, L_000001f1ed1e3390;  1 drivers
v000001f1ed17bea0_0 .net "and_Na_b", 0 0, L_000001f1ed1e2200;  1 drivers
v000001f1ed17af00_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1e20b0;  1 drivers
v000001f1ed17b720_0 .net "b", 0 0, L_000001f1ed1e4b50;  1 drivers
v000001f1ed17b4a0_0 .net "cin", 0 0, L_000001f1ed1e4830;  1 drivers
v000001f1ed17b0e0_0 .net "cout", 0 0, L_000001f1ed1ee8d0;  1 drivers
v000001f1ed17afa0_0 .net "not_a", 0 0, L_000001f1ed1e2190;  1 drivers
v000001f1ed17b540_0 .net "not_b", 0 0, L_000001f1ed1e1fd0;  1 drivers
v000001f1ed17b040_0 .net "not_xor_ab", 0 0, L_000001f1ed1e2120;  1 drivers
v000001f1ed17b2c0_0 .net "sum", 0 0, L_000001f1ed1e2040;  1 drivers
v000001f1ed17b400_0 .net "xor_ab", 0 0, L_000001f1ed1e2270;  1 drivers
S_000001f1ed17c980 .scope module, "f10" "full_adder_1bit_sub" 6 29, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f0150 .functor NOT 1, L_000001f1ed1e4e70, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f0070 .functor XOR 1, L_000001f1ed1e6f90, L_000001f1ed1f0150, C4<0>, C4<0>;
L_000001f1ed1f0310 .functor XOR 1, L_000001f1ed1f0070, L_000001f1ed1e52d0, C4<0>, C4<0>;
L_000001f1ed1f0230 .functor NOT 1, L_000001f1ed1e6f90, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f00e0 .functor NOT 1, L_000001f1ed1f0070, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f02a0 .functor AND 1, L_000001f1ed1f00e0, L_000001f1ed1e52d0, C4<1>, C4<1>;
L_000001f1ed1f0000 .functor AND 1, L_000001f1ed1f0230, L_000001f1ed1f0150, C4<1>, C4<1>;
L_000001f1ed1f6b20 .functor OR 1, L_000001f1ed1f0000, L_000001f1ed1f02a0, C4<0>, C4<0>;
v000001f1ed17bcc0_0 .net "a", 0 0, L_000001f1ed1e6f90;  1 drivers
v000001f1ed17b7c0_0 .net "and_Na_b", 0 0, L_000001f1ed1f0000;  1 drivers
v000001f1ed17bf40_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f02a0;  1 drivers
v000001f1ed181100_0 .net "b", 0 0, L_000001f1ed1e4e70;  1 drivers
v000001f1ed182320_0 .net "cin", 0 0, L_000001f1ed1e52d0;  1 drivers
v000001f1ed181920_0 .net "cout", 0 0, L_000001f1ed1f6b20;  1 drivers
v000001f1ed182f00_0 .net "not_a", 0 0, L_000001f1ed1f0230;  1 drivers
v000001f1ed180ca0_0 .net "not_b", 0 0, L_000001f1ed1f0150;  1 drivers
v000001f1ed181d80_0 .net "not_xor_ab", 0 0, L_000001f1ed1f00e0;  1 drivers
v000001f1ed1830e0_0 .net "sum", 0 0, L_000001f1ed1f0310;  1 drivers
v000001f1ed182c80_0 .net "xor_ab", 0 0, L_000001f1ed1f0070;  1 drivers
S_000001f1ed17c7f0 .scope module, "f11" "full_adder_1bit_sub" 6 31, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f77d0 .functor NOT 1, L_000001f1ed1e5730, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f78b0 .functor XOR 1, L_000001f1ed1e66d0, L_000001f1ed1f77d0, C4<0>, C4<0>;
L_000001f1ed1f7920 .functor XOR 1, L_000001f1ed1f78b0, L_000001f1ed1e5b90, C4<0>, C4<0>;
L_000001f1ed1f60a0 .functor NOT 1, L_000001f1ed1e66d0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f61f0 .functor NOT 1, L_000001f1ed1f78b0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6dc0 .functor AND 1, L_000001f1ed1f61f0, L_000001f1ed1e5b90, C4<1>, C4<1>;
L_000001f1ed1f75a0 .functor AND 1, L_000001f1ed1f60a0, L_000001f1ed1f77d0, C4<1>, C4<1>;
L_000001f1ed1f6110 .functor OR 1, L_000001f1ed1f75a0, L_000001f1ed1f6dc0, C4<0>, C4<0>;
v000001f1ed182a00_0 .net "a", 0 0, L_000001f1ed1e66d0;  1 drivers
v000001f1ed182dc0_0 .net "and_Na_b", 0 0, L_000001f1ed1f75a0;  1 drivers
v000001f1ed1814c0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f6dc0;  1 drivers
v000001f1ed1819c0_0 .net "b", 0 0, L_000001f1ed1e5730;  1 drivers
v000001f1ed182640_0 .net "cin", 0 0, L_000001f1ed1e5b90;  1 drivers
v000001f1ed181b00_0 .net "cout", 0 0, L_000001f1ed1f6110;  1 drivers
v000001f1ed182500_0 .net "not_a", 0 0, L_000001f1ed1f60a0;  1 drivers
v000001f1ed1820a0_0 .net "not_b", 0 0, L_000001f1ed1f77d0;  1 drivers
v000001f1ed1823c0_0 .net "not_xor_ab", 0 0, L_000001f1ed1f61f0;  1 drivers
v000001f1ed182140_0 .net "sum", 0 0, L_000001f1ed1f7920;  1 drivers
v000001f1ed182960_0 .net "xor_ab", 0 0, L_000001f1ed1f78b0;  1 drivers
S_000001f1ed17cfc0 .scope module, "f12" "full_adder_1bit_sub" 6 33, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f68f0 .functor NOT 1, L_000001f1ed1e5410, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f7140 .functor XOR 1, L_000001f1ed1e5af0, L_000001f1ed1f68f0, C4<0>, C4<0>;
L_000001f1ed1f6570 .functor XOR 1, L_000001f1ed1f7140, L_000001f1ed1e6630, C4<0>, C4<0>;
L_000001f1ed1f7060 .functor NOT 1, L_000001f1ed1e5af0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6340 .functor NOT 1, L_000001f1ed1f7140, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f7990 .functor AND 1, L_000001f1ed1f6340, L_000001f1ed1e6630, C4<1>, C4<1>;
L_000001f1ed1f66c0 .functor AND 1, L_000001f1ed1f7060, L_000001f1ed1f68f0, C4<1>, C4<1>;
L_000001f1ed1f7370 .functor OR 1, L_000001f1ed1f66c0, L_000001f1ed1f7990, C4<0>, C4<0>;
v000001f1ed182b40_0 .net "a", 0 0, L_000001f1ed1e5af0;  1 drivers
v000001f1ed182e60_0 .net "and_Na_b", 0 0, L_000001f1ed1f66c0;  1 drivers
v000001f1ed1811a0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f7990;  1 drivers
v000001f1ed181560_0 .net "b", 0 0, L_000001f1ed1e5410;  1 drivers
v000001f1ed183220_0 .net "cin", 0 0, L_000001f1ed1e6630;  1 drivers
v000001f1ed1826e0_0 .net "cout", 0 0, L_000001f1ed1f7370;  1 drivers
v000001f1ed182780_0 .net "not_a", 0 0, L_000001f1ed1f7060;  1 drivers
v000001f1ed182aa0_0 .net "not_b", 0 0, L_000001f1ed1f68f0;  1 drivers
v000001f1ed181a60_0 .net "not_xor_ab", 0 0, L_000001f1ed1f6340;  1 drivers
v000001f1ed182d20_0 .net "sum", 0 0, L_000001f1ed1f6570;  1 drivers
v000001f1ed180b60_0 .net "xor_ab", 0 0, L_000001f1ed1f7140;  1 drivers
S_000001f1ed17c340 .scope module, "f13" "full_adder_1bit_sub" 6 35, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f71b0 .functor NOT 1, L_000001f1ed1e7350, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6b90 .functor XOR 1, L_000001f1ed1e68b0, L_000001f1ed1f71b0, C4<0>, C4<0>;
L_000001f1ed1f7840 .functor XOR 1, L_000001f1ed1f6b90, L_000001f1ed1e61d0, C4<0>, C4<0>;
L_000001f1ed1f6180 .functor NOT 1, L_000001f1ed1e68b0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6260 .functor NOT 1, L_000001f1ed1f6b90, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f74c0 .functor AND 1, L_000001f1ed1f6260, L_000001f1ed1e61d0, C4<1>, C4<1>;
L_000001f1ed1f7530 .functor AND 1, L_000001f1ed1f6180, L_000001f1ed1f71b0, C4<1>, C4<1>;
L_000001f1ed1f6ea0 .functor OR 1, L_000001f1ed1f7530, L_000001f1ed1f74c0, C4<0>, C4<0>;
v000001f1ed181ec0_0 .net "a", 0 0, L_000001f1ed1e68b0;  1 drivers
v000001f1ed182be0_0 .net "and_Na_b", 0 0, L_000001f1ed1f7530;  1 drivers
v000001f1ed1821e0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f74c0;  1 drivers
v000001f1ed180d40_0 .net "b", 0 0, L_000001f1ed1e7350;  1 drivers
v000001f1ed183180_0 .net "cin", 0 0, L_000001f1ed1e61d0;  1 drivers
v000001f1ed181880_0 .net "cout", 0 0, L_000001f1ed1f6ea0;  1 drivers
v000001f1ed182280_0 .net "not_a", 0 0, L_000001f1ed1f6180;  1 drivers
v000001f1ed1832c0_0 .net "not_b", 0 0, L_000001f1ed1f71b0;  1 drivers
v000001f1ed181f60_0 .net "not_xor_ab", 0 0, L_000001f1ed1f6260;  1 drivers
v000001f1ed182fa0_0 .net "sum", 0 0, L_000001f1ed1f7840;  1 drivers
v000001f1ed1825a0_0 .net "xor_ab", 0 0, L_000001f1ed1f6b90;  1 drivers
S_000001f1ed17dc40 .scope module, "f14" "full_adder_1bit_sub" 6 37, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f67a0 .functor NOT 1, L_000001f1ed1e5050, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f7680 .functor XOR 1, L_000001f1ed1e5cd0, L_000001f1ed1f67a0, C4<0>, C4<0>;
L_000001f1ed1f6c00 .functor XOR 1, L_000001f1ed1f7680, L_000001f1ed1e72b0, C4<0>, C4<0>;
L_000001f1ed1f7290 .functor NOT 1, L_000001f1ed1e5cd0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6650 .functor NOT 1, L_000001f1ed1f7680, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f70d0 .functor AND 1, L_000001f1ed1f6650, L_000001f1ed1e72b0, C4<1>, C4<1>;
L_000001f1ed1f7a00 .functor AND 1, L_000001f1ed1f7290, L_000001f1ed1f67a0, C4<1>, C4<1>;
L_000001f1ed1f7300 .functor OR 1, L_000001f1ed1f7a00, L_000001f1ed1f70d0, C4<0>, C4<0>;
v000001f1ed181ce0_0 .net "a", 0 0, L_000001f1ed1e5cd0;  1 drivers
v000001f1ed182460_0 .net "and_Na_b", 0 0, L_000001f1ed1f7a00;  1 drivers
v000001f1ed181380_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f70d0;  1 drivers
v000001f1ed1812e0_0 .net "b", 0 0, L_000001f1ed1e5050;  1 drivers
v000001f1ed180c00_0 .net "cin", 0 0, L_000001f1ed1e72b0;  1 drivers
v000001f1ed182820_0 .net "cout", 0 0, L_000001f1ed1f7300;  1 drivers
v000001f1ed183040_0 .net "not_a", 0 0, L_000001f1ed1f7290;  1 drivers
v000001f1ed181240_0 .net "not_b", 0 0, L_000001f1ed1f67a0;  1 drivers
v000001f1ed180e80_0 .net "not_xor_ab", 0 0, L_000001f1ed1f6650;  1 drivers
v000001f1ed1828c0_0 .net "sum", 0 0, L_000001f1ed1f6c00;  1 drivers
v000001f1ed181420_0 .net "xor_ab", 0 0, L_000001f1ed1f7680;  1 drivers
S_000001f1ed17cb10 .scope module, "f15" "full_adder_1bit_sub" 6 39, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f7610 .functor NOT 1, L_000001f1ed1e5e10, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f7760 .functor XOR 1, L_000001f1ed1e6810, L_000001f1ed1f7610, C4<0>, C4<0>;
L_000001f1ed1f7ae0 .functor XOR 1, L_000001f1ed1f7760, L_000001f1ed1e5910, C4<0>, C4<0>;
L_000001f1ed1f76f0 .functor NOT 1, L_000001f1ed1e6810, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f73e0 .functor NOT 1, L_000001f1ed1f7760, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6e30 .functor AND 1, L_000001f1ed1f73e0, L_000001f1ed1e5910, C4<1>, C4<1>;
L_000001f1ed1f7b50 .functor AND 1, L_000001f1ed1f76f0, L_000001f1ed1f7610, C4<1>, C4<1>;
L_000001f1ed1f7a70 .functor OR 1, L_000001f1ed1f7b50, L_000001f1ed1f6e30, C4<0>, C4<0>;
v000001f1ed1817e0_0 .net "a", 0 0, L_000001f1ed1e6810;  1 drivers
v000001f1ed181c40_0 .net "and_Na_b", 0 0, L_000001f1ed1f7b50;  1 drivers
v000001f1ed180de0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f6e30;  1 drivers
v000001f1ed180f20_0 .net "b", 0 0, L_000001f1ed1e5e10;  1 drivers
v000001f1ed180fc0_0 .net "cin", 0 0, L_000001f1ed1e5910;  1 drivers
v000001f1ed181e20_0 .net "cout", 0 0, L_000001f1ed1f7a70;  1 drivers
v000001f1ed181ba0_0 .net "not_a", 0 0, L_000001f1ed1f76f0;  1 drivers
v000001f1ed181060_0 .net "not_b", 0 0, L_000001f1ed1f7610;  1 drivers
v000001f1ed181600_0 .net "not_xor_ab", 0 0, L_000001f1ed1f73e0;  1 drivers
v000001f1ed1816a0_0 .net "sum", 0 0, L_000001f1ed1f7ae0;  1 drivers
v000001f1ed181740_0 .net "xor_ab", 0 0, L_000001f1ed1f7760;  1 drivers
S_000001f1ed17ce30 .scope module, "f16" "full_adder_1bit_sub" 6 41, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f7bc0 .functor NOT 1, L_000001f1ed1e63b0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f7450 .functor XOR 1, L_000001f1ed1e7170, L_000001f1ed1f7bc0, C4<0>, C4<0>;
L_000001f1ed1f6030 .functor XOR 1, L_000001f1ed1f7450, L_000001f1ed1e59b0, C4<0>, C4<0>;
L_000001f1ed1f6420 .functor NOT 1, L_000001f1ed1e7170, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f7220 .functor NOT 1, L_000001f1ed1f7450, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f62d0 .functor AND 1, L_000001f1ed1f7220, L_000001f1ed1e59b0, C4<1>, C4<1>;
L_000001f1ed1f6f10 .functor AND 1, L_000001f1ed1f6420, L_000001f1ed1f7bc0, C4<1>, C4<1>;
L_000001f1ed1f6500 .functor OR 1, L_000001f1ed1f6f10, L_000001f1ed1f62d0, C4<0>, C4<0>;
v000001f1ed182000_0 .net "a", 0 0, L_000001f1ed1e7170;  1 drivers
v000001f1ed183680_0 .net "and_Na_b", 0 0, L_000001f1ed1f6f10;  1 drivers
v000001f1ed183860_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f62d0;  1 drivers
v000001f1ed183720_0 .net "b", 0 0, L_000001f1ed1e63b0;  1 drivers
v000001f1ed183c20_0 .net "cin", 0 0, L_000001f1ed1e59b0;  1 drivers
v000001f1ed185ac0_0 .net "cout", 0 0, L_000001f1ed1f6500;  1 drivers
v000001f1ed1834a0_0 .net "not_a", 0 0, L_000001f1ed1f6420;  1 drivers
v000001f1ed1853e0_0 .net "not_b", 0 0, L_000001f1ed1f7bc0;  1 drivers
v000001f1ed1858e0_0 .net "not_xor_ab", 0 0, L_000001f1ed1f7220;  1 drivers
v000001f1ed184b20_0 .net "sum", 0 0, L_000001f1ed1f6030;  1 drivers
v000001f1ed185020_0 .net "xor_ab", 0 0, L_000001f1ed1f7450;  1 drivers
S_000001f1ed17ddd0 .scope module, "f17" "full_adder_1bit_sub" 6 43, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f63b0 .functor NOT 1, L_000001f1ed1e5f50, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6f80 .functor XOR 1, L_000001f1ed1e5eb0, L_000001f1ed1f63b0, C4<0>, C4<0>;
L_000001f1ed1f6490 .functor XOR 1, L_000001f1ed1f6f80, L_000001f1ed1e57d0, C4<0>, C4<0>;
L_000001f1ed1f6880 .functor NOT 1, L_000001f1ed1e5eb0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f65e0 .functor NOT 1, L_000001f1ed1f6f80, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6730 .functor AND 1, L_000001f1ed1f65e0, L_000001f1ed1e57d0, C4<1>, C4<1>;
L_000001f1ed1f6810 .functor AND 1, L_000001f1ed1f6880, L_000001f1ed1f63b0, C4<1>, C4<1>;
L_000001f1ed1f6960 .functor OR 1, L_000001f1ed1f6810, L_000001f1ed1f6730, C4<0>, C4<0>;
v000001f1ed185520_0 .net "a", 0 0, L_000001f1ed1e5eb0;  1 drivers
v000001f1ed184e40_0 .net "and_Na_b", 0 0, L_000001f1ed1f6810;  1 drivers
v000001f1ed1843a0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f6730;  1 drivers
v000001f1ed185a20_0 .net "b", 0 0, L_000001f1ed1e5f50;  1 drivers
v000001f1ed1844e0_0 .net "cin", 0 0, L_000001f1ed1e57d0;  1 drivers
v000001f1ed1855c0_0 .net "cout", 0 0, L_000001f1ed1f6960;  1 drivers
v000001f1ed183a40_0 .net "not_a", 0 0, L_000001f1ed1f6880;  1 drivers
v000001f1ed1837c0_0 .net "not_b", 0 0, L_000001f1ed1f63b0;  1 drivers
v000001f1ed184620_0 .net "not_xor_ab", 0 0, L_000001f1ed1f65e0;  1 drivers
v000001f1ed183900_0 .net "sum", 0 0, L_000001f1ed1f6490;  1 drivers
v000001f1ed184440_0 .net "xor_ab", 0 0, L_000001f1ed1f6f80;  1 drivers
S_000001f1ed17df60 .scope module, "f18" "full_adder_1bit_sub" 6 45, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f69d0 .functor NOT 1, L_000001f1ed1e6270, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6a40 .functor XOR 1, L_000001f1ed1e5550, L_000001f1ed1f69d0, C4<0>, C4<0>;
L_000001f1ed1f6ce0 .functor XOR 1, L_000001f1ed1f6a40, L_000001f1ed1e6ef0, C4<0>, C4<0>;
L_000001f1ed1f6ab0 .functor NOT 1, L_000001f1ed1e5550, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6ff0 .functor NOT 1, L_000001f1ed1f6a40, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f6c70 .functor AND 1, L_000001f1ed1f6ff0, L_000001f1ed1e6ef0, C4<1>, C4<1>;
L_000001f1ed1f6d50 .functor AND 1, L_000001f1ed1f6ab0, L_000001f1ed1f69d0, C4<1>, C4<1>;
L_000001f1ed1f8170 .functor OR 1, L_000001f1ed1f6d50, L_000001f1ed1f6c70, C4<0>, C4<0>;
v000001f1ed184bc0_0 .net "a", 0 0, L_000001f1ed1e5550;  1 drivers
v000001f1ed184c60_0 .net "and_Na_b", 0 0, L_000001f1ed1f6d50;  1 drivers
v000001f1ed185340_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f6c70;  1 drivers
v000001f1ed1839a0_0 .net "b", 0 0, L_000001f1ed1e6270;  1 drivers
v000001f1ed184ee0_0 .net "cin", 0 0, L_000001f1ed1e6ef0;  1 drivers
v000001f1ed184120_0 .net "cout", 0 0, L_000001f1ed1f8170;  1 drivers
v000001f1ed185980_0 .net "not_a", 0 0, L_000001f1ed1f6ab0;  1 drivers
v000001f1ed184a80_0 .net "not_b", 0 0, L_000001f1ed1f69d0;  1 drivers
v000001f1ed183ae0_0 .net "not_xor_ab", 0 0, L_000001f1ed1f6ff0;  1 drivers
v000001f1ed185660_0 .net "sum", 0 0, L_000001f1ed1f6ce0;  1 drivers
v000001f1ed185700_0 .net "xor_ab", 0 0, L_000001f1ed1f6a40;  1 drivers
S_000001f1ed189950 .scope module, "f19" "full_adder_1bit_sub" 6 47, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f7df0 .functor NOT 1, L_000001f1ed1e6a90, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f7d10 .functor XOR 1, L_000001f1ed1e6770, L_000001f1ed1f7df0, C4<0>, C4<0>;
L_000001f1ed1f8100 .functor XOR 1, L_000001f1ed1f7d10, L_000001f1ed1e55f0, C4<0>, C4<0>;
L_000001f1ed1f8330 .functor NOT 1, L_000001f1ed1e6770, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f81e0 .functor NOT 1, L_000001f1ed1f7d10, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f8250 .functor AND 1, L_000001f1ed1f81e0, L_000001f1ed1e55f0, C4<1>, C4<1>;
L_000001f1ed1f7fb0 .functor AND 1, L_000001f1ed1f8330, L_000001f1ed1f7df0, C4<1>, C4<1>;
L_000001f1ed1f7ca0 .functor OR 1, L_000001f1ed1f7fb0, L_000001f1ed1f8250, C4<0>, C4<0>;
v000001f1ed183b80_0 .net "a", 0 0, L_000001f1ed1e6770;  1 drivers
v000001f1ed183cc0_0 .net "and_Na_b", 0 0, L_000001f1ed1f7fb0;  1 drivers
v000001f1ed183d60_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f8250;  1 drivers
v000001f1ed1848a0_0 .net "b", 0 0, L_000001f1ed1e6a90;  1 drivers
v000001f1ed183360_0 .net "cin", 0 0, L_000001f1ed1e55f0;  1 drivers
v000001f1ed183e00_0 .net "cout", 0 0, L_000001f1ed1f7ca0;  1 drivers
v000001f1ed183ea0_0 .net "not_a", 0 0, L_000001f1ed1f8330;  1 drivers
v000001f1ed1850c0_0 .net "not_b", 0 0, L_000001f1ed1f7df0;  1 drivers
v000001f1ed184d00_0 .net "not_xor_ab", 0 0, L_000001f1ed1f81e0;  1 drivers
v000001f1ed183400_0 .net "sum", 0 0, L_000001f1ed1f8100;  1 drivers
v000001f1ed183540_0 .net "xor_ab", 0 0, L_000001f1ed1f7d10;  1 drivers
S_000001f1ed188820 .scope module, "f2" "full_adder_1bit_sub" 6 13, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1ef900 .functor NOT 1, L_000001f1ed1e48d0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1efba0 .functor XOR 1, L_000001f1ed1e3b10, L_000001f1ed1ef900, C4<0>, C4<0>;
L_000001f1ed1eea90 .functor XOR 1, L_000001f1ed1efba0, L_000001f1ed1e4150, C4<0>, C4<0>;
L_000001f1ed1efa50 .functor NOT 1, L_000001f1ed1e3b10, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ee470 .functor NOT 1, L_000001f1ed1efba0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1eeb00 .functor AND 1, L_000001f1ed1ee470, L_000001f1ed1e4150, C4<1>, C4<1>;
L_000001f1ed1ef2e0 .functor AND 1, L_000001f1ed1efa50, L_000001f1ed1ef900, C4<1>, C4<1>;
L_000001f1ed1ef970 .functor OR 1, L_000001f1ed1ef2e0, L_000001f1ed1eeb00, C4<0>, C4<0>;
v000001f1ed1841c0_0 .net "a", 0 0, L_000001f1ed1e3b10;  1 drivers
v000001f1ed184da0_0 .net "and_Na_b", 0 0, L_000001f1ed1ef2e0;  1 drivers
v000001f1ed184260_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1eeb00;  1 drivers
v000001f1ed185480_0 .net "b", 0 0, L_000001f1ed1e48d0;  1 drivers
v000001f1ed184300_0 .net "cin", 0 0, L_000001f1ed1e4150;  1 drivers
v000001f1ed1835e0_0 .net "cout", 0 0, L_000001f1ed1ef970;  1 drivers
v000001f1ed183f40_0 .net "not_a", 0 0, L_000001f1ed1efa50;  1 drivers
v000001f1ed185840_0 .net "not_b", 0 0, L_000001f1ed1ef900;  1 drivers
v000001f1ed184f80_0 .net "not_xor_ab", 0 0, L_000001f1ed1ee470;  1 drivers
v000001f1ed183fe0_0 .net "sum", 0 0, L_000001f1ed1eea90;  1 drivers
v000001f1ed184080_0 .net "xor_ab", 0 0, L_000001f1ed1efba0;  1 drivers
S_000001f1ed189ae0 .scope module, "f20" "full_adder_1bit_sub" 6 49, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f8020 .functor NOT 1, L_000001f1ed1e6950, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f82c0 .functor XOR 1, L_000001f1ed1e6130, L_000001f1ed1f8020, C4<0>, C4<0>;
L_000001f1ed1f7c30 .functor XOR 1, L_000001f1ed1f82c0, L_000001f1ed1e5690, C4<0>, C4<0>;
L_000001f1ed1f7e60 .functor NOT 1, L_000001f1ed1e6130, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f8090 .functor NOT 1, L_000001f1ed1f82c0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f7d80 .functor AND 1, L_000001f1ed1f8090, L_000001f1ed1e5690, C4<1>, C4<1>;
L_000001f1ed1f7f40 .functor AND 1, L_000001f1ed1f7e60, L_000001f1ed1f8020, C4<1>, C4<1>;
L_000001f1ed1f7ed0 .functor OR 1, L_000001f1ed1f7f40, L_000001f1ed1f7d80, C4<0>, C4<0>;
v000001f1ed184580_0 .net "a", 0 0, L_000001f1ed1e6130;  1 drivers
v000001f1ed185160_0 .net "and_Na_b", 0 0, L_000001f1ed1f7f40;  1 drivers
v000001f1ed1846c0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f7d80;  1 drivers
v000001f1ed184760_0 .net "b", 0 0, L_000001f1ed1e6950;  1 drivers
v000001f1ed185200_0 .net "cin", 0 0, L_000001f1ed1e5690;  1 drivers
v000001f1ed184800_0 .net "cout", 0 0, L_000001f1ed1f7ed0;  1 drivers
v000001f1ed184940_0 .net "not_a", 0 0, L_000001f1ed1f7e60;  1 drivers
v000001f1ed1849e0_0 .net "not_b", 0 0, L_000001f1ed1f8020;  1 drivers
v000001f1ed1852a0_0 .net "not_xor_ab", 0 0, L_000001f1ed1f8090;  1 drivers
v000001f1ed1857a0_0 .net "sum", 0 0, L_000001f1ed1f7c30;  1 drivers
v000001f1ed185e80_0 .net "xor_ab", 0 0, L_000001f1ed1f82c0;  1 drivers
S_000001f1ed189e00 .scope module, "f21" "full_adder_1bit_sub" 6 51, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f4c80 .functor NOT 1, L_000001f1ed1e6090, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f4a50 .functor XOR 1, L_000001f1ed1e5870, L_000001f1ed1f4c80, C4<0>, C4<0>;
L_000001f1ed1f5000 .functor XOR 1, L_000001f1ed1f4a50, L_000001f1ed1e6310, C4<0>, C4<0>;
L_000001f1ed1f5b60 .functor NOT 1, L_000001f1ed1e5870, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f4eb0 .functor NOT 1, L_000001f1ed1f4a50, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f5e70 .functor AND 1, L_000001f1ed1f4eb0, L_000001f1ed1e6310, C4<1>, C4<1>;
L_000001f1ed1f4820 .functor AND 1, L_000001f1ed1f5b60, L_000001f1ed1f4c80, C4<1>, C4<1>;
L_000001f1ed1f4cf0 .functor OR 1, L_000001f1ed1f4820, L_000001f1ed1f5e70, C4<0>, C4<0>;
v000001f1ed185b60_0 .net "a", 0 0, L_000001f1ed1e5870;  1 drivers
v000001f1ed186060_0 .net "and_Na_b", 0 0, L_000001f1ed1f4820;  1 drivers
v000001f1ed186100_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f5e70;  1 drivers
v000001f1ed1861a0_0 .net "b", 0 0, L_000001f1ed1e6090;  1 drivers
v000001f1ed186240_0 .net "cin", 0 0, L_000001f1ed1e6310;  1 drivers
v000001f1ed185c00_0 .net "cout", 0 0, L_000001f1ed1f4cf0;  1 drivers
v000001f1ed185ca0_0 .net "not_a", 0 0, L_000001f1ed1f5b60;  1 drivers
v000001f1ed185d40_0 .net "not_b", 0 0, L_000001f1ed1f4c80;  1 drivers
v000001f1ed185de0_0 .net "not_xor_ab", 0 0, L_000001f1ed1f4eb0;  1 drivers
v000001f1ed185f20_0 .net "sum", 0 0, L_000001f1ed1f5000;  1 drivers
v000001f1ed185fc0_0 .net "xor_ab", 0 0, L_000001f1ed1f4a50;  1 drivers
S_000001f1ed189c70 .scope module, "f22" "full_adder_1bit_sub" 6 53, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f4740 .functor NOT 1, L_000001f1ed1e64f0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f4c10 .functor XOR 1, L_000001f1ed1e5a50, L_000001f1ed1f4740, C4<0>, C4<0>;
L_000001f1ed1f5310 .functor XOR 1, L_000001f1ed1f4c10, L_000001f1ed1e69f0, C4<0>, C4<0>;
L_000001f1ed1f45f0 .functor NOT 1, L_000001f1ed1e5a50, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f5bd0 .functor NOT 1, L_000001f1ed1f4c10, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f5070 .functor AND 1, L_000001f1ed1f5bd0, L_000001f1ed1e69f0, C4<1>, C4<1>;
L_000001f1ed1f57e0 .functor AND 1, L_000001f1ed1f45f0, L_000001f1ed1f4740, C4<1>, C4<1>;
L_000001f1ed1f4890 .functor OR 1, L_000001f1ed1f57e0, L_000001f1ed1f5070, C4<0>, C4<0>;
v000001f1ed17fb20_0 .net "a", 0 0, L_000001f1ed1e5a50;  1 drivers
v000001f1ed17f120_0 .net "and_Na_b", 0 0, L_000001f1ed1f57e0;  1 drivers
v000001f1ed1800c0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f5070;  1 drivers
v000001f1ed17f940_0 .net "b", 0 0, L_000001f1ed1e64f0;  1 drivers
v000001f1ed180a20_0 .net "cin", 0 0, L_000001f1ed1e69f0;  1 drivers
v000001f1ed1803e0_0 .net "cout", 0 0, L_000001f1ed1f4890;  1 drivers
v000001f1ed180520_0 .net "not_a", 0 0, L_000001f1ed1f45f0;  1 drivers
v000001f1ed17fda0_0 .net "not_b", 0 0, L_000001f1ed1f4740;  1 drivers
v000001f1ed17f620_0 .net "not_xor_ab", 0 0, L_000001f1ed1f5bd0;  1 drivers
v000001f1ed180020_0 .net "sum", 0 0, L_000001f1ed1f5310;  1 drivers
v000001f1ed1802a0_0 .net "xor_ab", 0 0, L_000001f1ed1f4c10;  1 drivers
S_000001f1ed1889b0 .scope module, "f23" "full_adder_1bit_sub" 6 55, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f5770 .functor NOT 1, L_000001f1ed1e6db0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f49e0 .functor XOR 1, L_000001f1ed1e5c30, L_000001f1ed1f5770, C4<0>, C4<0>;
L_000001f1ed1f5540 .functor XOR 1, L_000001f1ed1f49e0, L_000001f1ed1e6b30, C4<0>, C4<0>;
L_000001f1ed1f5ee0 .functor NOT 1, L_000001f1ed1e5c30, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f5230 .functor NOT 1, L_000001f1ed1f49e0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f4900 .functor AND 1, L_000001f1ed1f5230, L_000001f1ed1e6b30, C4<1>, C4<1>;
L_000001f1ed1f5f50 .functor AND 1, L_000001f1ed1f5ee0, L_000001f1ed1f5770, C4<1>, C4<1>;
L_000001f1ed1f5380 .functor OR 1, L_000001f1ed1f5f50, L_000001f1ed1f4900, C4<0>, C4<0>;
v000001f1ed180660_0 .net "a", 0 0, L_000001f1ed1e5c30;  1 drivers
v000001f1ed180480_0 .net "and_Na_b", 0 0, L_000001f1ed1f5f50;  1 drivers
v000001f1ed17e4a0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f4900;  1 drivers
v000001f1ed17ed60_0 .net "b", 0 0, L_000001f1ed1e6db0;  1 drivers
v000001f1ed180160_0 .net "cin", 0 0, L_000001f1ed1e6b30;  1 drivers
v000001f1ed17f260_0 .net "cout", 0 0, L_000001f1ed1f5380;  1 drivers
v000001f1ed180ac0_0 .net "not_a", 0 0, L_000001f1ed1f5ee0;  1 drivers
v000001f1ed180980_0 .net "not_b", 0 0, L_000001f1ed1f5770;  1 drivers
v000001f1ed17e360_0 .net "not_xor_ab", 0 0, L_000001f1ed1f5230;  1 drivers
v000001f1ed180700_0 .net "sum", 0 0, L_000001f1ed1f5540;  1 drivers
v000001f1ed1807a0_0 .net "xor_ab", 0 0, L_000001f1ed1f49e0;  1 drivers
S_000001f1ed189630 .scope module, "f24" "full_adder_1bit_sub" 6 57, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f55b0 .functor NOT 1, L_000001f1ed1e6bd0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f5fc0 .functor XOR 1, L_000001f1ed1e5d70, L_000001f1ed1f55b0, C4<0>, C4<0>;
L_000001f1ed1f4430 .functor XOR 1, L_000001f1ed1f5fc0, L_000001f1ed1e5ff0, C4<0>, C4<0>;
L_000001f1ed1f4ac0 .functor NOT 1, L_000001f1ed1e5d70, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f44a0 .functor NOT 1, L_000001f1ed1f5fc0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f58c0 .functor AND 1, L_000001f1ed1f44a0, L_000001f1ed1e5ff0, C4<1>, C4<1>;
L_000001f1ed1f50e0 .functor AND 1, L_000001f1ed1f4ac0, L_000001f1ed1f55b0, C4<1>, C4<1>;
L_000001f1ed1f46d0 .functor OR 1, L_000001f1ed1f50e0, L_000001f1ed1f58c0, C4<0>, C4<0>;
v000001f1ed17f8a0_0 .net "a", 0 0, L_000001f1ed1e5d70;  1 drivers
v000001f1ed17e540_0 .net "and_Na_b", 0 0, L_000001f1ed1f50e0;  1 drivers
v000001f1ed17e9a0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f58c0;  1 drivers
v000001f1ed17ee00_0 .net "b", 0 0, L_000001f1ed1e6bd0;  1 drivers
v000001f1ed180840_0 .net "cin", 0 0, L_000001f1ed1e5ff0;  1 drivers
v000001f1ed17eb80_0 .net "cout", 0 0, L_000001f1ed1f46d0;  1 drivers
v000001f1ed17e400_0 .net "not_a", 0 0, L_000001f1ed1f4ac0;  1 drivers
v000001f1ed17e900_0 .net "not_b", 0 0, L_000001f1ed1f55b0;  1 drivers
v000001f1ed17fd00_0 .net "not_xor_ab", 0 0, L_000001f1ed1f44a0;  1 drivers
v000001f1ed180200_0 .net "sum", 0 0, L_000001f1ed1f4430;  1 drivers
v000001f1ed1805c0_0 .net "xor_ab", 0 0, L_000001f1ed1f5fc0;  1 drivers
S_000001f1ed1897c0 .scope module, "f25" "full_adder_1bit_sub" 6 59, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f5150 .functor NOT 1, L_000001f1ed1e6c70, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f47b0 .functor XOR 1, L_000001f1ed1e6450, L_000001f1ed1f5150, C4<0>, C4<0>;
L_000001f1ed1f52a0 .functor XOR 1, L_000001f1ed1f47b0, L_000001f1ed1e6590, C4<0>, C4<0>;
L_000001f1ed1f4dd0 .functor NOT 1, L_000001f1ed1e6450, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f4510 .functor NOT 1, L_000001f1ed1f47b0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f5850 .functor AND 1, L_000001f1ed1f4510, L_000001f1ed1e6590, C4<1>, C4<1>;
L_000001f1ed1f4b30 .functor AND 1, L_000001f1ed1f4dd0, L_000001f1ed1f5150, C4<1>, C4<1>;
L_000001f1ed1f4970 .functor OR 1, L_000001f1ed1f4b30, L_000001f1ed1f5850, C4<0>, C4<0>;
v000001f1ed17efe0_0 .net "a", 0 0, L_000001f1ed1e6450;  1 drivers
v000001f1ed17f9e0_0 .net "and_Na_b", 0 0, L_000001f1ed1f4b30;  1 drivers
v000001f1ed17ec20_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f5850;  1 drivers
v000001f1ed17e5e0_0 .net "b", 0 0, L_000001f1ed1e6c70;  1 drivers
v000001f1ed17eae0_0 .net "cin", 0 0, L_000001f1ed1e6590;  1 drivers
v000001f1ed1808e0_0 .net "cout", 0 0, L_000001f1ed1f4970;  1 drivers
v000001f1ed17ea40_0 .net "not_a", 0 0, L_000001f1ed1f4dd0;  1 drivers
v000001f1ed17f440_0 .net "not_b", 0 0, L_000001f1ed1f5150;  1 drivers
v000001f1ed17fa80_0 .net "not_xor_ab", 0 0, L_000001f1ed1f4510;  1 drivers
v000001f1ed180340_0 .net "sum", 0 0, L_000001f1ed1f52a0;  1 drivers
v000001f1ed17f580_0 .net "xor_ab", 0 0, L_000001f1ed1f47b0;  1 drivers
S_000001f1ed189f90 .scope module, "f26" "full_adder_1bit_sub" 6 61, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f5700 .functor NOT 1, L_000001f1ed1e6e50, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f5c40 .functor XOR 1, L_000001f1ed1e6d10, L_000001f1ed1f5700, C4<0>, C4<0>;
L_000001f1ed1f5620 .functor XOR 1, L_000001f1ed1f5c40, L_000001f1ed1e7030, C4<0>, C4<0>;
L_000001f1ed1f51c0 .functor NOT 1, L_000001f1ed1e6d10, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f53f0 .functor NOT 1, L_000001f1ed1f5c40, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f4660 .functor AND 1, L_000001f1ed1f53f0, L_000001f1ed1e7030, C4<1>, C4<1>;
L_000001f1ed1f5690 .functor AND 1, L_000001f1ed1f51c0, L_000001f1ed1f5700, C4<1>, C4<1>;
L_000001f1ed1f4e40 .functor OR 1, L_000001f1ed1f5690, L_000001f1ed1f4660, C4<0>, C4<0>;
v000001f1ed17fee0_0 .net "a", 0 0, L_000001f1ed1e6d10;  1 drivers
v000001f1ed17e680_0 .net "and_Na_b", 0 0, L_000001f1ed1f5690;  1 drivers
v000001f1ed17f300_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f4660;  1 drivers
v000001f1ed17e720_0 .net "b", 0 0, L_000001f1ed1e6e50;  1 drivers
v000001f1ed17e7c0_0 .net "cin", 0 0, L_000001f1ed1e7030;  1 drivers
v000001f1ed17e860_0 .net "cout", 0 0, L_000001f1ed1f4e40;  1 drivers
v000001f1ed17eea0_0 .net "not_a", 0 0, L_000001f1ed1f51c0;  1 drivers
v000001f1ed17f1c0_0 .net "not_b", 0 0, L_000001f1ed1f5700;  1 drivers
v000001f1ed17ecc0_0 .net "not_xor_ab", 0 0, L_000001f1ed1f53f0;  1 drivers
v000001f1ed17f6c0_0 .net "sum", 0 0, L_000001f1ed1f5620;  1 drivers
v000001f1ed17ef40_0 .net "xor_ab", 0 0, L_000001f1ed1f5c40;  1 drivers
S_000001f1ed188cd0 .scope module, "f27" "full_adder_1bit_sub" 6 63, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f5930 .functor NOT 1, L_000001f1ed1e4dd0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f4ba0 .functor XOR 1, L_000001f1ed1e70d0, L_000001f1ed1f5930, C4<0>, C4<0>;
L_000001f1ed1f59a0 .functor XOR 1, L_000001f1ed1f4ba0, L_000001f1ed1e7210, C4<0>, C4<0>;
L_000001f1ed1f5a10 .functor NOT 1, L_000001f1ed1e70d0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f5cb0 .functor NOT 1, L_000001f1ed1f4ba0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f4580 .functor AND 1, L_000001f1ed1f5cb0, L_000001f1ed1e7210, C4<1>, C4<1>;
L_000001f1ed1f5a80 .functor AND 1, L_000001f1ed1f5a10, L_000001f1ed1f5930, C4<1>, C4<1>;
L_000001f1ed1f4d60 .functor OR 1, L_000001f1ed1f5a80, L_000001f1ed1f4580, C4<0>, C4<0>;
v000001f1ed17f080_0 .net "a", 0 0, L_000001f1ed1e70d0;  1 drivers
v000001f1ed17f800_0 .net "and_Na_b", 0 0, L_000001f1ed1f5a80;  1 drivers
v000001f1ed17f760_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f4580;  1 drivers
v000001f1ed17f3a0_0 .net "b", 0 0, L_000001f1ed1e4dd0;  1 drivers
v000001f1ed17fe40_0 .net "cin", 0 0, L_000001f1ed1e7210;  1 drivers
v000001f1ed17f4e0_0 .net "cout", 0 0, L_000001f1ed1f4d60;  1 drivers
v000001f1ed17fbc0_0 .net "not_a", 0 0, L_000001f1ed1f5a10;  1 drivers
v000001f1ed17fc60_0 .net "not_b", 0 0, L_000001f1ed1f5930;  1 drivers
v000001f1ed17ff80_0 .net "not_xor_ab", 0 0, L_000001f1ed1f5cb0;  1 drivers
v000001f1ed18c410_0 .net "sum", 0 0, L_000001f1ed1f59a0;  1 drivers
v000001f1ed18b8d0_0 .net "xor_ab", 0 0, L_000001f1ed1f4ba0;  1 drivers
S_000001f1ed18a120 .scope module, "f28" "full_adder_1bit_sub" 6 65, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1f4f20 .functor NOT 1, L_000001f1ed1e4c90, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f5af0 .functor XOR 1, L_000001f1ed1e4bf0, L_000001f1ed1f4f20, C4<0>, C4<0>;
L_000001f1ed1f5d20 .functor XOR 1, L_000001f1ed1f5af0, L_000001f1ed1e4d30, C4<0>, C4<0>;
L_000001f1ed1f4f90 .functor NOT 1, L_000001f1ed1e4bf0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f5460 .functor NOT 1, L_000001f1ed1f5af0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1f54d0 .functor AND 1, L_000001f1ed1f5460, L_000001f1ed1e4d30, C4<1>, C4<1>;
L_000001f1ed1f5d90 .functor AND 1, L_000001f1ed1f4f90, L_000001f1ed1f4f20, C4<1>, C4<1>;
L_000001f1ed1f5e00 .functor OR 1, L_000001f1ed1f5d90, L_000001f1ed1f54d0, C4<0>, C4<0>;
v000001f1ed18c0f0_0 .net "a", 0 0, L_000001f1ed1e4bf0;  1 drivers
v000001f1ed18aa70_0 .net "and_Na_b", 0 0, L_000001f1ed1f5d90;  1 drivers
v000001f1ed18b5b0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1f54d0;  1 drivers
v000001f1ed18af70_0 .net "b", 0 0, L_000001f1ed1e4c90;  1 drivers
v000001f1ed18a750_0 .net "cin", 0 0, L_000001f1ed1e4d30;  1 drivers
v000001f1ed18c5f0_0 .net "cout", 0 0, L_000001f1ed1f5e00;  1 drivers
v000001f1ed18c730_0 .net "not_a", 0 0, L_000001f1ed1f4f90;  1 drivers
v000001f1ed18c230_0 .net "not_b", 0 0, L_000001f1ed1f4f20;  1 drivers
v000001f1ed18b790_0 .net "not_xor_ab", 0 0, L_000001f1ed1f5460;  1 drivers
v000001f1ed18ca50_0 .net "sum", 0 0, L_000001f1ed1f5d20;  1 drivers
v000001f1ed18b470_0 .net "xor_ab", 0 0, L_000001f1ed1f5af0;  1 drivers
S_000001f1ed188690 .scope module, "f29" "full_adder_1bit_sub" 6 67, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed200170 .functor NOT 1, L_000001f1ed1e4fb0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ff0d0 .functor XOR 1, L_000001f1ed1e4f10, L_000001f1ed200170, C4<0>, C4<0>;
L_000001f1ed1ffd80 .functor XOR 1, L_000001f1ed1ff0d0, L_000001f1ed1e50f0, C4<0>, C4<0>;
L_000001f1ed1fed50 .functor NOT 1, L_000001f1ed1e4f10, C4<0>, C4<0>, C4<0>;
L_000001f1ed1fef10 .functor NOT 1, L_000001f1ed1ff0d0, C4<0>, C4<0>, C4<0>;
L_000001f1ed200330 .functor AND 1, L_000001f1ed1fef10, L_000001f1ed1e50f0, C4<1>, C4<1>;
L_000001f1ed1ff920 .functor AND 1, L_000001f1ed1fed50, L_000001f1ed200170, C4<1>, C4<1>;
L_000001f1ed1ff6f0 .functor OR 1, L_000001f1ed1ff920, L_000001f1ed200330, C4<0>, C4<0>;
v000001f1ed18caf0_0 .net "a", 0 0, L_000001f1ed1e4f10;  1 drivers
v000001f1ed18c9b0_0 .net "and_Na_b", 0 0, L_000001f1ed1ff920;  1 drivers
v000001f1ed18a390_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed200330;  1 drivers
v000001f1ed18c370_0 .net "b", 0 0, L_000001f1ed1e4fb0;  1 drivers
v000001f1ed18c550_0 .net "cin", 0 0, L_000001f1ed1e50f0;  1 drivers
v000001f1ed18be70_0 .net "cout", 0 0, L_000001f1ed1ff6f0;  1 drivers
v000001f1ed18abb0_0 .net "not_a", 0 0, L_000001f1ed1fed50;  1 drivers
v000001f1ed18b6f0_0 .net "not_b", 0 0, L_000001f1ed200170;  1 drivers
v000001f1ed18ad90_0 .net "not_xor_ab", 0 0, L_000001f1ed1fef10;  1 drivers
v000001f1ed18bc90_0 .net "sum", 0 0, L_000001f1ed1ffd80;  1 drivers
v000001f1ed18bdd0_0 .net "xor_ab", 0 0, L_000001f1ed1ff0d0;  1 drivers
S_000001f1ed188370 .scope module, "f3" "full_adder_1bit_sub" 6 15, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1eeef0 .functor NOT 1, L_000001f1ed1e2c10, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ef740 .functor XOR 1, L_000001f1ed1e3e30, L_000001f1ed1eeef0, C4<0>, C4<0>;
L_000001f1ed1ef9e0 .functor XOR 1, L_000001f1ed1ef740, L_000001f1ed1e4290, C4<0>, C4<0>;
L_000001f1ed1ee860 .functor NOT 1, L_000001f1ed1e3e30, C4<0>, C4<0>, C4<0>;
L_000001f1ed1efac0 .functor NOT 1, L_000001f1ed1ef740, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ef0b0 .functor AND 1, L_000001f1ed1efac0, L_000001f1ed1e4290, C4<1>, C4<1>;
L_000001f1ed1ee7f0 .functor AND 1, L_000001f1ed1ee860, L_000001f1ed1eeef0, C4<1>, C4<1>;
L_000001f1ed1ef580 .functor OR 1, L_000001f1ed1ee7f0, L_000001f1ed1ef0b0, C4<0>, C4<0>;
v000001f1ed18a9d0_0 .net "a", 0 0, L_000001f1ed1e3e30;  1 drivers
v000001f1ed18ae30_0 .net "and_Na_b", 0 0, L_000001f1ed1ee7f0;  1 drivers
v000001f1ed18ab10_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1ef0b0;  1 drivers
v000001f1ed18b650_0 .net "b", 0 0, L_000001f1ed1e2c10;  1 drivers
v000001f1ed18b970_0 .net "cin", 0 0, L_000001f1ed1e4290;  1 drivers
v000001f1ed18bd30_0 .net "cout", 0 0, L_000001f1ed1ef580;  1 drivers
v000001f1ed18c2d0_0 .net "not_a", 0 0, L_000001f1ed1ee860;  1 drivers
v000001f1ed18a6b0_0 .net "not_b", 0 0, L_000001f1ed1eeef0;  1 drivers
v000001f1ed18c4b0_0 .net "not_xor_ab", 0 0, L_000001f1ed1efac0;  1 drivers
v000001f1ed18c690_0 .net "sum", 0 0, L_000001f1ed1ef9e0;  1 drivers
v000001f1ed18b1f0_0 .net "xor_ab", 0 0, L_000001f1ed1ef740;  1 drivers
S_000001f1ed188e60 .scope module, "f30" "full_adder_1bit_sub" 6 69, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1ffe60 .functor NOT 1, L_000001f1ed1e5230, C4<0>, C4<0>, C4<0>;
L_000001f1ed2005d0 .functor XOR 1, L_000001f1ed1e5190, L_000001f1ed1ffe60, C4<0>, C4<0>;
L_000001f1ed2001e0 .functor XOR 1, L_000001f1ed2005d0, L_000001f1ed1e5370, C4<0>, C4<0>;
L_000001f1ed1ff760 .functor NOT 1, L_000001f1ed1e5190, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ff220 .functor NOT 1, L_000001f1ed2005d0, C4<0>, C4<0>, C4<0>;
L_000001f1ed200640 .functor AND 1, L_000001f1ed1ff220, L_000001f1ed1e5370, C4<1>, C4<1>;
L_000001f1ed1ff840 .functor AND 1, L_000001f1ed1ff760, L_000001f1ed1ffe60, C4<1>, C4<1>;
L_000001f1ed1ffa00 .functor OR 1, L_000001f1ed1ff840, L_000001f1ed200640, C4<0>, C4<0>;
v000001f1ed18ac50_0 .net "a", 0 0, L_000001f1ed1e5190;  1 drivers
v000001f1ed18a610_0 .net "and_Na_b", 0 0, L_000001f1ed1ff840;  1 drivers
v000001f1ed18acf0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed200640;  1 drivers
v000001f1ed18bf10_0 .net "b", 0 0, L_000001f1ed1e5230;  1 drivers
v000001f1ed18bab0_0 .net "cin", 0 0, L_000001f1ed1e5370;  1 drivers
v000001f1ed18bb50_0 .net "cout", 0 0, L_000001f1ed1ffa00;  1 drivers
v000001f1ed18a7f0_0 .net "not_a", 0 0, L_000001f1ed1ff760;  1 drivers
v000001f1ed18bfb0_0 .net "not_b", 0 0, L_000001f1ed1ffe60;  1 drivers
v000001f1ed18c7d0_0 .net "not_xor_ab", 0 0, L_000001f1ed1ff220;  1 drivers
v000001f1ed18aed0_0 .net "sum", 0 0, L_000001f1ed2001e0;  1 drivers
v000001f1ed18a930_0 .net "xor_ab", 0 0, L_000001f1ed2005d0;  1 drivers
S_000001f1ed188500 .scope module, "f31" "full_adder_1bit_sub" 6 71, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed200560 .functor NOT 1, L_000001f1ed1e7c10, C4<0>, C4<0>, C4<0>;
L_000001f1ed200410 .functor XOR 1, L_000001f1ed1e84d0, L_000001f1ed200560, C4<0>, C4<0>;
L_000001f1ed1ff3e0 .functor XOR 1, L_000001f1ed200410, L_000001f1ed1e8750, C4<0>, C4<0>;
L_000001f1ed1ff140 .functor NOT 1, L_000001f1ed1e84d0, C4<0>, C4<0>, C4<0>;
L_000001f1ed2003a0 .functor NOT 1, L_000001f1ed200410, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ffed0 .functor AND 1, L_000001f1ed2003a0, L_000001f1ed1e8750, C4<1>, C4<1>;
L_000001f1ed1ff990 .functor AND 1, L_000001f1ed1ff140, L_000001f1ed200560, C4<1>, C4<1>;
L_000001f1ed200250 .functor OR 1, L_000001f1ed1ff990, L_000001f1ed1ffed0, C4<0>, C4<0>;
v000001f1ed18b290_0 .net "a", 0 0, L_000001f1ed1e84d0;  1 drivers
v000001f1ed18c870_0 .net "and_Na_b", 0 0, L_000001f1ed1ff990;  1 drivers
v000001f1ed18a890_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1ffed0;  1 drivers
v000001f1ed18b330_0 .net "b", 0 0, L_000001f1ed1e7c10;  1 drivers
v000001f1ed18b010_0 .net "cin", 0 0, L_000001f1ed1e8750;  1 drivers
v000001f1ed18c050_0 .net "cout", 0 0, L_000001f1ed200250;  1 drivers
v000001f1ed18b0b0_0 .net "not_a", 0 0, L_000001f1ed1ff140;  1 drivers
v000001f1ed18b830_0 .net "not_b", 0 0, L_000001f1ed200560;  1 drivers
v000001f1ed18c910_0 .net "not_xor_ab", 0 0, L_000001f1ed2003a0;  1 drivers
v000001f1ed18ba10_0 .net "sum", 0 0, L_000001f1ed1ff3e0;  1 drivers
v000001f1ed18b150_0 .net "xor_ab", 0 0, L_000001f1ed200410;  1 drivers
S_000001f1ed188b40 .scope module, "f4" "full_adder_1bit_sub" 6 17, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1ee550 .functor NOT 1, L_000001f1ed1e2e90, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ee5c0 .functor XOR 1, L_000001f1ed1e2fd0, L_000001f1ed1ee550, C4<0>, C4<0>;
L_000001f1ed1ef190 .functor XOR 1, L_000001f1ed1ee5c0, L_000001f1ed1e23f0, C4<0>, C4<0>;
L_000001f1ed1ef350 .functor NOT 1, L_000001f1ed1e2fd0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1efe40 .functor NOT 1, L_000001f1ed1ee5c0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ef5f0 .functor AND 1, L_000001f1ed1efe40, L_000001f1ed1e23f0, C4<1>, C4<1>;
L_000001f1ed1efb30 .functor AND 1, L_000001f1ed1ef350, L_000001f1ed1ee550, C4<1>, C4<1>;
L_000001f1ed1ef660 .functor OR 1, L_000001f1ed1efb30, L_000001f1ed1ef5f0, C4<0>, C4<0>;
v000001f1ed18bbf0_0 .net "a", 0 0, L_000001f1ed1e2fd0;  1 drivers
v000001f1ed18a430_0 .net "and_Na_b", 0 0, L_000001f1ed1efb30;  1 drivers
v000001f1ed18c190_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1ef5f0;  1 drivers
v000001f1ed18a4d0_0 .net "b", 0 0, L_000001f1ed1e2e90;  1 drivers
v000001f1ed18a570_0 .net "cin", 0 0, L_000001f1ed1e23f0;  1 drivers
v000001f1ed18b3d0_0 .net "cout", 0 0, L_000001f1ed1ef660;  1 drivers
v000001f1ed18b510_0 .net "not_a", 0 0, L_000001f1ed1ef350;  1 drivers
v000001f1ed18ec10_0 .net "not_b", 0 0, L_000001f1ed1ee550;  1 drivers
v000001f1ed18e0d0_0 .net "not_xor_ab", 0 0, L_000001f1ed1efe40;  1 drivers
v000001f1ed18d3b0_0 .net "sum", 0 0, L_000001f1ed1ef190;  1 drivers
v000001f1ed18dbd0_0 .net "xor_ab", 0 0, L_000001f1ed1ee5c0;  1 drivers
S_000001f1ed188ff0 .scope module, "f5" "full_adder_1bit_sub" 6 19, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1efc10 .functor NOT 1, L_000001f1ed1e27b0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ef270 .functor XOR 1, L_000001f1ed1e2a30, L_000001f1ed1efc10, C4<0>, C4<0>;
L_000001f1ed1ef820 .functor XOR 1, L_000001f1ed1ef270, L_000001f1ed1e3430, C4<0>, C4<0>;
L_000001f1ed1eff20 .functor NOT 1, L_000001f1ed1e2a30, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ee630 .functor NOT 1, L_000001f1ed1ef270, C4<0>, C4<0>, C4<0>;
L_000001f1ed1eef60 .functor AND 1, L_000001f1ed1ee630, L_000001f1ed1e3430, C4<1>, C4<1>;
L_000001f1ed1ef6d0 .functor AND 1, L_000001f1ed1eff20, L_000001f1ed1efc10, C4<1>, C4<1>;
L_000001f1ed1eea20 .functor OR 1, L_000001f1ed1ef6d0, L_000001f1ed1eef60, C4<0>, C4<0>;
v000001f1ed18ceb0_0 .net "a", 0 0, L_000001f1ed1e2a30;  1 drivers
v000001f1ed18e350_0 .net "and_Na_b", 0 0, L_000001f1ed1ef6d0;  1 drivers
v000001f1ed18cf50_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1eef60;  1 drivers
v000001f1ed18edf0_0 .net "b", 0 0, L_000001f1ed1e27b0;  1 drivers
v000001f1ed18ef30_0 .net "cin", 0 0, L_000001f1ed1e3430;  1 drivers
v000001f1ed18e670_0 .net "cout", 0 0, L_000001f1ed1eea20;  1 drivers
v000001f1ed18ddb0_0 .net "not_a", 0 0, L_000001f1ed1eff20;  1 drivers
v000001f1ed18f250_0 .net "not_b", 0 0, L_000001f1ed1efc10;  1 drivers
v000001f1ed18dc70_0 .net "not_xor_ab", 0 0, L_000001f1ed1ee630;  1 drivers
v000001f1ed18f2f0_0 .net "sum", 0 0, L_000001f1ed1ef820;  1 drivers
v000001f1ed18eb70_0 .net "xor_ab", 0 0, L_000001f1ed1ef270;  1 drivers
S_000001f1ed189180 .scope module, "f6" "full_adder_1bit_sub" 6 21, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1efc80 .functor NOT 1, L_000001f1ed1e28f0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ef7b0 .functor XOR 1, L_000001f1ed1e2df0, L_000001f1ed1efc80, C4<0>, C4<0>;
L_000001f1ed1eefd0 .functor XOR 1, L_000001f1ed1ef7b0, L_000001f1ed1e4970, C4<0>, C4<0>;
L_000001f1ed1efcf0 .functor NOT 1, L_000001f1ed1e2df0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ef040 .functor NOT 1, L_000001f1ed1ef7b0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1efeb0 .functor AND 1, L_000001f1ed1ef040, L_000001f1ed1e4970, C4<1>, C4<1>;
L_000001f1ed1efd60 .functor AND 1, L_000001f1ed1efcf0, L_000001f1ed1efc80, C4<1>, C4<1>;
L_000001f1ed1ef890 .functor OR 1, L_000001f1ed1efd60, L_000001f1ed1efeb0, C4<0>, C4<0>;
v000001f1ed18e2b0_0 .net "a", 0 0, L_000001f1ed1e2df0;  1 drivers
v000001f1ed18e710_0 .net "and_Na_b", 0 0, L_000001f1ed1efd60;  1 drivers
v000001f1ed18ed50_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1efeb0;  1 drivers
v000001f1ed18e7b0_0 .net "b", 0 0, L_000001f1ed1e28f0;  1 drivers
v000001f1ed18d450_0 .net "cin", 0 0, L_000001f1ed1e4970;  1 drivers
v000001f1ed18ee90_0 .net "cout", 0 0, L_000001f1ed1ef890;  1 drivers
v000001f1ed18cff0_0 .net "not_a", 0 0, L_000001f1ed1efcf0;  1 drivers
v000001f1ed18e490_0 .net "not_b", 0 0, L_000001f1ed1efc80;  1 drivers
v000001f1ed18e5d0_0 .net "not_xor_ab", 0 0, L_000001f1ed1ef040;  1 drivers
v000001f1ed18d4f0_0 .net "sum", 0 0, L_000001f1ed1eefd0;  1 drivers
v000001f1ed18d270_0 .net "xor_ab", 0 0, L_000001f1ed1ef7b0;  1 drivers
S_000001f1ed189310 .scope module, "f7" "full_adder_1bit_sub" 6 23, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1eff90 .functor NOT 1, L_000001f1ed1e2490, C4<0>, C4<0>, C4<0>;
L_000001f1ed1efdd0 .functor XOR 1, L_000001f1ed1e4330, L_000001f1ed1eff90, C4<0>, C4<0>;
L_000001f1ed1ef3c0 .functor XOR 1, L_000001f1ed1efdd0, L_000001f1ed1e2530, C4<0>, C4<0>;
L_000001f1ed1ee940 .functor NOT 1, L_000001f1ed1e4330, C4<0>, C4<0>, C4<0>;
L_000001f1ed1eee80 .functor NOT 1, L_000001f1ed1efdd0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ee400 .functor AND 1, L_000001f1ed1eee80, L_000001f1ed1e2530, C4<1>, C4<1>;
L_000001f1ed1ee6a0 .functor AND 1, L_000001f1ed1ee940, L_000001f1ed1eff90, C4<1>, C4<1>;
L_000001f1ed1ef120 .functor OR 1, L_000001f1ed1ee6a0, L_000001f1ed1ee400, C4<0>, C4<0>;
v000001f1ed18d590_0 .net "a", 0 0, L_000001f1ed1e4330;  1 drivers
v000001f1ed18de50_0 .net "and_Na_b", 0 0, L_000001f1ed1ee6a0;  1 drivers
v000001f1ed18e850_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1ee400;  1 drivers
v000001f1ed18f1b0_0 .net "b", 0 0, L_000001f1ed1e2490;  1 drivers
v000001f1ed18cb90_0 .net "cin", 0 0, L_000001f1ed1e2530;  1 drivers
v000001f1ed18efd0_0 .net "cout", 0 0, L_000001f1ed1ef120;  1 drivers
v000001f1ed18f070_0 .net "not_a", 0 0, L_000001f1ed1ee940;  1 drivers
v000001f1ed18f110_0 .net "not_b", 0 0, L_000001f1ed1eff90;  1 drivers
v000001f1ed18def0_0 .net "not_xor_ab", 0 0, L_000001f1ed1eee80;  1 drivers
v000001f1ed18e170_0 .net "sum", 0 0, L_000001f1ed1ef3c0;  1 drivers
v000001f1ed18e3f0_0 .net "xor_ab", 0 0, L_000001f1ed1efdd0;  1 drivers
S_000001f1ed1894a0 .scope module, "f8" "full_adder_1bit_sub" 6 25, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1ee4e0 .functor NOT 1, L_000001f1ed1e2ad0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ee710 .functor XOR 1, L_000001f1ed1e43d0, L_000001f1ed1ee4e0, C4<0>, C4<0>;
L_000001f1ed1ee780 .functor XOR 1, L_000001f1ed1ee710, L_000001f1ed1e2b70, C4<0>, C4<0>;
L_000001f1ed1eecc0 .functor NOT 1, L_000001f1ed1e43d0, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ee9b0 .functor NOT 1, L_000001f1ed1ee710, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ef430 .functor AND 1, L_000001f1ed1ee9b0, L_000001f1ed1e2b70, C4<1>, C4<1>;
L_000001f1ed1eebe0 .functor AND 1, L_000001f1ed1eecc0, L_000001f1ed1ee4e0, C4<1>, C4<1>;
L_000001f1ed1eed30 .functor OR 1, L_000001f1ed1eebe0, L_000001f1ed1ef430, C4<0>, C4<0>;
v000001f1ed18e530_0 .net "a", 0 0, L_000001f1ed1e43d0;  1 drivers
v000001f1ed18e8f0_0 .net "and_Na_b", 0 0, L_000001f1ed1eebe0;  1 drivers
v000001f1ed18ecb0_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1ef430;  1 drivers
v000001f1ed18cc30_0 .net "b", 0 0, L_000001f1ed1e2ad0;  1 drivers
v000001f1ed18ccd0_0 .net "cin", 0 0, L_000001f1ed1e2b70;  1 drivers
v000001f1ed18d130_0 .net "cout", 0 0, L_000001f1ed1eed30;  1 drivers
v000001f1ed18e990_0 .net "not_a", 0 0, L_000001f1ed1eecc0;  1 drivers
v000001f1ed18d9f0_0 .net "not_b", 0 0, L_000001f1ed1ee4e0;  1 drivers
v000001f1ed18ea30_0 .net "not_xor_ab", 0 0, L_000001f1ed1ee9b0;  1 drivers
v000001f1ed18cd70_0 .net "sum", 0 0, L_000001f1ed1ee780;  1 drivers
v000001f1ed18ead0_0 .net "xor_ab", 0 0, L_000001f1ed1ee710;  1 drivers
S_000001f1ed193650 .scope module, "f9" "full_adder_1bit_sub" 6 27, 7 1 0, S_000001f1ed17c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001f1ed1eeb70 .functor NOT 1, L_000001f1ed1e4470, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ef200 .functor XOR 1, L_000001f1ed1e2f30, L_000001f1ed1eeb70, C4<0>, C4<0>;
L_000001f1ed1eec50 .functor XOR 1, L_000001f1ed1ef200, L_000001f1ed1e54b0, C4<0>, C4<0>;
L_000001f1ed1eeda0 .functor NOT 1, L_000001f1ed1e2f30, C4<0>, C4<0>, C4<0>;
L_000001f1ed1eee10 .functor NOT 1, L_000001f1ed1ef200, C4<0>, C4<0>, C4<0>;
L_000001f1ed1ef4a0 .functor AND 1, L_000001f1ed1eee10, L_000001f1ed1e54b0, C4<1>, C4<1>;
L_000001f1ed1ef510 .functor AND 1, L_000001f1ed1eeda0, L_000001f1ed1eeb70, C4<1>, C4<1>;
L_000001f1ed1f01c0 .functor OR 1, L_000001f1ed1ef510, L_000001f1ed1ef4a0, C4<0>, C4<0>;
v000001f1ed18da90_0 .net "a", 0 0, L_000001f1ed1e2f30;  1 drivers
v000001f1ed18ce10_0 .net "and_Na_b", 0 0, L_000001f1ed1ef510;  1 drivers
v000001f1ed18df90_0 .net "and_Nxor_ab_cin", 0 0, L_000001f1ed1ef4a0;  1 drivers
v000001f1ed18d090_0 .net "b", 0 0, L_000001f1ed1e4470;  1 drivers
v000001f1ed18e210_0 .net "cin", 0 0, L_000001f1ed1e54b0;  1 drivers
v000001f1ed18d1d0_0 .net "cout", 0 0, L_000001f1ed1f01c0;  1 drivers
v000001f1ed18d310_0 .net "not_a", 0 0, L_000001f1ed1eeda0;  1 drivers
v000001f1ed18d630_0 .net "not_b", 0 0, L_000001f1ed1eeb70;  1 drivers
v000001f1ed18d6d0_0 .net "not_xor_ab", 0 0, L_000001f1ed1eee10;  1 drivers
v000001f1ed18d770_0 .net "sum", 0 0, L_000001f1ed1eec50;  1 drivers
v000001f1ed18e030_0 .net "xor_ab", 0 0, L_000001f1ed1ef200;  1 drivers
    .scope S_000001f1ed041f70;
T_0 ;
    %wait E_000001f1ed104c90;
    %load/vec4 v000001f1ed190dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v000001f1ed18dd10_0;
    %load/vec4 v000001f1ed18fa70_0;
    %and;
    %store/vec4 v000001f1ed18ff70_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v000001f1ed18dd10_0;
    %load/vec4 v000001f1ed18fa70_0;
    %or;
    %store/vec4 v000001f1ed18ff70_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000001f1ed18f4d0_0;
    %pad/u 32;
    %store/vec4 v000001f1ed18ff70_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000001f1ed191230_0;
    %pad/u 32;
    %store/vec4 v000001f1ed18ff70_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000001f1ed18dd10_0;
    %load/vec4 v000001f1ed18fa70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %store/vec4 v000001f1ed18ff70_0, 0, 32;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000001f1ed18dd10_0;
    %load/vec4 v000001f1ed18fa70_0;
    %or;
    %inv;
    %store/vec4 v000001f1ed18ff70_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f1ed041de0;
T_1 ;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v000001f1ed190790_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v000001f1ed191190_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f1ed190f10_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 21 "$display", "AND: a=%h b=%h out=%h zero=%b carry=%b overflow=%b", v000001f1ed190790_0, v000001f1ed191190_0, v000001f1ed1903d0_0, v000001f1ed1915f0_0, v000001f1ed190ab0_0, v000001f1ed191550_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f1ed190f10_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 25 "$display", "OR: a=%h b=%h out=%h zero=%b carry=%b overflow=%b", v000001f1ed190790_0, v000001f1ed191190_0, v000001f1ed1903d0_0, v000001f1ed1915f0_0, v000001f1ed190ab0_0, v000001f1ed191550_0 {0 0 0};
    %pushi/vec4 200, 0, 32;
    %store/vec4 v000001f1ed190790_0, 0, 32;
    %pushi/vec4 150, 0, 32;
    %store/vec4 v000001f1ed191190_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f1ed190f10_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 29 "$display", "SUB: a=%d b=%d out=%d zero=%b carry=%b overflow=%b", v000001f1ed190790_0, v000001f1ed191190_0, v000001f1ed1903d0_0, v000001f1ed1915f0_0, v000001f1ed190ab0_0, v000001f1ed191550_0 {0 0 0};
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000001f1ed190790_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001f1ed191190_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f1ed190f10_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 32 "$display", "SUB: a=%d b=%d out=%d zero=%b carry=%b overflow=%b", v000001f1ed190790_0, v000001f1ed191190_0, v000001f1ed1903d0_0, v000001f1ed1915f0_0, v000001f1ed190ab0_0, v000001f1ed191550_0 {0 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001f1ed190790_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000001f1ed191190_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f1ed190f10_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 37 "$display", "ADD: a=%d b=%d out=%d zero=%b carry=%b overflow=%b", v000001f1ed190790_0, v000001f1ed191190_0, v000001f1ed1903d0_0, v000001f1ed1915f0_0, v000001f1ed190ab0_0, v000001f1ed191550_0 {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001f1ed190790_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000001f1ed191190_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f1ed190f10_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 41 "$display", "SLT: a=%d b=%d out=%d zero=%b carry=%b overflow=%b", v000001f1ed190790_0, v000001f1ed191190_0, v000001f1ed1903d0_0, v000001f1ed1915f0_0, v000001f1ed190ab0_0, v000001f1ed191550_0 {0 0 0};
    %pushi/vec4 2863289685, 0, 32;
    %store/vec4 v000001f1ed190790_0, 0, 32;
    %pushi/vec4 1431677610, 0, 32;
    %store/vec4 v000001f1ed191190_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001f1ed190f10_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 45 "$display", "NOR: a=%h b=%h out=%h zero=%b carry=%b overflow=%b", v000001f1ed190790_0, v000001f1ed191190_0, v000001f1ed1903d0_0, v000001f1ed1915f0_0, v000001f1ed190ab0_0, v000001f1ed191550_0 {0 0 0};
    %vpi_call 2 47 "$stop" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_alu_32.v";
    "alu_32.v";
    "fulladder_32bits_sum.v";
    "full_adder_1bit_sum.v";
    "full_adder_32bit_sub.v";
    "full_adder_1bit_sub.v";
