===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.5407 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.3795 ( 23.4%)    3.3795 ( 29.3%)  FIR Parser
    6.0556 ( 41.9%)    4.2317 ( 36.7%)  'firrtl.circuit' Pipeline
    1.2975 (  9.0%)    0.6499 (  5.6%)    'firrtl.module' Pipeline
    1.2952 (  9.0%)    0.6487 (  5.6%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0939 (  0.7%)    0.0939 (  0.8%)    InferWidths
    0.4063 (  2.8%)    0.4063 (  3.5%)    LowerFIRRTLTypes
    2.3447 ( 16.2%)    1.1764 ( 10.2%)    'firrtl.module' Pipeline
    1.1291 (  7.8%)    0.5737 (  5.0%)      ExpandWhens
    1.2115 (  8.4%)    0.6190 (  5.4%)      Canonicalizer
    0.3678 (  2.5%)    0.3678 (  3.2%)    Inliner
    1.5333 ( 10.6%)    1.5333 ( 13.3%)    IMConstProp
    0.0321 (  0.2%)    0.0321 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    0.8527 (  5.9%)    0.8527 (  7.4%)  LowerFIRRTLToHW
    0.1818 (  1.3%)    0.1818 (  1.6%)  HWMemSimImpl
    1.8553 ( 12.8%)    0.9277 (  8.0%)  'hw.module' Pipeline
    0.0525 (  0.4%)    0.0280 (  0.2%)    HWCleanup
    0.6956 (  4.8%)    0.3495 (  3.0%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.1000 (  7.6%)    0.5502 (  4.8%)    Canonicalizer
    0.3485 (  2.4%)    0.3485 (  3.0%)  HWLegalizeNames
    0.3108 (  2.2%)    0.1559 (  1.4%)  'hw.module' Pipeline
    0.3073 (  2.1%)    0.1541 (  1.3%)    PrettifyVerilog
    1.4533 ( 10.1%)    1.4533 ( 12.6%)  Output
    0.0055 (  0.0%)    0.0055 (  0.0%)  Rest
   14.4472 (100.0%)   11.5407 (100.0%)  Total

{
  totalTime: 11.572,
  maxMemory: 776855552
}
