///Register `C1CR` reader
pub struct R(crate::R<C1CR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<C1CR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<C1CR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<C1CR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `C1CR` writer
pub struct W(crate::W<C1CR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<C1CR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<C1CR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<C1CR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `RXOIE` reader - RXOIE
pub type RXOIE_R = crate::BitReader<RXOIE_A>;
///RXOIE
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RXOIE_A {
    ///0: Processor RX occupied interrupt disabled
    Disabled = 0,
    ///1: Enable an unmasked processor receive channel occupied to generate an RX occupied interrupt
    Enabled = 1,
}
impl From<RXOIE_A> for bool {
    #[inline(always)]
    fn from(variant: RXOIE_A) -> Self {
        variant as u8 != 0
    }
}
impl RXOIE_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub fn variant(&self) -> RXOIE_A {
        match self.bits {
            false => RXOIE_A::Disabled,
            true => RXOIE_A::Enabled,
        }
    }
    ///Checks if the value of the field is `Disabled`
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == RXOIE_A::Disabled
    }
    ///Checks if the value of the field is `Enabled`
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == RXOIE_A::Enabled
    }
}
///Field `RXOIE` writer - RXOIE
pub type RXOIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, C1CR_SPEC, RXOIE_A, O>;
impl<'a, const O: u8> RXOIE_W<'a, O> {
    ///Processor RX occupied interrupt disabled
    #[inline(always)]
    pub fn disabled(self) -> &'a mut W {
        self.variant(RXOIE_A::Disabled)
    }
    ///Enable an unmasked processor receive channel occupied to generate an RX occupied interrupt
    #[inline(always)]
    pub fn enabled(self) -> &'a mut W {
        self.variant(RXOIE_A::Enabled)
    }
}
///Field `TXFIE` reader - TXFIE
pub type TXFIE_R = crate::BitReader<TXFIE_A>;
///TXFIE
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum TXFIE_A {
    ///0: Processor TX free interrupt disabled
    Disabled = 0,
    ///1: Enable an unmasked processor transmit channel free to generate a TX free interrupt
    Enabled = 1,
}
impl From<TXFIE_A> for bool {
    #[inline(always)]
    fn from(variant: TXFIE_A) -> Self {
        variant as u8 != 0
    }
}
impl TXFIE_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub fn variant(&self) -> TXFIE_A {
        match self.bits {
            false => TXFIE_A::Disabled,
            true => TXFIE_A::Enabled,
        }
    }
    ///Checks if the value of the field is `Disabled`
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == TXFIE_A::Disabled
    }
    ///Checks if the value of the field is `Enabled`
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == TXFIE_A::Enabled
    }
}
///Field `TXFIE` writer - TXFIE
pub type TXFIE_W<'a, const O: u8> = crate::BitWriter<'a, u32, C1CR_SPEC, TXFIE_A, O>;
impl<'a, const O: u8> TXFIE_W<'a, O> {
    ///Processor TX free interrupt disabled
    #[inline(always)]
    pub fn disabled(self) -> &'a mut W {
        self.variant(TXFIE_A::Disabled)
    }
    ///Enable an unmasked processor transmit channel free to generate a TX free interrupt
    #[inline(always)]
    pub fn enabled(self) -> &'a mut W {
        self.variant(TXFIE_A::Enabled)
    }
}
impl R {
    ///Bit 0 - RXOIE
    #[inline(always)]
    pub fn rxoie(&self) -> RXOIE_R {
        RXOIE_R::new((self.bits & 1) != 0)
    }
    ///Bit 16 - TXFIE
    #[inline(always)]
    pub fn txfie(&self) -> TXFIE_R {
        TXFIE_R::new(((self.bits >> 16) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - RXOIE
    #[inline(always)]
    #[must_use]
    pub fn rxoie(&mut self) -> RXOIE_W<0> {
        RXOIE_W::new(self)
    }
    ///Bit 16 - TXFIE
    #[inline(always)]
    #[must_use]
    pub fn txfie(&mut self) -> TXFIE_W<16> {
        TXFIE_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///IPCC Processor 1 control register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [c1cr](index.html) module
pub struct C1CR_SPEC;
impl crate::RegisterSpec for C1CR_SPEC {
    type Ux = u32;
}
///`read()` method returns [c1cr::R](R) reader structure
impl crate::Readable for C1CR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [c1cr::W](W) writer structure
impl crate::Writable for C1CR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets C1CR to value 0
impl crate::Resettable for C1CR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
