`timescale 1ns / 1ps

module mycpu_top(
    /*
    //clock and reset
    input clk, resetn,
    //instruction
    output inst_sram_en,
    output [3:0] inst_sram_wen,
    output [31:0] inst_sram_addr, inst_sram_wdata,
    input [31:0] inst_sram_rdata,
    //data
    output data_sram_en,    
    output [3:0] data_sram_wen,
    output [31:0] data_sram_addr, data_sram_wdata,
    input [31:0] data_sram_rdata,
    //debug
    output [31:0] debug_wb_pc, debug_wb_rf_wdata,
    output [3:0] debug_wb_rf_wen,
    output [4:0] debug_wb_rf_wnum
    */

    input [5:0] int,

    input aclk,
    input aresetn,

    //axi
    //ar
    output [3:0] arid,
    output [31:0] araddr,
    output [7:0] arlen,
    output [2:0] arsize,
    output [1:0] arburst,
    output [1:0] arlock,
    output [3:0] arcache,
    output [2:0] arprot,
    output arvalid,
    input arready,

    //r
    input [3:0] rid,
    input [31:0] rdata,
    input [1:0] rresp,
    input rlast,
    input rvalid,
    output rready,

    //aw
    output [3:0] awid,
    output [31:0] awaddr,
    output [7:0] awlen,
    output [2:0] awsize,
    output [1:0] awburst,
    output [1:0] awlock,
    output [3:0] awcache,
    output [2:0] awprot,
    output awvalid,
    input awready,

    //w
    output [3:0] wid,
    output [31:0] wdata,
    output [3:0] wstrb,
    output wlast,
    output wvalid,
    input wready,

    //b
    input [3:0] bid,
    input [1:0] bresp,
    input bvalid,
    output bready,

    //debug
    output [31:0] debug_wb_pc, 
    output [31:0] debug_wb_rf_wdata,
    output [3:0] debug_wb_rf_wen,
    output [4:0] debug_wb_rf_wnum

    );

wire clk;
wire resetn;

//inst sram-like
wire inst_req;
wire inst_wr;
wire [1:0] inst_size;
wire [31:0] inst_addr;
wire [31:0] inst_wdata;
wire inst_addr_ok;
wire inst_data_ok;
wire [31:0] inst_rdata;

//data sram-like
wire data_req;
wire data_wr;
wire [1:0] data_size;
wire [31:0] data_addr;
wire [31:0] data_wdata;
wire data_addr_ok;
wire data_data_ok;
wire [31:0] data_rdata;

assign clk = aclk;
assign resetn = aresetn; //æ¢ä¸ªåå­—

cpu_axi_interface axiInterface (
    .clk(clk),
    .resetn(resetn),

    .inst_req(inst_req),
    .inst_wr(inst_wr),
    .inst_size(inst_size),
    .inst_addr(inst_addr),
    .inst_wdata(inst_wdata),
    .inst_addr_ok(inst_addr_ok),
    .inst_data_ok(inst_data_ok),
    .inst_rdata(inst_rdata),

    .data_req(data_req),
    .data_wr(data_wr),
    .data_size(data_size),
    .data_addr(data_addr),
    .data_wdata(data_wdata),
    .data_addr_ok(data_addr_ok),
    .data_data_ok(data_data_ok),
    .data_rdata(data_rdata),

    .arid(arid),
    .araddr(araddr),
    .arlen(arlen),
    .arsize(arsize),
    .arburst(arburst),
    .arlock(arlock),
    .arcache(arcache),
    .arprot(arprot),
    .arvalid(arvalid),
    .arready(arready),

    .rid(rid),
    .rdata(rdata),
    .rresp(rresp),
    .rlast(rlast),
    .rvalid(rvalid),
    .rready(rready),

    .awid(awid),
    .awaddr(awaddr),
    .awlen(awlen),
    .awsize(awsize),
    .awburst(awburst),
    .awlock(awlock),
    .awcache(awcache),
    .awprot(awprot),
    .awvalid(awvalid),
    .awready(awready),

    .wid(wid),
    .wdata(wdata),
    .wstrb(wstrb),
    .wlast(wlast),
    .wvalid(wvalid),
    .wready(wready),

    .bid(bid),
    .bresp(bresp),
    .bvalid(bvalid),
    .bready(bready)
);

//assign inst_sram_wen = 4'b0;

reg [31:0] CP0 [15:0]; //CP0[rt/rd, sel]  selå§‹ç»ˆä¸ºé›¶

wire InsExcepAdEL;
wire valid_in;
wire IF_ready_go, IF_allowin, IF_to_ID_valid;
reg IF_valid;
reg IF_InsExcepAdEL; //è®°å½•å–ï¿½?ï¿½æ˜¯å¦äº§ç”Ÿä¾‹ï¿????
wire IF_DelaySlot; //åˆ¤æ–­å½“å‰æŒ‡ä»¤æ˜¯å¦åœ¨å»¶è¿Ÿæ§½ï¿???

//ID parameter
wire ID_allowin, ID_to_EX_valid;
wire ID_valid;
wire ID_PCSrc; //æ˜¯å¦è·³è½¬ 1 è·³è½¬
wire [31:0] ID_PCBranch; //è·³è½¬PCåœ°å€
wire ID_Branch; //æ˜¯å¦ä¸ºåˆ†æ”¯è·³è½¬ins
wire [31:0] ID_NextPC;
wire [31:0] ID_PC;
wire [4:0] ID_rs;
wire [4:0] ID_rt;
wire [4:0] ID_rd;
wire [31:0] ID_UnSignExt_imm106;
wire [31:0] ID_Ext_imm150;
wire [31:0] ID_rdata1;
wire [31:0] ID_rdata2;
wire [4:0] ID_ALUControl; //aluè®¡ç®—
wire [25:0] ID_InsIdx; //jalçš„instr_index
wire ID_RegWrite; //æ§åˆ¶ä¿¡å· æ˜¯å¦å†™å›reg
wire ID_MemWrite; //æ˜¯å¦å†™Mem
wire ID_MemToReg; //æ˜¯å¦å°†å†…å­˜è¯»ç»“æœå†™å…¥reg
wire ID_RegDst; //ç›®çš„å¯„å­˜å™¨sel
wire ID_ALUSrc1; //é€‰æ‹©alusource1çš„val
wire ID_ALUSrc2; //é€‰æ‹©alusource2çš„val
wire ID_WriReg31; //æ˜¯å¦ç›´æ¥é€‰æ‹©31å·å¯„å­˜å™¨
wire ID_WriPCPlus8; //æ˜¯å¦ç›´æ¥ä¿å­˜ PC+8 ä½œç”¨åœ¨åˆ†æ”¯æŒ‡ä»¤ä¸­
wire ID_Stall; //é˜»å¡è¯‘ç é˜¶æ®µ *********************************************
wire ID_Div; //é™¤æ³•ä½¿èƒ½ä¿¡å·
wire ID_DivSigned; //æ˜¯å¦ä¸ºæœ‰ç¬¦å·é™¤æ³•
wire ID_Mul; //ä¹˜æ³•ä½¿èƒ½ä¿¡å·
wire ID_MulSigned; //æ˜¯å¦ä¸ºæœ‰ç¬¦å·ä¹˜æ³•
wire ID_SpecialRegWri; //æ˜¯å¦å†™ç‰¹æ®Šå¯„å­˜å™¨
wire ID_SpecialRegRead; //æ˜¯å¦è¯»ç‰¹æ®Šå¯„å­˜å™¨
wire [31:0] ID_ReadSpecialReg; //ç‰¹æ®Šå¯„å­˜å™¨çš„ï¿????
wire [1:0] ID_SpecialRegSel; //é€‰æ‹©HIæˆ–ï¿½?ï¿½LOå¯„å­˜ï¿????????? 01é€‰æ‹©lo 10é€‰æ‹©hi
wire [2:0] ID_MemDataWidth; //å†…å­˜æ•°æ®å®½åº¦
wire [1:0] ID_MemDataCombine; //æ‹¼åˆå†…å­˜æ•°æ®
wire [4:0] ID_CP0Sel;
wire ID_CP0Wri;
wire ID_ExcepSYS;
wire ID_ExcepBP;
wire ID_InsExcepAdEL;
wire ID_ExcepRI;
wire ID_DelaySlot;
wire ID_ERET;
wire ID_StallAnother;

//EX Parameter
wire EX_allowin, EX_to_ME_valid;
wire EX_valid;
wire EX_RegWrite;
wire [4:0] EX_WriteReg;
wire [31:0] EX_NextPC;
wire [31:0] EX_PC;
wire EX_MemWrite;
wire EX_MemToReg;
wire EX_WriPCPlus8;
wire EX_Mul;
wire EX_SpecialRegWri;
wire EX_SpecialRegRead;
wire [1:0] EX_SpecialRegSel;
wire [31:0] EX_ReadSpecialReg;
wire [31:0] EX_WriteData;
wire [31:0] EX_aluResult;
wire [31:0] EX_LOVal; //ä¿å­˜LOå¯„å­˜å™¨çš„ï¿?????????
wire [31:0] EX_HIVal; //ä¿å­˜HIå¯„å­˜å™¨çš„ï¿?????????
wire [2:0] EX_MemDataWidth;
wire [1:0] EX_MemDataCombine;
wire [31:0] EX_rdata2;
wire [4:0] EX_CP0Sel;
wire EX_CP0Wri;
wire EX_ExcepSYS;
wire EX_ExcepBP;
wire EX_ExcepOv;
wire EX_ExcepAdES;
wire EX_InsExcepAdEL;
wire EX_DataExcepAdEL;
wire EX_ExcepRI;
wire EX_DelaySlot;
wire EX_Excep; //EXé˜¶æ®µæ˜¯å¦å‡ºç°ä¾‹å¤–
wire EX_ERET;
wire EX_Stall;
reg EX_ExcepAll;

//ME Parameter
wire ME_ready_go, ME_allowin, ME_to_WB_valid;
reg ME_valid;
wire [31:0] ME_readData;
wire [31:0] ME_LOVal;
wire [31:0] ME_HIVal;
wire [63:0] ME_MulRes; //mulè®¡ç®—ç»“æœ
wire [31:0] ME_FinalData; //å¯„å­˜å™¨å†™å…¥ï¿½??
wire ME_Excep;
reg [31:0] ME_NextPC;
reg [31:0] ME_PC;
reg ME_MemToReg;
reg ME_WriPCPlus8;
reg [31:0] ME_aluResult;
reg ME_MemWrite;
reg [31:0] ME_WriteData;
reg [31:0] ME_OldLOVal;
reg [31:0] ME_OldHIVal;
reg [1:0] ME_SpecialRegSel;
reg [31:0] ME_ReadHiReg;
reg [31:0] ME_ReadLoReg;
reg ME_SpecialRegWri;
reg ME_SpecialRegRead;
reg ME_Mul;
reg [2:0] ME_MemDataWidth;
reg [1:0] ME_MemDataCombine;
reg [31:0] ME_rdata2;
reg [4:0] ME_WriteReg; //å†™å…¥å¯„å­˜å™¨å·
reg ME_RegWrite; //å¯„å­˜å™¨å†™ä½¿èƒ½
reg [31:0] ME_ReadSpecialReg;
reg [4:0] ME_CP0Sel;
reg ME_CP0Wri;
reg ME_ExcepSYS;
reg ME_ExcepBP;
reg ME_ExcepOv;
reg ME_ExcepAdES;
reg ME_InsExcepAdEL;
reg ME_DataExcepAdEL;
reg ME_ExcepRI;
reg ME_DelaySlot;
reg ME_ERET;
wire ME_Stall;
reg ME_StallEnable;

//WB parameter
wire WB_ready_go, WB_allowin;
wire WB_CP0SpecWri; //äº§ç”Ÿä¾‹å¤–æ—¶å¯¹CP0è¿›è¡Œï¿????
wire WB_ExcepEN; //å‡ºç°ä¾‹å¤–åˆ™æ— æ•ˆäº”çº§æµï¿????
wire [31:0] WB_FinalData;
wire [31:0] WB_TrueReadData;
wire [31:0] WB_TrueTrueReadData;
wire WB_ExcepInt; //ä¸­æ–­ä¾‹å¤–
reg WB_valid;
reg [31:0] WB_NextPC;
reg [31:0] WB_PC;
reg WB_MemToReg;
reg [31:0] WB_aluResult;
reg [31:0] WB_OldFinalData;
reg [2:0] WB_MemDataWidth;
reg [1:0] WB_MemDataCombine;
reg [31:0] WB_rdata2;
reg [31:0] WB_LOVal;
reg [31:0] WB_HIVal;
reg WB_SpecialRegWri;
reg [1:0] WB_SpecialRegSel;
reg WB_RegWrite;//å¯„å­˜å™¨å†™ä½¿èƒ½
reg [4:0] WB_WriteReg;
reg [31:0] WB_readData;
reg [4:0] WB_CP0Sel;
reg WB_CP0Wri;
reg WB_ExcepSYS;
reg WB_ExcepBP;
reg WB_ExcepOv;
reg WB_ExcepAdES;
reg WB_InsExcepAdEL;
reg WB_DataExcepAdEL;
reg WB_ExcepRI;
reg WB_DelaySlot;
reg WB_ERET;
wire WB_Stall;
reg WB_NewExcepInt;
reg WB_NewNewExcepInt;

wire [2:0] ForwardA; //srcA å‰ï¿½??
wire [2:0] ForwardB; //srcB
wire [2:0] ForwardCP0; //CP0å¯„å­˜å™¨çš„å‰é??

//IF
reg [31:0] PC;
wire [31:0] next_PC;
wire [31:0] ins_reg;
//reg [31:0] inst_addr_input;
wire IF_Stall; //IFé˜¶æ®µé˜»å¡ä¿¡å·
reg IF_StallEnable;
reg IF_instEnable;
reg [31:0] SpecialPC;
//reg SpecialEnable;
//reg SpeciallastEnable;

assign inst_wr = 1'b0;
assign inst_req = resetn && (ID_allowin || ID_StallAnother);
assign inst_size = 2'b10;
assign inst_addr = next_PC;
//assign inst_addr = next_PC;
assign inst_wdata = 32'b0;


always @(posedge clk) begin
    if (~resetn) begin
        IF_instEnable <= 1'b0;
        IF_StallEnable <= 1'b0;
    end
    else begin
        if (inst_addr_ok) begin
            IF_instEnable <= 1'b1;
            IF_StallEnable <= 1'b0;
        end
        else if (inst_data_ok && IF_instEnable) begin
            IF_StallEnable <= 1'b1;
            IF_instEnable <= 1'b0;
        end
    end
end

assign next_PC = (WB_ExcepEN) ? 32'hbfc00380 : (ID_PCSrc ? ID_PCBranch : (PC + 32'd4));

assign IF_Stall = ~(IF_StallEnable && inst_addr_ok);

assign valid_in = resetn;
assign IF_allowin = !IF_valid || IF_ready_go && ID_allowin;
assign IF_ready_go = ~IF_Stall;
assign IF_to_ID_valid = IF_valid && IF_ready_go;
assign ins_reg = inst_rdata;
assign InsExcepAdEL = ~(next_PC[1:0] == 2'b0);

always @(posedge clk) begin
    if (~resetn) begin
        IF_valid <= 1'b0;
        PC <= 32'hbfbffffc;
    end
    else if (IF_allowin) begin
        IF_valid <= valid_in;
    end
    
    if (valid_in && IF_allowin) begin
        PC <= next_PC;
        IF_InsExcepAdEL <= InsExcepAdEL;
    end
end

assign IF_DelaySlot = ID_Branch;

//ID
IDStage IDInterface(
    .clk(clk),
    .resetn(resetn),

    .next_PC(next_PC),
    .PC(PC),
    .ins_reg(ins_reg),
    .IF_InsExcepAdEL(IF_InsExcepAdEL),
    .IF_DelaySlot(IF_DelaySlot),

    .ID_Stall(ID_Stall || ID_StallAnother),
    .EX_allowin(EX_allowin),
    .IF_to_ID_valid(IF_to_ID_valid),

    .ME_FinalData(ME_FinalData),

    .WB_RegWrite(WB_RegWrite),
    .WB_valid(WB_valid),
    .WB_WriteReg(WB_WriteReg),
    .WB_FinalData(WB_FinalData),
    .WB_SpecialRegWri(WB_SpecialRegWri),
    .WB_SpecialRegSel(WB_SpecialRegSel),
    .WB_HIVal(WB_HIVal),
    .WB_LOVal(WB_LOVal),
    .WB_ExcepEN(WB_ExcepEN),
    .WB_ExcepInt(WB_ExcepInt),
    .WB_DelaySlot(WB_DelaySlot),
    .ME_InsExcepAdEL(ME_InsExcepAdEL),
    .EX_InsExcepAdEL(EX_InsExcepAdEL),

    .ForwardA(ForwardA),
    .ForwardB(ForwardB),

    .CP0BadVAddr(CP0[8]),
    .CP0Count(CP0[9]),
    .CP0Compare(CP0[11]),
    .CP0Status(CP0[12]),
    .CP0Cause(CP0[13]),
    .CP0EPC(CP0[14]),
    
    .ForwardCP0(ForwardCP0),
    .EX_rdata2(EX_rdata2),
    .ME_rdata2(ME_rdata2),
    .WB_rdata2(WB_rdata2),

    .ID_valid(ID_valid),
    .ID_allowin(ID_allowin),
    .ID_to_EX_valid(ID_to_EX_valid),

    .ID_NextPC(ID_NextPC),
    .ID_PC(ID_PC),

    .ID_rs(ID_rs),
    .ID_rt(ID_rt),
    .ID_rd(ID_rd),

    .ID_Ext_imm150(ID_Ext_imm150),
    .ID_UnSignExt_imm106(ID_UnSignExt_imm106),

    .ID_PCBranch(ID_PCBranch),
    .ID_PCSrc(ID_PCSrc),
    .ID_Branch(ID_Branch),

    .ID_ALUControl(ID_ALUControl),
    .ID_InsIdx(ID_InsIdx),
    .ID_RegWrite(ID_RegWrite),
    .ID_MemWrite(ID_MemWrite),
    .ID_MemToReg(ID_MemToReg),
    .ID_RegDst(ID_RegDst),
    .ID_ALUSrc1(ID_ALUSrc1),
    .ID_ALUSrc2(ID_ALUSrc2),
    .ID_WriReg31(ID_WriReg31),
    .ID_WriPCPlus8(ID_WriPCPlus8),
    .ID_rdata1(ID_rdata1),
    .ID_rdata2(ID_rdata2),
    .ID_Div(ID_Div),
    .ID_DivSigned(ID_DivSigned),
    .ID_Mul(ID_Mul),
    .ID_MulSigned(ID_MulSigned),
    .ID_SpecialRegWri(ID_SpecialRegWri),
    .ID_SpecialRegRead(ID_SpecialRegRead),
    .ID_ReadSpecialReg(ID_ReadSpecialReg),
    .ID_SpecialRegSel(ID_SpecialRegSel),
    .ID_MemDataWidth(ID_MemDataWidth),
    .ID_MemDataCombine(ID_MemDataCombine),
    .ID_DelaySlot(ID_DelaySlot),
    .ID_ERET(ID_ERET),

    .ID_CP0Sel(ID_CP0Sel),
    .ID_CP0Wri(ID_CP0Wri),

    .ID_ExcepSYS(ID_ExcepSYS),
    .ID_ExcepBP(ID_ExcepBP),
    .ID_InsExcepAdEL(ID_InsExcepAdEL),
    .ID_ExcepRI(ID_ExcepRI)
);

//EX
EXStage EXInterface (
    .clk(clk),
    .resetn(resetn),

    .ID_to_EX_valid(ID_to_EX_valid),

    .ME_allowin(ME_allowin),

    .ID_NextPC(ID_NextPC),
    .ID_PC(ID_PC),

    .ID_rs(ID_rs),
    .ID_rt(ID_rt),
    .ID_rd(ID_rd),

    .ID_UnSignExt_imm106(ID_UnSignExt_imm106),
    .ID_Ext_imm150(ID_Ext_imm150),

    .ID_rdata1(ID_rdata1),
    .ID_rdata2(ID_rdata2),

    .ID_ALUControl(ID_ALUControl),
    .ID_RegWrite(ID_RegWrite),
    .ID_MemWrite(ID_MemWrite),
    .ID_MemToReg(ID_MemToReg),
    .ID_RegDst(ID_RegDst),
    .ID_ALUSrc1(ID_ALUSrc1),
    .ID_ALUSrc2(ID_ALUSrc2),
    .ID_WriReg31(ID_WriReg31),
    .ID_WriPCPlus8(ID_WriPCPlus8),
    .ID_Stall(ID_Stall),
    .ID_MemDataWidth(ID_MemDataWidth),
    .ID_MemDataCombine(ID_MemDataCombine),
    .ID_DelaySlot(ID_DelaySlot),
    .ID_ERET(ID_ERET),

    .ID_CP0Sel(ID_CP0Sel),
    .ID_CP0Wri(ID_CP0Wri),

    .ID_Div(ID_Div),
    .ID_DivSigned(ID_DivSigned),
    .ID_Mul(ID_Mul),
    .ID_MulSigned(ID_MulSigned),
    
    .ID_SpecialRegWri(ID_SpecialRegWri),
    .ID_SpecialRegRead(ID_SpecialRegRead),
    .ID_SpecialRegSel(ID_SpecialRegSel),
    .ID_ReadSpecialReg(ID_ReadSpecialReg),

    .ID_ExcepSYS(ID_ExcepSYS),
    .ID_ExcepBP(ID_ExcepBP),
    .ID_InsExcepAdEL(ID_InsExcepAdEL),
    .ID_ExcepRI(ID_ExcepRI),

    .WB_ExcepEN(WB_ExcepEN),

    .EX_allowin(EX_allowin),
    .EX_to_ME_valid(EX_to_ME_valid),
    .EX_valid(EX_valid),
    .EX_Stall(EX_Stall),

    .EX_NextPC(EX_NextPC),
    .EX_PC(EX_PC),

    .EX_WriteReg(EX_WriteReg),
    .EX_RegWrite(EX_RegWrite),
    .EX_aluResult(EX_aluResult),
    .EX_MemToReg(EX_MemToReg),
    .EX_WriPCPlus8(EX_WriPCPlus8),
    .EX_MemWrite(EX_MemWrite),
    .EX_WriteData(EX_WriteData),
    .EX_MemDataWidth(EX_MemDataWidth),
    .EX_MemDataCombine(EX_MemDataCombine),
    .EX_rdata2(EX_rdata2),
    .EX_DelaySlot(EX_DelaySlot),
    .EX_ERET(EX_ERET),
    
    .EX_LOVal(EX_LOVal),
    .EX_HIVal(EX_HIVal),
    .EX_SpecialRegWri(EX_SpecialRegWri),
    .EX_SpecialRegRead(EX_SpecialRegRead),
    .EX_ReadSpecialReg(EX_ReadSpecialReg),
    .EX_Mul(EX_Mul),
    .EX_SpecialRegSel(EX_SpecialRegSel),

    .EX_CP0Sel(EX_CP0Sel),
    .EX_CP0Wri(EX_CP0Wri),

    .EX_ExcepSYS(EX_ExcepSYS),
    .EX_ExcepBP(EX_ExcepBP),
    .EX_ExcepOv(EX_ExcepOv),
    .EX_ExcepAdES(EX_ExcepAdES),
    .EX_InsExcepAdEL(EX_InsExcepAdEL),
    .EX_DataExcepAdEL(EX_DataExcepAdEL),
    .EX_ExcepRI(EX_ExcepRI),
    .EX_Excep(EX_Excep),

    //.data_sram_wen(data_sram_wen),
    //.data_sram_addr(data_sram_addr),
    //.data_sram_wdata(data_sram_wdata),
    .data_wr(data_wr),
    .data_size(data_size),
    .data_addr(data_addr),
    .data_wdata(data_wdata),
    .data_addr_ok(data_addr_ok),
    .data_data_ok(data_data_ok),
    
    .ME_MulRes(ME_MulRes)
);

//ME
assign ME_ready_go = ~ME_Stall || WB_ExcepEN;
assign ME_allowin = !ME_valid || ME_ready_go && WB_allowin;
assign ME_to_WB_valid = ME_valid && ME_ready_go;

//å­˜åœ¨ä¾‹å¤–å–æ¶ˆå†…å­˜ï¿????
assign data_req = (EX_MemToReg || EX_MemWrite) && EX_valid && ~(EX_Excep || EX_ExcepAll || (EX_DelaySlot && (ID_InsExcepAdEL || InsExcepAdEL))) ; //åŒæ­¥RAM ä¸Šä¸€æ‹è¾“å…¥ï¼Œ ä¸‹ä¸€æ‹å¾—åˆ°ç»“ï¿?????????
assign ME_readData = data_rdata;

always @(posedge EX_valid) begin
    if (~resetn) begin
        EX_ExcepAll <= 1'b0;
    end
    else begin
        EX_ExcepAll <= ME_Excep;
    end
end

//æ•°æ®è¯»å†™è¯·æ±‚ç”Ÿæ•ˆæ—¶ï¼Œæœªæ¥æ”¶åˆ°addr_okåˆ™é˜»å¡åœ¨EXé˜¶æ®µï¼Œæœªæ¥æ”¶åˆ°data_okåˆ™é˜»å¡åœ¨MEé˜¶æ®µ
assign EX_Stall = data_req && ~data_addr_ok;

always @(posedge clk) begin
    if (~resetn) begin
        ME_StallEnable <= 1'b0;
    end
    else begin
        if (data_addr_ok) begin
            ME_StallEnable <= 1'b1;
        end
        else if (data_data_ok) begin
            ME_StallEnable <= 1'b0;
        end
    end
end

assign ME_Stall = ME_StallEnable && ~data_data_ok;

always @(posedge clk) begin
    if (~resetn) begin
        ME_valid <= 1'b0;
    end
    else if (ME_allowin) begin
        ME_valid <= EX_to_ME_valid && ~WB_ExcepEN;
    end

    if (EX_to_ME_valid && ME_allowin) begin
        ME_NextPC <= EX_NextPC;
        ME_PC <= EX_PC;
        ME_WriteReg <= EX_WriteReg;
        ME_RegWrite <= EX_RegWrite;
        ME_aluResult <= EX_aluResult;
        ME_MemToReg <= EX_MemToReg;
        ME_WriPCPlus8 <= EX_WriPCPlus8;
        ME_MemWrite <= EX_MemWrite;
        ME_WriteData <= EX_WriteData;
        ME_OldLOVal <= EX_LOVal;
        ME_OldHIVal <= EX_HIVal;
        ME_SpecialRegWri <= EX_SpecialRegWri;
        ME_SpecialRegRead <= EX_SpecialRegRead;
        ME_ReadSpecialReg <= EX_ReadSpecialReg;
        ME_Mul <= EX_Mul;
        ME_SpecialRegSel <= EX_SpecialRegSel;
        ME_MemDataWidth <= EX_MemDataWidth;
        ME_MemDataCombine <= EX_MemDataCombine;
        ME_rdata2 <= EX_rdata2;
        ME_CP0Sel <= EX_CP0Sel;
        ME_CP0Wri <= EX_CP0Wri;
        ME_ExcepSYS <= EX_ExcepSYS;
        ME_ExcepBP <= EX_ExcepBP;
        ME_ExcepOv <= EX_ExcepOv;
        ME_ExcepAdES <= EX_ExcepAdES;
        ME_InsExcepAdEL <= EX_InsExcepAdEL;
        ME_DataExcepAdEL <= EX_DataExcepAdEL;
        ME_ExcepRI <= EX_ExcepRI;
        ME_DelaySlot <= EX_DelaySlot;
        ME_ERET <= EX_ERET;
    end
end
                           
assign ME_FinalData = ME_SpecialRegRead ? ME_ReadSpecialReg : (ME_WriPCPlus8 ? (ME_NextPC + 32'd4) : ME_aluResult); //jalç‰¹æ®Šå¤„ç†

assign ME_Excep = (ME_ExcepRI || ME_DataExcepAdEL || ME_InsExcepAdEL || ME_ExcepAdES || ME_ExcepOv || ME_ExcepBP || ME_ExcepSYS) && ME_valid;

//ä¹˜æ³•æ•°æ®å¤„ç†
assign ME_LOVal = ME_Mul ? ME_MulRes[31:0] : ME_OldLOVal;
assign ME_HIVal = ME_Mul ? ME_MulRes[63:32] : ME_OldHIVal;

//WB
assign WB_ready_go = ~WB_Stall;
assign WB_allowin = ~WB_Stall;

always @(posedge clk) begin
    if (~resetn) begin
        WB_valid <= 1'b0;
        WB_NewNewExcepInt <= 1'b0;
        WB_NewExcepInt <= 1'b0;
    end
    else if (WB_allowin) begin
        WB_valid <= ME_to_WB_valid && ~WB_ExcepEN;
    end

    if (ME_to_WB_valid && WB_allowin) begin
        WB_NextPC <= ME_NextPC;
        WB_PC <= ME_PC;
        WB_WriteReg <= ME_WriteReg;
        WB_RegWrite <= ME_RegWrite;
        WB_MemToReg <= ME_MemToReg;
        WB_aluResult <= ME_aluResult;
        WB_OldFinalData <= ME_FinalData;
        WB_LOVal <= ME_LOVal;
        WB_HIVal <= ME_HIVal;
        WB_SpecialRegWri <= ME_SpecialRegWri;
        WB_SpecialRegSel <= ME_SpecialRegSel;
        WB_readData <= ME_readData;
        WB_MemDataWidth <= ME_MemDataWidth;
        WB_MemDataCombine <= ME_MemDataCombine;
        WB_rdata2 <= ME_rdata2;
        WB_CP0Sel <= ME_CP0Sel;
        WB_CP0Wri <= ME_CP0Wri;
        WB_ExcepSYS <= ME_ExcepSYS;
        WB_ExcepBP <= ME_ExcepBP;
        WB_ExcepOv <= ME_ExcepOv;
        WB_ExcepAdES <= ME_ExcepAdES;
        WB_InsExcepAdEL <= ME_InsExcepAdEL;
        WB_DataExcepAdEL <= ME_DataExcepAdEL;
        WB_ExcepRI <= ME_ExcepRI;
        WB_DelaySlot <= ME_DelaySlot;
        WB_ERET <= ME_ERET;
        WB_NewExcepInt <= 1'b0;
        WB_NewNewExcepInt <= WB_NewExcepInt;
    end
end

//assign WB_FinalData = ME_WriPCPlus8 ? (WB_NextPC + 32'd4) : (WB_MemToReg ? WB_readData : WB_aluResult);
assign WB_TrueReadData = ({32{(WB_MemDataWidth == 3'b001 && WB_aluResult[1:0] == 2'b0)}} & {{24{WB_readData[7]}}, WB_readData[7:0]}) | 
                         ({32{(WB_MemDataWidth == 3'b001 && WB_aluResult[1:0] == 2'b1)}} & {{24{WB_readData[15]}}, WB_readData[15:8]}) | 
                         ({32{(WB_MemDataWidth == 3'b001 && WB_aluResult[1:0] == 2'b10)}} & {{24{WB_readData[23]}}, WB_readData[23:16]}) |
                         ({32{(WB_MemDataWidth == 3'b001 && WB_aluResult[1:0] == 2'b11)}} & {{24{WB_readData[31]}}, WB_readData[31:24]}) |
                         ({32{(WB_MemDataWidth == 3'b010 && WB_aluResult[1:0] == 2'b0)}} & {24'b0, WB_readData[7:0]}) | 
                         ({32{(WB_MemDataWidth == 3'b010 && WB_aluResult[1:0] == 2'b1)}} & {24'b0, WB_readData[15:8]}) | 
                         ({32{(WB_MemDataWidth == 3'b010 && WB_aluResult[1:0] == 2'b10)}} & {24'b0, WB_readData[23:16]}) |
                         ({32{(WB_MemDataWidth == 3'b010 && WB_aluResult[1:0] == 2'b11)}} & {24'b0, WB_readData[31:24]}) |                     
                         ({32{(WB_MemDataWidth == 3'b011 && WB_aluResult[1:0] == 2'b0)}} & {{16{WB_readData[15]}}, WB_readData[15:0]}) |
                         ({32{(WB_MemDataWidth == 3'b011 && WB_aluResult[1:0] == 2'b10)}} & {{16{WB_readData[31]}}, WB_readData[31:16]}) |
                         ({32{(WB_MemDataWidth == 3'b100 && WB_aluResult[1:0] == 2'b0)}} & {16'b0, WB_readData[15:0]}) |
                         ({32{(WB_MemDataWidth == 3'b100 && WB_aluResult[1:0] == 2'b10)}} & {16'b0, WB_readData[31:16]}) |
                         ({32{(WB_MemDataWidth == 3'b101)}} & WB_readData);

wire [7:0] MemData [3:0];
wire [7:0] regData [3:0];
wire [31:0] LWLRes;
wire [31:0] LWRRes;

assign regData[0] = WB_rdata2[7:0];
assign regData[1] = WB_rdata2[15:8];
assign regData[2] = WB_rdata2[23:16];
assign regData[3] = WB_rdata2[31:24];

assign MemData[0] = WB_TrueReadData[7:0];
assign MemData[1] = WB_TrueReadData[15:8];
assign MemData[2] = WB_TrueReadData[23:16];
assign MemData[3] = WB_TrueReadData[31:24];

assign LWLRes = {32{(WB_aluResult[1:0] == 2'b0)}} & {MemData[0], regData[2], regData[1], regData[0]} |
                {32{(WB_aluResult[1:0] == 2'b1)}} & {MemData[1], MemData[0], regData[1], regData[0]} |
                {32{(WB_aluResult[1:0] == 2'b10)}} & {MemData[2], MemData[1], MemData[0], regData[0]} |
                {32{(WB_aluResult[1:0] == 2'b11)}} & {MemData[3], MemData[2], MemData[1], MemData[0]};

assign LWRRes = {32{(WB_aluResult[1:0] == 2'b0)}} & {MemData[3], MemData[2], MemData[1], MemData[0]} |
                {32{(WB_aluResult[1:0] == 2'b1)}} & {regData[3], MemData[3], MemData[2], MemData[1]} |
                {32{(WB_aluResult[1:0] == 2'b10)}} & {regData[3], regData[2], MemData[3], MemData[2]} |
                {32{(WB_aluResult[1:0] == 2'b11)}} & {regData[3], regData[2], regData[1], MemData[3]};
            

assign WB_TrueTrueReadData = {32{(WB_MemDataCombine == 2'b01)}} & LWLRes | 
                             {32{(WB_MemDataCombine == 2'b10)}} & LWRRes |
                             {32{(WB_MemDataCombine == 2'b0)}} & WB_TrueReadData;

assign WB_FinalData = WB_MemToReg ? WB_TrueTrueReadData : WB_OldFinalData;

//CP0 count å¯„å­˜å™¨ä»¥1/2é¢‘ç‡è‡ªå¢
reg count;
always @(posedge clk) begin 
    if (~resetn) begin
        count <= 1'b0;
    end
    else begin
        count <= count + 1'b1;
        if (count) begin
            CP0[9] <= CP0[9] + 32'd1;
        end
    end
end

//è§¦å‘è®¡æ—¶å™¨ä¸­ï¿???
always @(posedge clk) begin
    if (CP0[9] == CP0[11]) begin
        CP0[13][30] <= 1'b1;
        CP0[13][15] <= 1'b1; //ç»‘å®šåœ¨ç¡¬ä»¶ä¸­ï¿???5å·ä¸Š
    end
    else begin
        CP0[13][30] <= 1'b0;
        CP0[13][15] <= 1'b0;
    end
end

//ä¸­æ–­é‡‡æ ·
assign WB_ExcepInt = (~CP0[12][1] && CP0[12][0] && (CP0[12][15:8] & CP0[13][15:8]));

//äº§ç”Ÿä¾‹å¤–çš„æŒ‡ä»¤ä¼šå–æ¶ˆå½“å‰æŒ‡ä»¤çš„æ‰€æœ‰æ•°æ®å†™ä½¿èƒ½
assign WB_CP0SpecWri = WB_ExcepSYS || WB_ExcepBP || WB_ExcepOv || WB_ExcepAdES || WB_InsExcepAdEL || WB_DataExcepAdEL || WB_ExcepRI || WB_NewNewExcepInt; //åˆ¤æ–­æ˜¯å¦äº§ç”Ÿä¾‹å¤–
assign WB_ExcepEN = WB_CP0SpecWri && WB_valid;

always @(posedge WB_ExcepInt) begin
    WB_NewExcepInt <= 1'b1;
end

//CP0å¯„å­˜å™¨å†™
always @(posedge clk) begin
    if (~resetn) begin
        CP0[12] <= {9'b0, 1'b1, 6'b0, 8'b0, 6'b0, 1'b0, 1'b0}; //statuså¯„å­˜å™¨åˆå§‹åŒ–
        CP0[13] <= {1'b0, 1'b0, 14'b0, 6'b0, 2'b0, 1'b0, 5'b0, 2'b0}; //cause
    end
    else if (WB_CP0SpecWri && WB_valid) begin //ä¾‹å¤–å“åº”
        
        if (~CP0[12][1]) begin //EXLï¿???1æ—¶ï¼ŒEPCåœ¨å‘ç”Ÿæ–°çš„ä¾‹å¤–æ—¶ä¸åšæ›´æ–°
            CP0[14] <= WB_DelaySlot ? (WB_PC - 32'd4) : WB_PC; //
            CP0[13][31] <= WB_DelaySlot;
        end

        CP0[12][1] <= 1'b1;

        if (WB_NewNewExcepInt) begin //æ§åˆ¶ä¾‹å¤–çš„ä¼˜å…ˆçº§
            CP0[13][6:2] <= 5'h00;
        end
        else if (WB_InsExcepAdEL) begin 
            CP0[13][6:2] <= 5'h04;
            CP0[8] <= WB_PC;
        end
        else if (WB_ExcepRI) begin
            CP0[13][6:2] <= 5'h0a;
        end
        else if (WB_ExcepOv) begin
            CP0[13][6:2] <= 5'h0c;
        end 
        else if (WB_ExcepBP) begin
            CP0[13][6:2] <= 5'h09;
        end 
        else if (WB_ExcepSYS) begin
            CP0[13][6:2] <= 5'h08;
        end 
        else if (WB_ExcepAdES) begin
            CP0[13][6:2] <= 5'h05;
            CP0[8] <= WB_aluResult;
        end
        else if (WB_DataExcepAdEL) begin
            CP0[13][6:2] <= 5'h04;
            CP0[8] <= WB_aluResult;
        end

    end
    else if (WB_CP0Wri && WB_valid) begin //ç”±æŒ‡ä»¤æ§åˆ¶çš„CP0ï¿???? 

        if (WB_CP0Sel == 5'd9) begin //æ§åˆ¶è¯»å†™æƒé™
            CP0[9] <= WB_rdata2;
        end
        else if (WB_CP0Sel == 5'd11) begin
            CP0[11] <= WB_rdata2;
            CP0[13][30] <= 1'b0;
        end
        else if (WB_CP0Sel == 5'd12) begin
            CP0[12][15:8] <= WB_rdata2[15:8];
            CP0[12][1:0] <= WB_rdata2[1:0];
        end 
        else if (WB_CP0Sel == 5'd13) begin
            CP0[13][9:8] <= WB_rdata2[9:8];
        end
        else if (WB_CP0Sel == 5'd14) begin
            CP0[14] <= WB_rdata2;
        end 

    end
    
    if (resetn && WB_valid && WB_ERET) begin
        CP0[12][1] <= 1'b0;
    end
    
end

assign debug_wb_pc = WB_PC;
assign debug_wb_rf_wen = {4{WB_RegWrite && WB_valid && (~WB_ExcepEN) && ~(WB_DelaySlot && (ME_InsExcepAdEL || EX_InsExcepAdEL || IF_InsExcepAdEL))}}; //è·³è½¬å‡ºç°æ— æ•ˆæŒ‡ä»¤ï¼Œåˆ†æ”¯å»¶è¿Ÿæ§½å†…çš„æŒ‡ä»¤æ— æ•ˆ
assign debug_wb_rf_wnum = WB_WriteReg;
assign debug_wb_rf_wdata = WB_FinalData;

//å†²çªï¿?????????æµ‹å•ï¿?????????
//wire [2:0] ForwardA;
//wire [2:0] ForwardB;

assign ID_Stall = (ForwardA[0] || ForwardB[0]) || ((ForwardA[1] || ForwardB[1]) && ME_MemToReg) || 
                  (ID_valid && ID_SpecialRegRead && EX_SpecialRegWri && EX_valid && ((ID_SpecialRegSel[0] && EX_SpecialRegSel[0]) || (ID_SpecialRegSel[1] && EX_SpecialRegSel[1]))) ||
                  (ID_valid && ID_SpecialRegRead && ME_SpecialRegWri && ME_valid && ((ID_SpecialRegSel[0] && ME_SpecialRegSel[0]) || (ID_SpecialRegSel[1] && ME_SpecialRegSel[1])));

assign ID_StallAnother = ID_PCSrc && ~(IF_StallEnable && inst_addr_ok);
assign WB_Stall = WB_ExcepEN && ~(IF_StallEnable && inst_addr_ok);

assign ForwardA[0] = (ID_rs == EX_WriteReg) && EX_valid && EX_RegWrite;
assign ForwardA[1] = (ID_rs == ME_WriteReg) && ME_valid && ME_RegWrite;
assign ForwardA[2] = (ID_rs == WB_WriteReg) && WB_valid && WB_RegWrite;
assign ForwardB[0] = (ID_rt == EX_WriteReg) && EX_valid && EX_RegWrite;
assign ForwardB[1] = (ID_rt == ME_WriteReg) && ME_valid && ME_RegWrite;
assign ForwardB[2] = (ID_rt == WB_WriteReg) && WB_valid && WB_RegWrite;

assign ForwardCP0[0] = (ID_CP0Sel == EX_CP0Sel) && EX_valid && EX_CP0Wri;
assign ForwardCP0[1] = (ID_CP0Sel == ME_CP0Sel) && ME_valid && ME_CP0Wri;
assign ForwardCP0[2] = (ID_CP0Sel == WB_CP0Sel) && WB_valid && WB_CP0Wri;

endmodule



