#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct 31 15:38:02 2020
# Process ID: 16332
# Current directory: /home/ubuntu/work/ic/gcd/euclid
# Command line: vivado euclid.xpr
# Log file: /home/ubuntu/work/ic/gcd/euclid/vivado.log
# Journal file: /home/ubuntu/work/ic/gcd/euclid/vivado.jou
#-----------------------------------------------------------
start_gui
open_project euclid.xpr
update_compile_order -fileset sources_1
close [ open /home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/compare.v w ]
add_files /home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/compare.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top compare [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -unique_pins -cells [get_cells {iCompA_IBUF[0]_inst}] -name timing_3
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -unique_pins -cells [get_cells {iCompA_IBUF[31]_inst}] -name timing_1
save_constraints
close_design
synth_design -rtl -name rtl_1
open_run synth_1 -name synth_1
close [ open /home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/Sub.v w ]
add_files /home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/Sub.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Sub [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -cells [get_cells {iCompA_IBUF[0]_inst}] -name timing_1
close [ open /home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/shift.v w ]
add_files /home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/shift.v
close [ open /home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/lut.v w ]
add_files /home/ubuntu/work/ic/gcd/euclid/euclid.srcs/sources_1/new/lut.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top shift [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
