
*** Running vivado
    with args -log wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source wrapper.tcl -notrace
Command: synth_design -top wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14840
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1076.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wrapper' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/resource_test0/resource_test0.srcs/sources_1/new/wrapper.vhd:56]
	Parameter MAX_INPUT_SIZE bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter MAX_INPUT_SIZE bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'data_buffer' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:10' bound to instance 'data_buffer_dut' of component 'data_buffer' [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/resource_test0/resource_test0.srcs/sources_1/new/wrapper.vhd:279]
INFO: [Synth 8-638] synthesizing module 'data_buffer' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:44]
	Parameter MAX_INPUT_SIZE bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:17]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff' (1#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:17]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:192]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_buffer' (2#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd:44]
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 16 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'weight_buffer' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/weight_buffer.vhd:45]
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 16 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'w_sticker' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/w_sticker.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'w_sticker' (3#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/w_sticker.vhd:35]
	Parameter DATA_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DIS_RAM_SP' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/DIS_RAM_SP.vhd:24]
	Parameter DATA_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DIS_RAM_SP' (4#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/DIS_RAM_SP.vhd:24]
	Parameter DATA_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/weight_buffer.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'weight_buffer' (5#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/weight_buffer.vhd:45]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'main_fsm' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/main_fsm.vhd:56]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'main_fsm' (6#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/main_fsm.vhd:56]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/ALU.vhd:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/ALU.vhd:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MAX_INPUT_SIZE bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_ADDR_RAM_2D_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter ROW_BIT_WIDTH bound to: 5 - type: integer 
	Parameter COL_BIT_WIDTH bound to: 10 - type: integer 
	Parameter RAM_DEPTH bound to: 16384 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ACCU' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/ACCU.vhd:69]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter MAX_INPUT_SIZE bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_ADDR_RAM_2D_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter ROW_BIT_WIDTH bound to: 5 - type: integer 
	Parameter COL_BIT_WIDTH bound to: 10 - type: integer 
	Parameter RAM_DEPTH bound to: 16384 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DEPTH bound to: 16384 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM_SP' [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/BRAM_SP.vhd:23]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DEPTH bound to: 16384 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_SP' (8#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/BRAM_SP.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ACCU' (9#1) [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/ip_repo/MyAcc_3.0/hdl/ACCU.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'wrapper' (10#1) [D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/resource_test0/resource_test0.srcs/sources_1/new/wrapper.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1076.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1076.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1076.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1076.797 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input   64 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 13    
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 13    
	               32 Bit    Registers := 185   
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	              32x32  Multipliers := 10    
+---RAMs : 
	            1024K Bit	(16384 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  800 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 179   
	   2 Input    9 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 40    
	  10 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP minusOp, operation Mode is: (C:0xffffffffffff)+A*B.
DSP Report: operator minusOp is absorbed into DSP minusOp.
DSP Report: operator L is absorbed into DSP minusOp.
DSP Report: Generating DSP mult_tmp10, operation Mode is: A*B.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp10.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp10.
DSP Report: Generating DSP mult_tmp1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp1_reg is absorbed into DSP mult_tmp1_reg.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp1_reg.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp1_reg.
DSP Report: Generating DSP mult_tmp10, operation Mode is: A*B.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp10.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp10.
DSP Report: Generating DSP mult_tmp1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp1_reg is absorbed into DSP mult_tmp1_reg.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp1_reg.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp1_reg.
DSP Report: Generating DSP mult_tmp20, operation Mode is: A*B.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp20.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp20.
DSP Report: Generating DSP mult_tmp2_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp2_reg is absorbed into DSP mult_tmp2_reg.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp2_reg.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp2_reg.
DSP Report: Generating DSP mult_tmp20, operation Mode is: A*B.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp20.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp20.
DSP Report: Generating DSP mult_tmp2_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp2_reg is absorbed into DSP mult_tmp2_reg.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp2_reg.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp2_reg.
DSP Report: Generating DSP mult_tmp30, operation Mode is: A*B.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp30.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp30.
DSP Report: Generating DSP mult_tmp3_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp3_reg is absorbed into DSP mult_tmp3_reg.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp3_reg.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp3_reg.
DSP Report: Generating DSP mult_tmp30, operation Mode is: A*B.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp30.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp30.
DSP Report: Generating DSP mult_tmp3_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp3_reg is absorbed into DSP mult_tmp3_reg.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp3_reg.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp3_reg.
DSP Report: Generating DSP mult_tmp40, operation Mode is: A*B.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp40.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp40.
DSP Report: Generating DSP mult_tmp4_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp4_reg is absorbed into DSP mult_tmp4_reg.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp4_reg.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp4_reg.
DSP Report: Generating DSP mult_tmp40, operation Mode is: A*B.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp40.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp40.
DSP Report: Generating DSP mult_tmp4_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp4_reg is absorbed into DSP mult_tmp4_reg.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp4_reg.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp4_reg.
DSP Report: Generating DSP mult_tmp00, operation Mode is: A*B.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp00.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp00.
DSP Report: Generating DSP mult_tmp0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp0_reg is absorbed into DSP mult_tmp0_reg.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp0_reg.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp0_reg.
DSP Report: Generating DSP mult_tmp00, operation Mode is: A*B.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp00.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp00.
DSP Report: Generating DSP mult_tmp0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp0_reg is absorbed into DSP mult_tmp0_reg.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp0_reg.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp0_reg.
DSP Report: Generating DSP mult_tmp10, operation Mode is: A*B.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp10.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp10.
DSP Report: Generating DSP mult_tmp1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp1_reg is absorbed into DSP mult_tmp1_reg.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp1_reg.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp1_reg.
DSP Report: Generating DSP mult_tmp10, operation Mode is: A*B.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp10.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp10.
DSP Report: Generating DSP mult_tmp1_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp1_reg is absorbed into DSP mult_tmp1_reg.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp1_reg.
DSP Report: operator mult_tmp10 is absorbed into DSP mult_tmp1_reg.
DSP Report: Generating DSP mult_tmp20, operation Mode is: A*B.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp20.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp20.
DSP Report: Generating DSP mult_tmp2_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp2_reg is absorbed into DSP mult_tmp2_reg.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp2_reg.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp2_reg.
DSP Report: Generating DSP mult_tmp20, operation Mode is: A*B.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp20.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp20.
DSP Report: Generating DSP mult_tmp2_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp2_reg is absorbed into DSP mult_tmp2_reg.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp2_reg.
DSP Report: operator mult_tmp20 is absorbed into DSP mult_tmp2_reg.
DSP Report: Generating DSP mult_tmp30, operation Mode is: A*B.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp30.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp30.
DSP Report: Generating DSP mult_tmp3_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp3_reg is absorbed into DSP mult_tmp3_reg.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp3_reg.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp3_reg.
DSP Report: Generating DSP mult_tmp30, operation Mode is: A*B.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp30.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp30.
DSP Report: Generating DSP mult_tmp3_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp3_reg is absorbed into DSP mult_tmp3_reg.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp3_reg.
DSP Report: operator mult_tmp30 is absorbed into DSP mult_tmp3_reg.
DSP Report: Generating DSP mult_tmp40, operation Mode is: A*B.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp40.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp40.
DSP Report: Generating DSP mult_tmp4_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp4_reg is absorbed into DSP mult_tmp4_reg.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp4_reg.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp4_reg.
DSP Report: Generating DSP mult_tmp40, operation Mode is: A*B.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp40.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp40.
DSP Report: Generating DSP mult_tmp4_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp4_reg is absorbed into DSP mult_tmp4_reg.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp4_reg.
DSP Report: operator mult_tmp40 is absorbed into DSP mult_tmp4_reg.
DSP Report: Generating DSP mult_tmp00, operation Mode is: A*B.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp00.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp00.
DSP Report: Generating DSP mult_tmp0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp0_reg is absorbed into DSP mult_tmp0_reg.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp0_reg.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp0_reg.
DSP Report: Generating DSP mult_tmp00, operation Mode is: A*B.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp00.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp00.
DSP Report: Generating DSP mult_tmp0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_tmp0_reg is absorbed into DSP mult_tmp0_reg.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp0_reg.
DSP Report: operator mult_tmp00 is absorbed into DSP mult_tmp0_reg.
DSP Report: Generating DSP n_state3, operation Mode is: (C:0xffffffffffff)+A*B.
DSP Report: operator n_state3 is absorbed into DSP n_state3.
DSP Report: operator n_state4 is absorbed into DSP n_state3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:13 . Memory (MB): peak = 1213.305 ; gain = 136.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|accum_dut   | BRAM0/RAM_reg | 16 K x 64(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------+--------------+-----------+----------------------+-----------------+
|Module Name       | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+------------------+--------------+-----------+----------------------+-----------------+
|weight_buffer_dut | ram0/RAM_reg | Implied   | 8 x 800              | RAM16X1S x 800	 | 
|weight_buffer_dut | ram1/RAM_reg | Implied   | 8 x 800              | RAM16X1S x 800	 | 
+------------------+--------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main_fsm    | (C:0xffffffffffff)+A*B | 16     | 8      | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ACCU        | (C:0xffffffffffff)+A*B | 17     | 17     | 1      | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 1213.305 ; gain = 136.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|accum_dut   | BRAM0/RAM_reg | 16 K x 64(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------+--------------+-----------+----------------------+-----------------+
|Module Name       | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+------------------+--------------+-----------+----------------------+-----------------+
|weight_buffer_dut | ram0/RAM_reg | Implied   | 8 x 800              | RAM16X1S x 800	 | 
|weight_buffer_dut | ram1/RAM_reg | Implied   | 8 x 800              | RAM16X1S x 800	 | 
+------------------+--------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accum_dut/BRAM0/RAM_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:20 . Memory (MB): peak = 1213.305 ; gain = 136.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:24 . Memory (MB): peak = 1213.305 ; gain = 136.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:24 . Memory (MB): peak = 1213.305 ; gain = 136.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 1213.305 ; gain = 136.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 1213.305 ; gain = 136.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 1213.305 ; gain = 136.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 1213.305 ; gain = 136.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   285|
|3     |DSP48E1  |    42|
|4     |LUT1     |   129|
|5     |LUT2     |  1656|
|6     |LUT3     |  4267|
|7     |LUT4     |   734|
|8     |LUT5     |  1585|
|9     |LUT6     |  1323|
|10    |MUXF7    |    29|
|11    |MUXF8    |     6|
|12    |RAM16X1S |  1600|
|13    |RAMB36E1 |    32|
|14    |FDCE     |  5125|
|15    |FDPE     |    18|
|16    |FDRE     |  1392|
|17    |IBUF     |   122|
|18    |OBUF     |    36|
|19    |OBUFT    |     4|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+--------------+------+
|      |Instance                       |Module        |Cells |
+------+-------------------------------+--------------+------+
|1     |top                            |              | 18387|
|2     |  accum_dut                    |ACCU          |   550|
|3     |    BRAM0                      |BRAM_SP       |   301|
|4     |  alu0_dut                     |ALU           |   912|
|5     |  alu1_dut                     |ALU_0         |   912|
|6     |  data_buffer_dut              |data_buffer   | 10823|
|7     |    \FF_GEN[0].FFX.ddfx        |dff           |    33|
|8     |    \FF_GEN[100].FFX.ddfx      |dff_2         |    65|
|9     |    \FF_GEN[101].FFX.ddfx      |dff_3         |    33|
|10    |    \FF_GEN[102].FFX.ddfx      |dff_4         |    33|
|11    |    \FF_GEN[103].FFX.ddfx      |dff_5         |    33|
|12    |    \FF_GEN[104].FFX.ddfx      |dff_6         |    34|
|13    |    \FF_GEN[105].FFX.ddfx      |dff_7         |    34|
|14    |    \FF_GEN[106].FFX.ddfx      |dff_8         |    39|
|15    |    \FF_GEN[107].FFX.ddfx      |dff_9         |    33|
|16    |    \FF_GEN[108].FFX.ddfx      |dff_10        |    34|
|17    |    \FF_GEN[109].FFX.ddfx      |dff_11        |    34|
|18    |    \FF_GEN[10].FFX.ddfx       |dff_12        |    33|
|19    |    \FF_GEN[110].FFX.ddfx      |dff_13        |    34|
|20    |    \FF_GEN[111].FFX.ddfx      |dff_14        |    34|
|21    |    \FF_GEN[112].FFX.ddfx      |dff_15        |    33|
|22    |    \FF_GEN[113].FFX.ddfx      |dff_16        |    33|
|23    |    \FF_GEN[114].FFX.ddfx      |dff_17        |    33|
|24    |    \FF_GEN[115].FFX.ddfx      |dff_18        |    33|
|25    |    \FF_GEN[116].FFX.ddfx      |dff_19        |    34|
|26    |    \FF_GEN[117].FFX.ddfx      |dff_20        |    34|
|27    |    \FF_GEN[118].FFX.ddfx      |dff_21        |    34|
|28    |    \FF_GEN[119].FFX.ddfx      |dff_22        |    33|
|29    |    \FF_GEN[11].FFX.ddfx       |dff_23        |    33|
|30    |    \FF_GEN[120].FFX.ddfx      |dff_24        |    34|
|31    |    \FF_GEN[121].FFX.ddfx      |dff_25        |    33|
|32    |    \FF_GEN[122].FFX.ddfx      |dff_26        |    33|
|33    |    \FF_GEN[123].FFX.ddfx      |dff_27        |    33|
|34    |    \FF_GEN[124].FFX.ddfx      |dff_28        |    33|
|35    |    \FF_GEN[125].FFX.ddfx      |dff_29        |    33|
|36    |    \FF_GEN[126].FFX.ddfx      |dff_30        |    33|
|37    |    \FF_GEN[127].FFX.ddfx      |dff_31        |    33|
|38    |    \FF_GEN[128].FFX.ddfx      |dff_32        |  1089|
|39    |    \FF_GEN[129].FFX.ddfx      |dff_33        |    97|
|40    |    \FF_GEN[12].FFX.ddfx       |dff_34        |    34|
|41    |    \FF_GEN[130].FFX.ddfx      |dff_35        |    97|
|42    |    \FF_GEN[131].FFX.ddfx      |dff_36        |    97|
|43    |    \FF_GEN[132].FFX.ddfx      |dff_37        |    98|
|44    |    \FF_GEN[133].FFX.ddfx      |dff_38        |    68|
|45    |    \FF_GEN[134].FFX.ddfx      |dff_39        |    65|
|46    |    \FF_GEN[135].FFX.ddfx      |dff_40        |    65|
|47    |    \FF_GEN[136].FFX.ddfx      |dff_41        |    65|
|48    |    \FF_GEN[137].FFX.ddfx      |dff_42        |    65|
|49    |    \FF_GEN[138].FFX.ddfx      |dff_43        |    65|
|50    |    \FF_GEN[139].FFX.ddfx      |dff_44        |    65|
|51    |    \FF_GEN[13].FFX.ddfx       |dff_45        |    33|
|52    |    \FF_GEN[140].FFX.ddfx      |dff_46        |    65|
|53    |    \FF_GEN[141].FFX.ddfx      |dff_47        |    65|
|54    |    \FF_GEN[142].FFX.ddfx      |dff_48        |    65|
|55    |    \FF_GEN[143].FFX.ddfx      |dff_49        |    65|
|56    |    \FF_GEN[144].FFX.ddfx      |dff_50        |    65|
|57    |    \FF_GEN[145].FFX.ddfx      |dff_51        |    65|
|58    |    \FF_GEN[146].FFX.ddfx      |dff_52        |    65|
|59    |    \FF_GEN[147].FFX.ddfx      |dff_53        |    65|
|60    |    \FF_GEN[148].FFX.ddfx      |dff_54        |    65|
|61    |    \FF_GEN[149].FFX.ddfx      |dff_55        |    65|
|62    |    \FF_GEN[14].FFX.ddfx       |dff_56        |    34|
|63    |    \FF_GEN[150].FFX.ddfx      |dff_57        |    65|
|64    |    \FF_GEN[151].FFX.ddfx      |dff_58        |    66|
|65    |    \FF_GEN[152].FFX.ddfx      |dff_59        |    66|
|66    |    \FF_GEN[153].FFX.ddfx      |dff_60        |    66|
|67    |    \FF_GEN[154].FFX.ddfx      |dff_61        |    66|
|68    |    \FF_GEN[155].FFX.ddfx      |dff_62        |    67|
|69    |    \FF_GEN[156].FFX.ddfx      |dff_63        |    66|
|70    |    \FF_GEN[157].FFX.ddfx      |dff_64        |    66|
|71    |    \FF_GEN[158].FFX.ddfx      |dff_65        |    66|
|72    |    \FF_GEN[159].FF_LAST.dffl  |dff_66        |    65|
|73    |    \FF_GEN[15].FFX.ddfx       |dff_67        |    33|
|74    |    \FF_GEN[16].FFX.ddfx       |dff_68        |    33|
|75    |    \FF_GEN[17].FFX.ddfx       |dff_69        |    35|
|76    |    \FF_GEN[18].FFX.ddfx       |dff_70        |    33|
|77    |    \FF_GEN[19].FFX.ddfx       |dff_71        |    33|
|78    |    \FF_GEN[1].FFX.ddfx        |dff_72        |    34|
|79    |    \FF_GEN[20].FFX.ddfx       |dff_73        |    34|
|80    |    \FF_GEN[21].FFX.ddfx       |dff_74        |    34|
|81    |    \FF_GEN[22].FFX.ddfx       |dff_75        |    34|
|82    |    \FF_GEN[23].FFX.ddfx       |dff_76        |    34|
|83    |    \FF_GEN[24].FFX.ddfx       |dff_77        |    34|
|84    |    \FF_GEN[25].FFX.ddfx       |dff_78        |    33|
|85    |    \FF_GEN[26].FFX.ddfx       |dff_79        |    33|
|86    |    \FF_GEN[27].FFX.ddfx       |dff_80        |    33|
|87    |    \FF_GEN[28].FFX.ddfx       |dff_81        |    34|
|88    |    \FF_GEN[29].FFX.ddfx       |dff_82        |    33|
|89    |    \FF_GEN[2].FFX.ddfx        |dff_83        |    40|
|90    |    \FF_GEN[30].FFX.ddfx       |dff_84        |    35|
|91    |    \FF_GEN[31].FFX.ddfx       |dff_85        |    32|
|92    |    \FF_GEN[32].FFX.ddfx       |dff_86        |   960|
|93    |    \FF_GEN[33].FFX.ddfx       |dff_87        |    32|
|94    |    \FF_GEN[34].FFX.ddfx       |dff_88        |    32|
|95    |    \FF_GEN[35].FFX.ddfx       |dff_89        |    96|
|96    |    \FF_GEN[36].FFX.ddfx       |dff_90        |    96|
|97    |    \FF_GEN[37].FFX.ddfx       |dff_91        |    64|
|98    |    \FF_GEN[38].FFX.ddfx       |dff_92        |    64|
|99    |    \FF_GEN[39].FFX.ddfx       |dff_93        |    32|
|100   |    \FF_GEN[3].FFX.ddfx        |dff_94        |    65|
|101   |    \FF_GEN[40].FFX.ddfx       |dff_95        |    32|
|102   |    \FF_GEN[41].FFX.ddfx       |dff_96        |    32|
|103   |    \FF_GEN[42].FFX.ddfx       |dff_97        |    64|
|104   |    \FF_GEN[43].FFX.ddfx       |dff_98        |    64|
|105   |    \FF_GEN[44].FFX.ddfx       |dff_99        |    32|
|106   |    \FF_GEN[45].FFX.ddfx       |dff_100       |    32|
|107   |    \FF_GEN[46].FFX.ddfx       |dff_101       |    32|
|108   |    \FF_GEN[47].FFX.ddfx       |dff_102       |    32|
|109   |    \FF_GEN[48].FFX.ddfx       |dff_103       |    32|
|110   |    \FF_GEN[49].FFX.ddfx       |dff_104       |    32|
|111   |    \FF_GEN[4].FFX.ddfx        |dff_105       |    65|
|112   |    \FF_GEN[50].FFX.ddfx       |dff_106       |    32|
|113   |    \FF_GEN[51].FFX.ddfx       |dff_107       |    64|
|114   |    \FF_GEN[52].FFX.ddfx       |dff_108       |    32|
|115   |    \FF_GEN[53].FFX.ddfx       |dff_109       |    32|
|116   |    \FF_GEN[54].FFX.ddfx       |dff_110       |    32|
|117   |    \FF_GEN[55].FFX.ddfx       |dff_111       |    64|
|118   |    \FF_GEN[56].FFX.ddfx       |dff_112       |    64|
|119   |    \FF_GEN[57].FFX.ddfx       |dff_113       |    64|
|120   |    \FF_GEN[58].FFX.ddfx       |dff_114       |    64|
|121   |    \FF_GEN[59].FFX.ddfx       |dff_115       |    64|
|122   |    \FF_GEN[5].FFX.ddfx        |dff_116       |    34|
|123   |    \FF_GEN[60].FFX.ddfx       |dff_117       |    64|
|124   |    \FF_GEN[61].FFX.ddfx       |dff_118       |    64|
|125   |    \FF_GEN[62].FFX.ddfx       |dff_119       |    64|
|126   |    \FF_GEN[63].FFX.ddfx       |dff_120       |    64|
|127   |    \FF_GEN[64].FFX.ddfx       |dff_121       |   512|
|128   |    \FF_GEN[65].FFX.ddfx       |dff_122       |    32|
|129   |    \FF_GEN[66].FFX.ddfx       |dff_123       |    32|
|130   |    \FF_GEN[67].FFX.ddfx       |dff_124       |    64|
|131   |    \FF_GEN[68].FFX.ddfx       |dff_125       |    64|
|132   |    \FF_GEN[69].FFX.ddfx       |dff_126       |    64|
|133   |    \FF_GEN[6].FFX.ddfx        |dff_127       |    32|
|134   |    \FF_GEN[70].FFX.ddfx       |dff_128       |    64|
|135   |    \FF_GEN[71].FFX.ddfx       |dff_129       |    32|
|136   |    \FF_GEN[72].FFX.ddfx       |dff_130       |    32|
|137   |    \FF_GEN[73].FFX.ddfx       |dff_131       |    32|
|138   |    \FF_GEN[74].FFX.ddfx       |dff_132       |    64|
|139   |    \FF_GEN[75].FFX.ddfx       |dff_133       |    64|
|140   |    \FF_GEN[76].FFX.ddfx       |dff_134       |    32|
|141   |    \FF_GEN[77].FFX.ddfx       |dff_135       |    32|
|142   |    \FF_GEN[78].FFX.ddfx       |dff_136       |    32|
|143   |    \FF_GEN[79].FFX.ddfx       |dff_137       |    32|
|144   |    \FF_GEN[7].FFX.ddfx        |dff_138       |    33|
|145   |    \FF_GEN[80].FFX.ddfx       |dff_139       |    32|
|146   |    \FF_GEN[81].FFX.ddfx       |dff_140       |    32|
|147   |    \FF_GEN[82].FFX.ddfx       |dff_141       |    32|
|148   |    \FF_GEN[83].FFX.ddfx       |dff_142       |    64|
|149   |    \FF_GEN[84].FFX.ddfx       |dff_143       |    32|
|150   |    \FF_GEN[85].FFX.ddfx       |dff_144       |    32|
|151   |    \FF_GEN[86].FFX.ddfx       |dff_145       |    32|
|152   |    \FF_GEN[87].FFX.ddfx       |dff_146       |    64|
|153   |    \FF_GEN[88].FFX.ddfx       |dff_147       |    64|
|154   |    \FF_GEN[89].FFX.ddfx       |dff_148       |    64|
|155   |    \FF_GEN[8].FFX.ddfx        |dff_149       |    35|
|156   |    \FF_GEN[90].FFX.ddfx       |dff_150       |    64|
|157   |    \FF_GEN[91].FFX.ddfx       |dff_151       |    64|
|158   |    \FF_GEN[92].FFX.ddfx       |dff_152       |    64|
|159   |    \FF_GEN[93].FFX.ddfx       |dff_153       |    64|
|160   |    \FF_GEN[94].FFX.ddfx       |dff_154       |    64|
|161   |    \FF_GEN[95].FFX.ddfx       |dff_155       |    64|
|162   |    \FF_GEN[96].FFX.ddfx       |dff_156       |   661|
|163   |    \FF_GEN[97].FFX.ddfx       |dff_157       |    97|
|164   |    \FF_GEN[98].FFX.ddfx       |dff_158       |    97|
|165   |    \FF_GEN[99].FFX.ddfx       |dff_159       |    66|
|166   |    \FF_GEN[9].FFX.ddfx        |dff_160       |    33|
|167   |  main_fsm_dut                 |main_fsm      |   583|
|168   |  weight_buffer_dut            |weight_buffer |  4062|
|169   |    ram0                       |DIS_RAM_SP    |  1120|
|170   |    ram1                       |DIS_RAM_SP_1  |  1120|
|171   |    stick                      |w_sticker     |  1718|
+------+-------------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 1213.305 ; gain = 136.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 1213.305 ; gain = 136.508
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 1213.305 ; gain = 136.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1213.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1994 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1213.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1600 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1600 instances

INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 1213.305 ; gain = 136.508
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/resource_test0/resource_test0.runs/synth_1/wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_utilization_synth.rpt -pb wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 31 20:25:47 2021...
