<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Freescale&#39;s Kinetis KLx3 Peripheral Drivers: Basic I/O hardware addressing macros.</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Freescale&#39;s Kinetis KLx3 Peripheral Drivers
   &#160;<span id="projectnumber">EAR1.0</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>	
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Basic I/O hardware addressing macros.<div class="ingroups"><a class="el" href="group__bme__drv.html">BME Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6332efe26cf96a5aaf75a2cb6ae7063f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga6332efe26cf96a5aaf75a2cb6ae7063f">ioandb</a>(reg, val)</td></tr>
<tr class="memdesc:ga6332efe26cf96a5aaf75a2cb6ae7063f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise AND operation on byte (8-bit) peripheral register.  <a href="#ga6332efe26cf96a5aaf75a2cb6ae7063f"></a><br/></td></tr>
<tr class="separator:ga6332efe26cf96a5aaf75a2cb6ae7063f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccaec8baea3c11b49b5f13d1d8ba662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga3ccaec8baea3c11b49b5f13d1d8ba662">ioandh</a>(reg, val)</td></tr>
<tr class="memdesc:ga3ccaec8baea3c11b49b5f13d1d8ba662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise AND operation on halfword (16-bit) peripheral register.  <a href="#ga3ccaec8baea3c11b49b5f13d1d8ba662"></a><br/></td></tr>
<tr class="separator:ga3ccaec8baea3c11b49b5f13d1d8ba662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9345eeaa215d85a40b357033861279ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga9345eeaa215d85a40b357033861279ab">ioandw</a>(reg, val)</td></tr>
<tr class="memdesc:ga9345eeaa215d85a40b357033861279ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise AND operation on word (32-bit) peripheral register.  <a href="#ga9345eeaa215d85a40b357033861279ab"></a><br/></td></tr>
<tr class="separator:ga9345eeaa215d85a40b357033861279ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ad7f35dcb1e2e64aaecc02c720fb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga54ad7f35dcb1e2e64aaecc02c720fb11">ioorb</a>(reg, val)</td></tr>
<tr class="memdesc:ga54ad7f35dcb1e2e64aaecc02c720fb11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise OR operation on byte (8-bit) peripheral register.  <a href="#ga54ad7f35dcb1e2e64aaecc02c720fb11"></a><br/></td></tr>
<tr class="separator:ga54ad7f35dcb1e2e64aaecc02c720fb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea98322bdbab0d69cdbbaa41826c754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga8ea98322bdbab0d69cdbbaa41826c754">ioorh</a>(reg, val)</td></tr>
<tr class="memdesc:ga8ea98322bdbab0d69cdbbaa41826c754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise OR operation on halfword (16-bit) peripheral register.  <a href="#ga8ea98322bdbab0d69cdbbaa41826c754"></a><br/></td></tr>
<tr class="separator:ga8ea98322bdbab0d69cdbbaa41826c754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249c49a96e641cf633d0ad12bf7375af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga249c49a96e641cf633d0ad12bf7375af">ioorw</a>(reg, val)</td></tr>
<tr class="memdesc:ga249c49a96e641cf633d0ad12bf7375af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise OR operation on word (32-bit) peripheral register.  <a href="#ga249c49a96e641cf633d0ad12bf7375af"></a><br/></td></tr>
<tr class="separator:ga249c49a96e641cf633d0ad12bf7375af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c9d1fbd7d08c04054f3be63f06ad02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gae3c9d1fbd7d08c04054f3be63f06ad02">ioxorb</a>(reg, val)</td></tr>
<tr class="memdesc:gae3c9d1fbd7d08c04054f3be63f06ad02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise XOR operation on byte (8-bit) peripheral register.  <a href="#gae3c9d1fbd7d08c04054f3be63f06ad02"></a><br/></td></tr>
<tr class="separator:gae3c9d1fbd7d08c04054f3be63f06ad02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c13b148fa21c240eb8dc26148e0a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga56c13b148fa21c240eb8dc26148e0a6f">ioxorh</a>(reg, val)</td></tr>
<tr class="memdesc:ga56c13b148fa21c240eb8dc26148e0a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise XOR operation on halfword (16-bit) peripheral register.  <a href="#ga56c13b148fa21c240eb8dc26148e0a6f"></a><br/></td></tr>
<tr class="separator:ga56c13b148fa21c240eb8dc26148e0a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976515e2268ff31e5574d39b2be3cf01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga976515e2268ff31e5574d39b2be3cf01">ioxorw</a>(reg, val)</td></tr>
<tr class="memdesc:ga976515e2268ff31e5574d39b2be3cf01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise XOR operation on word (32-bit) peripheral register.  <a href="#ga976515e2268ff31e5574d39b2be3cf01"></a><br/></td></tr>
<tr class="separator:ga976515e2268ff31e5574d39b2be3cf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7424e8b640c9ec186ad2031abd52fd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga7424e8b640c9ec186ad2031abd52fd11">ioclrb</a>(reg, val)</td></tr>
<tr class="memdesc:ga7424e8b640c9ec186ad2031abd52fd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear bits in a byte (8-bit) peripheral register.  <a href="#ga7424e8b640c9ec186ad2031abd52fd11"></a><br/></td></tr>
<tr class="separator:ga7424e8b640c9ec186ad2031abd52fd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84843162ae2c5199d8d5fde1e4deb935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga84843162ae2c5199d8d5fde1e4deb935">ioclrh</a>(reg, val)</td></tr>
<tr class="memdesc:ga84843162ae2c5199d8d5fde1e4deb935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear bits in a halfword (16-bit) peripheral register.  <a href="#ga84843162ae2c5199d8d5fde1e4deb935"></a><br/></td></tr>
<tr class="separator:ga84843162ae2c5199d8d5fde1e4deb935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d039d69628543271b5888fd90798466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga4d039d69628543271b5888fd90798466">ioclrw</a>(reg, val)</td></tr>
<tr class="memdesc:ga4d039d69628543271b5888fd90798466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear bits in a word (32-bit) peripheral register.  <a href="#ga4d039d69628543271b5888fd90798466"></a><br/></td></tr>
<tr class="separator:ga4d039d69628543271b5888fd90798466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0400463d3b571860244337edf3e40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga1a0400463d3b571860244337edf3e40a">iosetb</a>(reg, val)</td></tr>
<tr class="memdesc:ga1a0400463d3b571860244337edf3e40a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bits in a byte (8-bit) peripheral register.  <a href="#ga1a0400463d3b571860244337edf3e40a"></a><br/></td></tr>
<tr class="separator:ga1a0400463d3b571860244337edf3e40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd49bbe5c8b901019fca9a41bc63444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga9dd49bbe5c8b901019fca9a41bc63444">ioseth</a>(reg, val)</td></tr>
<tr class="memdesc:ga9dd49bbe5c8b901019fca9a41bc63444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bits in a halfword (16-bit) peripheral register.  <a href="#ga9dd49bbe5c8b901019fca9a41bc63444"></a><br/></td></tr>
<tr class="separator:ga9dd49bbe5c8b901019fca9a41bc63444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f193d9afb45a7510f854ca64a0e34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga68f193d9afb45a7510f854ca64a0e34b">iosetw</a>(reg, val)</td></tr>
<tr class="memdesc:ga68f193d9afb45a7510f854ca64a0e34b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bits in a word (32-bit) peripheral register.  <a href="#ga68f193d9afb45a7510f854ca64a0e34b"></a><br/></td></tr>
<tr class="separator:ga68f193d9afb45a7510f854ca64a0e34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d156abfc50fbf0132908d365c03e68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga2d156abfc50fbf0132908d365c03e68e">iotglb</a>(reg, val)</td></tr>
<tr class="memdesc:ga2d156abfc50fbf0132908d365c03e68e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle bits in a byte (8-bit) peripheral register.  <a href="#ga2d156abfc50fbf0132908d365c03e68e"></a><br/></td></tr>
<tr class="separator:ga2d156abfc50fbf0132908d365c03e68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ba16c29eb4b70b2a773b6895b6ad3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gaf0ba16c29eb4b70b2a773b6895b6ad3d">iotglh</a>(reg, val)</td></tr>
<tr class="memdesc:gaf0ba16c29eb4b70b2a773b6895b6ad3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle bits in a halfword (16-bit) peripheral register.  <a href="#gaf0ba16c29eb4b70b2a773b6895b6ad3d"></a><br/></td></tr>
<tr class="separator:gaf0ba16c29eb4b70b2a773b6895b6ad3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5562b50d181f153511716915e8016bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga5562b50d181f153511716915e8016bb6">iotglw</a>(reg, val)</td></tr>
<tr class="memdesc:ga5562b50d181f153511716915e8016bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle bits in a word (32-bit) peripheral register.  <a href="#ga5562b50d181f153511716915e8016bb6"></a><br/></td></tr>
<tr class="separator:ga5562b50d181f153511716915e8016bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c54dc4890ebbe0672d29e3c4405f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga71c54dc4890ebbe0672d29e3c4405f5a">iobfib</a>(reg, shift, width, val)</td></tr>
<tr class="memdesc:ga71c54dc4890ebbe0672d29e3c4405f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit field insert BFI operation on byte (8-bit) peripheral register.  <a href="#ga71c54dc4890ebbe0672d29e3c4405f5a"></a><br/></td></tr>
<tr class="separator:ga71c54dc4890ebbe0672d29e3c4405f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f6be928f299afef3564a2aa2c5328c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gaf8f6be928f299afef3564a2aa2c5328c">iobfih</a>(reg, shift, width, val)</td></tr>
<tr class="memdesc:gaf8f6be928f299afef3564a2aa2c5328c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit field insert BFI operation on halfword (16-bit) peripheral register.  <a href="#gaf8f6be928f299afef3564a2aa2c5328c"></a><br/></td></tr>
<tr class="separator:gaf8f6be928f299afef3564a2aa2c5328c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d76ca85e8e6a8b7a84171d04af5b7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga6d76ca85e8e6a8b7a84171d04af5b7a8">iobfiw</a>(reg, shift, width, val)</td></tr>
<tr class="memdesc:ga6d76ca85e8e6a8b7a84171d04af5b7a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit field insert BFI operation on word (32-bit) peripheral register.  <a href="#ga6d76ca85e8e6a8b7a84171d04af5b7a8"></a><br/></td></tr>
<tr class="separator:ga6d76ca85e8e6a8b7a84171d04af5b7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dcc7fdd35fb6145d6e023d70b568b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga6dcc7fdd35fb6145d6e023d70b568b0a">iolac1b</a>(reg, shift)</td></tr>
<tr class="memdesc:ga6dcc7fdd35fb6145d6e023d70b568b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the byte (8-bit) peripheral register and clears the same bit.  <a href="#ga6dcc7fdd35fb6145d6e023d70b568b0a"></a><br/></td></tr>
<tr class="separator:ga6dcc7fdd35fb6145d6e023d70b568b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca84a2efb03d6af175d07b80eb9eaba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga4ca84a2efb03d6af175d07b80eb9eaba">iolac1h</a>(reg, shift)</td></tr>
<tr class="memdesc:ga4ca84a2efb03d6af175d07b80eb9eaba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the halfword (16-bit) peripheral register and clears the same bit.  <a href="#ga4ca84a2efb03d6af175d07b80eb9eaba"></a><br/></td></tr>
<tr class="separator:ga4ca84a2efb03d6af175d07b80eb9eaba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50de01d9eac9663c929babd0f1c844a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gad50de01d9eac9663c929babd0f1c844a">iolac1w</a>(reg, shift)</td></tr>
<tr class="memdesc:gad50de01d9eac9663c929babd0f1c844a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the word (32-bit) peripheral register and cleared the same bit.  <a href="#gad50de01d9eac9663c929babd0f1c844a"></a><br/></td></tr>
<tr class="separator:gad50de01d9eac9663c929babd0f1c844a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5285d2dc65e7fee4c8b8923308c6ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gac5285d2dc65e7fee4c8b8923308c6ac7">iolas1b</a>(reg, shift)</td></tr>
<tr class="memdesc:gac5285d2dc65e7fee4c8b8923308c6ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the byte (8-bit) peripheral register and sets the same bit.  <a href="#gac5285d2dc65e7fee4c8b8923308c6ac7"></a><br/></td></tr>
<tr class="separator:gac5285d2dc65e7fee4c8b8923308c6ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a5bd61604a6e5cdbf71c47d0aa6357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gaa2a5bd61604a6e5cdbf71c47d0aa6357">iolas1h</a>(reg, shift)</td></tr>
<tr class="memdesc:gaa2a5bd61604a6e5cdbf71c47d0aa6357"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the halfword (16-bit) peripheral register and sets the same bit.  <a href="#gaa2a5bd61604a6e5cdbf71c47d0aa6357"></a><br/></td></tr>
<tr class="separator:gaa2a5bd61604a6e5cdbf71c47d0aa6357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17e03ab6591650627f3ca2e74799015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gaf17e03ab6591650627f3ca2e74799015">iolas1w</a>(reg, shift)</td></tr>
<tr class="memdesc:gaf17e03ab6591650627f3ca2e74799015"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the word (32-bit) peripheral register and sets the same bit.  <a href="#gaf17e03ab6591650627f3ca2e74799015"></a><br/></td></tr>
<tr class="separator:gaf17e03ab6591650627f3ca2e74799015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ecc98d8ce9f88d16b1a46540ad79ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga1ecc98d8ce9f88d16b1a46540ad79ef0">iobfxb</a>(reg, shift, width)</td></tr>
<tr class="memdesc:ga1ecc98d8ce9f88d16b1a46540ad79ef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bit field of the byte (8-bit) peripheral register.  <a href="#ga1ecc98d8ce9f88d16b1a46540ad79ef0"></a><br/></td></tr>
<tr class="separator:ga1ecc98d8ce9f88d16b1a46540ad79ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa5a3070bd4d90bd8e6aca36c493041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga7aa5a3070bd4d90bd8e6aca36c493041">iobfxh</a>(reg, shift, width)</td></tr>
<tr class="memdesc:ga7aa5a3070bd4d90bd8e6aca36c493041"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bit field of the halfword (16-bit) peripheral register.  <a href="#ga7aa5a3070bd4d90bd8e6aca36c493041"></a><br/></td></tr>
<tr class="separator:ga7aa5a3070bd4d90bd8e6aca36c493041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b7017bdf9b2b86cbfced26b5d59f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga71b7017bdf9b2b86cbfced26b5d59f35">iobfxw</a>(reg, shift, width)</td></tr>
<tr class="memdesc:ga71b7017bdf9b2b86cbfced26b5d59f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bit field of the word (32-bit) peripheral register.  <a href="#ga71b7017bdf9b2b86cbfced26b5d59f35"></a><br/></td></tr>
<tr class="separator:ga71b7017bdf9b2b86cbfced26b5d59f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Basic I/O hardware addressing macros. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga6332efe26cf96a5aaf75a2cb6ae7063f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioandb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit-wise AND operation on byte (8-bit) peripheral register. </p>
<p>The <code>ioandb</code> macro performs a bit-wise AND of the argument <code>val</code> and a byte (8-bit) register defined by the argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint8 AND mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3ccaec8baea3c11b49b5f13d1d8ba662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioandh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit-wise AND operation on halfword (16-bit) peripheral register. </p>
<p>The <code>ioandh</code> macro performs a bit-wise AND of the argument <code>val</code> and a halfword (8-bit) register defined by the argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint16 AND mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga9345eeaa215d85a40b357033861279ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioandw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit-wise AND operation on word (32-bit) peripheral register. </p>
<p>The <code>ioandw</code> macro performs a bit-wise AND of the argument <code>val</code> and a word (32-bit) register defined by the argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint32 AND mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga71c54dc4890ebbe0672d29e3c4405f5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfib</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit field insert BFI operation on byte (8-bit) peripheral register. </p>
<p>The <code>iobfib</code> macro inserts a bit field <code>val</code> of size <code>width</code> into a byte (8-bit) peripheral register defined by argument <code>reg</code>. The bit field is inserted into peripheral register <code>reg</code> starting at bit position defined by argument <code>shift</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-7]. </td></tr>
    <tr><td class="paramname">width</td><td>bit field size [1-8]. </td></tr>
    <tr><td class="paramname">val</td><td>uint8 bit field value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf8f6be928f299afef3564a2aa2c5328c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfih</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit field insert BFI operation on halfword (16-bit) peripheral register. </p>
<p>The <code>iobfih</code> macro inserts a bit field <code>val</code> of size <code>width</code> into a halfword (16-bit) peripheral register defined by argument <code>reg</code>. The bit field is inserted into peripheral register <code>reg</code> starting at bit position defined by argument <code>shift</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-15]. </td></tr>
    <tr><td class="paramname">width</td><td>bit field size [1-16]. </td></tr>
    <tr><td class="paramname">val</td><td>uint16 bit field value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga6d76ca85e8e6a8b7a84171d04af5b7a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfiw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit field insert BFI operation on word (32-bit) peripheral register. </p>
<p>The <code>iobfiw</code> macro inserts a bit field <code>val</code> of size <code>width</code> into a word (32-bit) peripheral register defined by argument <code>reg</code>. The bit field is inserted into peripheral register <code>reg</code> starting at bit position defined by argument <code>shift</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-31]. </td></tr>
    <tr><td class="paramname">width</td><td>bit field size [1-16]. </td></tr>
    <tr><td class="paramname">val</td><td>uint16 bit field value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga1ecc98d8ce9f88d16b1a46540ad79ef0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfxb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a bit field of the byte (8-bit) peripheral register. </p>
<p>The <code>iobfxb</code> macro returns a bit field of size <code>width</code>, from bit position defined by <code>shift</code>, of a byte (8-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-7]. </td></tr>
    <tr><td class="paramname">width</td><td>bit filed size [1-8]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>uint8 right justified and zero filled bit field value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga7aa5a3070bd4d90bd8e6aca36c493041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfxh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a bit field of the halfword (16-bit) peripheral register. </p>
<p>The <code>iobfxh</code> macro returns a bit field of size <code>width</code>, from bit position defined by <code>shift</code>, of a halfword (16-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-15]. </td></tr>
    <tr><td class="paramname">width</td><td>bit filed size [1-16]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>uint16 right justified and zero filled bit field value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga71b7017bdf9b2b86cbfced26b5d59f35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfxw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a bit field of the word (32-bit) peripheral register. </p>
<p>The <code>iobfxw</code> macro returns a bit field of size <code>width</code>, from bit position defined by <code>shift</code>, of a word (32-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-31]. </td></tr>
    <tr><td class="paramname">width</td><td>bit filed size [1-32]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>uint32 right justified and zero filled bit field value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga7424e8b640c9ec186ad2031abd52fd11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioclrb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear bits in a byte (8-bit) peripheral register. </p>
<p>The <code>ioclrb</code> macro clears bits, defined by argument <code>val</code>, in a byte (8-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint8 bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga84843162ae2c5199d8d5fde1e4deb935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioclrh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear bits in a halfword (16-bit) peripheral register. </p>
<p>The <code>ioclrh</code> macro clears bits, defined by argument <code>val</code>, in a halfword (16-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint16 bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4d039d69628543271b5888fd90798466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioclrw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear bits in a word (32-bit) peripheral register. </p>
<p>The <code>ioclrw</code> macro clears bits, defined by argument <code>val</code>, in a word (32-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint32 bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga6dcc7fdd35fb6145d6e023d70b568b0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolac1b</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a 1-bit field of the byte (8-bit) peripheral register and clears the same bit. </p>
<p>The <code>iolac1b</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a byte (8-bit) peripheral register defined by argument <code>reg</code>. The same bit is cleared. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-7]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>uint8 right justified and zero filled 1-bit field value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4ca84a2efb03d6af175d07b80eb9eaba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolac1h</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a 1-bit field of the halfword (16-bit) peripheral register and clears the same bit. </p>
<p>The <code>iolac1h</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a halfword (16-bit) peripheral register defined by argument <code>reg</code>. The same bit is cleared. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-15]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>uint8 right justified and zero filled 1-bit field value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="gad50de01d9eac9663c929babd0f1c844a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolac1w</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a 1-bit field of the word (32-bit) peripheral register and cleared the same bit. </p>
<p>The <code>iolac1w</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a word (32-bit) peripheral register defined by argument <code>reg</code>. The same bit is cleared. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-31]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>uint8 right justified and zero filled 1-bit field value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="gac5285d2dc65e7fee4c8b8923308c6ac7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolas1b</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a 1-bit field of the byte (8-bit) peripheral register and sets the same bit. </p>
<p>The <code>iolas1b</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a byte (8-bit) peripheral register defined by argument <code>reg</code>. The same bit is set. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-7]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>uint8 right justified and zero filled 1-bit field value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa2a5bd61604a6e5cdbf71c47d0aa6357"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolas1h</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a 1-bit field of the halfword (16-bit) peripheral register and sets the same bit. </p>
<p>The <code>iolas1h</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a halfword (16-bit) peripheral register defined by argument <code>reg</code>. The same bit is set. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-15]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>uint8 right justified and zero filled 1-bit field value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf17e03ab6591650627f3ca2e74799015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolas1w</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a 1-bit field of the word (32-bit) peripheral register and sets the same bit. </p>
<p>The <code>iolas1w</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a word (32-bit) peripheral register defined by argument <code>reg</code>. The same bit is set. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>bit field position [0-31]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>uint8 right justified and zero filled 1-bit field value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga54ad7f35dcb1e2e64aaecc02c720fb11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioorb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit-wise OR operation on byte (8-bit) peripheral register. </p>
<p>The <code>ioorb</code> macro performs a bit-wise OR of the argument <code>val</code> OR a byte (8-bit) register defined by the argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint8 OR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga8ea98322bdbab0d69cdbbaa41826c754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioorh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit-wise OR operation on halfword (16-bit) peripheral register. </p>
<p>The <code>ioorh</code> macro performs a bit-wise OR of the argument <code>val</code> and a halfword (8-bit) register defined by the argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint16 OR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga249c49a96e641cf633d0ad12bf7375af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioorw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit-wise OR operation on word (32-bit) peripheral register. </p>
<p>The <code>ioorw</code> macro performs a bit-wise OR of the argument <code>val</code> and a word (32-bit) register defined by the argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint32 OR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga1a0400463d3b571860244337edf3e40a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iosetb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set bits in a byte (8-bit) peripheral register. </p>
<p>The <code>iosetb</code> macro sets bits, defined by argument <code>val</code>, in a byte (8-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint8 bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga9dd49bbe5c8b901019fca9a41bc63444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioseth</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set bits in a halfword (16-bit) peripheral register. </p>
<p>The <code>ioseth</code> macro sets bits, defined by argument <code>val</code>, in a halfword (16-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint16 bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga68f193d9afb45a7510f854ca64a0e34b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iosetw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set bits in a word (32-bit) peripheral register. </p>
<p>The <code>iosetw</code> macro sets bits, defined by argument <code>val</code>, in a word (32-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint32 bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga2d156abfc50fbf0132908d365c03e68e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iotglb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Toggle bits in a byte (8-bit) peripheral register. </p>
<p>The <code>iotglb</code> macro toggles bits, defined by argument <code>val</code>, in a byte (8-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint8 bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf0ba16c29eb4b70b2a773b6895b6ad3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iotglh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Toggle bits in a halfword (16-bit) peripheral register. </p>
<p>The <code>iotglh</code> macro toggles bits, defined by argument <code>val</code>, in a halfword (16-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint16 bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5562b50d181f153511716915e8016bb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iotglw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Toggle bits in a word (32-bit) peripheral register. </p>
<p>The <code>iotglw</code> macro toggles bits, defined by argument <code>val</code>, in a word (32-bit) peripheral register defined by argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint32 bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="gae3c9d1fbd7d08c04054f3be63f06ad02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioxorb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit-wise XOR operation on byte (8-bit) peripheral register. </p>
<p>The <code>ioxorb</code> macro performs a bit-wise XOR of the argument <code>val</code> XOR a byte (8-bit) register defined by the argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint8 XOR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga56c13b148fa21c240eb8dc26148e0a6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioxorh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit-wise XOR operation on halfword (16-bit) peripheral register. </p>
<p>The <code>ioxorh</code> macro performs a bit-wise XOR of the argument <code>val</code> and a halfword (8-bit) register defined by the argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint16 XOR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
<a class="anchor" id="ga976515e2268ff31e5574d39b2be3cf01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioxorw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a bit-wise XOR operation on word (32-bit) peripheral register. </p>
<p>The <code>ioxorw</code> macro performs a bit-wise XOR of the argument <code>val</code> and a word (32-bit) register defined by the argument <code>reg</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td>uint32 XOR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The logical operation is accelerated by the Bit Manipulation Engine (BME), if address of the destination peripheral register <code>reg</code> is from 0x40000000 to 0x4007FFFF, or it is emulated by software. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 11:23:42 for Freescale's Kinetis KLx3 Peripheral Drivers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3
</small></address>
</body>
</html>
