// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_out_0_V_address0,
        conv_out_0_V_ce0,
        conv_out_0_V_q0,
        conv_out_0_V_address1,
        conv_out_0_V_ce1,
        conv_out_0_V_q1,
        conv_out_1_V_address0,
        conv_out_1_V_ce0,
        conv_out_1_V_q0,
        conv_out_1_V_address1,
        conv_out_1_V_ce1,
        conv_out_1_V_q1,
        conv_out_2_V_address0,
        conv_out_2_V_ce0,
        conv_out_2_V_q0,
        conv_out_2_V_address1,
        conv_out_2_V_ce1,
        conv_out_2_V_q1,
        max_pool_out_0_0_0_V_address0,
        max_pool_out_0_0_0_V_ce0,
        max_pool_out_0_0_0_V_we0,
        max_pool_out_0_0_0_V_d0,
        max_pool_out_0_0_1_V_address0,
        max_pool_out_0_0_1_V_ce0,
        max_pool_out_0_0_1_V_we0,
        max_pool_out_0_0_1_V_d0,
        max_pool_out_0_0_2_V_address0,
        max_pool_out_0_0_2_V_ce0,
        max_pool_out_0_0_2_V_we0,
        max_pool_out_0_0_2_V_d0,
        max_pool_out_0_0_3_V_address0,
        max_pool_out_0_0_3_V_ce0,
        max_pool_out_0_0_3_V_we0,
        max_pool_out_0_0_3_V_d0,
        max_pool_out_0_0_4_V_address0,
        max_pool_out_0_0_4_V_ce0,
        max_pool_out_0_0_4_V_we0,
        max_pool_out_0_0_4_V_d0,
        max_pool_out_0_0_5_V_address0,
        max_pool_out_0_0_5_V_ce0,
        max_pool_out_0_0_5_V_we0,
        max_pool_out_0_0_5_V_d0,
        max_pool_out_0_1_0_V_address0,
        max_pool_out_0_1_0_V_ce0,
        max_pool_out_0_1_0_V_we0,
        max_pool_out_0_1_0_V_d0,
        max_pool_out_0_1_1_V_address0,
        max_pool_out_0_1_1_V_ce0,
        max_pool_out_0_1_1_V_we0,
        max_pool_out_0_1_1_V_d0,
        max_pool_out_0_1_2_V_address0,
        max_pool_out_0_1_2_V_ce0,
        max_pool_out_0_1_2_V_we0,
        max_pool_out_0_1_2_V_d0,
        max_pool_out_0_1_3_V_address0,
        max_pool_out_0_1_3_V_ce0,
        max_pool_out_0_1_3_V_we0,
        max_pool_out_0_1_3_V_d0,
        max_pool_out_0_1_4_V_address0,
        max_pool_out_0_1_4_V_ce0,
        max_pool_out_0_1_4_V_we0,
        max_pool_out_0_1_4_V_d0,
        max_pool_out_0_1_5_V_address0,
        max_pool_out_0_1_5_V_ce0,
        max_pool_out_0_1_5_V_we0,
        max_pool_out_0_1_5_V_d0,
        max_pool_out_0_2_0_V_address0,
        max_pool_out_0_2_0_V_ce0,
        max_pool_out_0_2_0_V_we0,
        max_pool_out_0_2_0_V_d0,
        max_pool_out_0_2_1_V_address0,
        max_pool_out_0_2_1_V_ce0,
        max_pool_out_0_2_1_V_we0,
        max_pool_out_0_2_1_V_d0,
        max_pool_out_0_2_2_V_address0,
        max_pool_out_0_2_2_V_ce0,
        max_pool_out_0_2_2_V_we0,
        max_pool_out_0_2_2_V_d0,
        max_pool_out_0_2_3_V_address0,
        max_pool_out_0_2_3_V_ce0,
        max_pool_out_0_2_3_V_we0,
        max_pool_out_0_2_3_V_d0,
        max_pool_out_0_2_4_V_address0,
        max_pool_out_0_2_4_V_ce0,
        max_pool_out_0_2_4_V_we0,
        max_pool_out_0_2_4_V_d0,
        max_pool_out_0_2_5_V_address0,
        max_pool_out_0_2_5_V_ce0,
        max_pool_out_0_2_5_V_we0,
        max_pool_out_0_2_5_V_d0,
        max_pool_out_1_0_0_V_address0,
        max_pool_out_1_0_0_V_ce0,
        max_pool_out_1_0_0_V_we0,
        max_pool_out_1_0_0_V_d0,
        max_pool_out_1_0_1_V_address0,
        max_pool_out_1_0_1_V_ce0,
        max_pool_out_1_0_1_V_we0,
        max_pool_out_1_0_1_V_d0,
        max_pool_out_1_0_2_V_address0,
        max_pool_out_1_0_2_V_ce0,
        max_pool_out_1_0_2_V_we0,
        max_pool_out_1_0_2_V_d0,
        max_pool_out_1_0_3_V_address0,
        max_pool_out_1_0_3_V_ce0,
        max_pool_out_1_0_3_V_we0,
        max_pool_out_1_0_3_V_d0,
        max_pool_out_1_0_4_V_address0,
        max_pool_out_1_0_4_V_ce0,
        max_pool_out_1_0_4_V_we0,
        max_pool_out_1_0_4_V_d0,
        max_pool_out_1_0_5_V_address0,
        max_pool_out_1_0_5_V_ce0,
        max_pool_out_1_0_5_V_we0,
        max_pool_out_1_0_5_V_d0,
        max_pool_out_1_1_0_V_address0,
        max_pool_out_1_1_0_V_ce0,
        max_pool_out_1_1_0_V_we0,
        max_pool_out_1_1_0_V_d0,
        max_pool_out_1_1_1_V_address0,
        max_pool_out_1_1_1_V_ce0,
        max_pool_out_1_1_1_V_we0,
        max_pool_out_1_1_1_V_d0,
        max_pool_out_1_1_2_V_address0,
        max_pool_out_1_1_2_V_ce0,
        max_pool_out_1_1_2_V_we0,
        max_pool_out_1_1_2_V_d0,
        max_pool_out_1_1_3_V_address0,
        max_pool_out_1_1_3_V_ce0,
        max_pool_out_1_1_3_V_we0,
        max_pool_out_1_1_3_V_d0,
        max_pool_out_1_1_4_V_address0,
        max_pool_out_1_1_4_V_ce0,
        max_pool_out_1_1_4_V_we0,
        max_pool_out_1_1_4_V_d0,
        max_pool_out_1_1_5_V_address0,
        max_pool_out_1_1_5_V_ce0,
        max_pool_out_1_1_5_V_we0,
        max_pool_out_1_1_5_V_d0,
        max_pool_out_1_2_0_V_address0,
        max_pool_out_1_2_0_V_ce0,
        max_pool_out_1_2_0_V_we0,
        max_pool_out_1_2_0_V_d0,
        max_pool_out_1_2_1_V_address0,
        max_pool_out_1_2_1_V_ce0,
        max_pool_out_1_2_1_V_we0,
        max_pool_out_1_2_1_V_d0,
        max_pool_out_1_2_2_V_address0,
        max_pool_out_1_2_2_V_ce0,
        max_pool_out_1_2_2_V_we0,
        max_pool_out_1_2_2_V_d0,
        max_pool_out_1_2_3_V_address0,
        max_pool_out_1_2_3_V_ce0,
        max_pool_out_1_2_3_V_we0,
        max_pool_out_1_2_3_V_d0,
        max_pool_out_1_2_4_V_address0,
        max_pool_out_1_2_4_V_ce0,
        max_pool_out_1_2_4_V_we0,
        max_pool_out_1_2_4_V_d0,
        max_pool_out_1_2_5_V_address0,
        max_pool_out_1_2_5_V_ce0,
        max_pool_out_1_2_5_V_we0,
        max_pool_out_1_2_5_V_d0,
        max_pool_out_2_0_0_V_address0,
        max_pool_out_2_0_0_V_ce0,
        max_pool_out_2_0_0_V_we0,
        max_pool_out_2_0_0_V_d0,
        max_pool_out_2_0_1_V_address0,
        max_pool_out_2_0_1_V_ce0,
        max_pool_out_2_0_1_V_we0,
        max_pool_out_2_0_1_V_d0,
        max_pool_out_2_0_2_V_address0,
        max_pool_out_2_0_2_V_ce0,
        max_pool_out_2_0_2_V_we0,
        max_pool_out_2_0_2_V_d0,
        max_pool_out_2_0_3_V_address0,
        max_pool_out_2_0_3_V_ce0,
        max_pool_out_2_0_3_V_we0,
        max_pool_out_2_0_3_V_d0,
        max_pool_out_2_0_4_V_address0,
        max_pool_out_2_0_4_V_ce0,
        max_pool_out_2_0_4_V_we0,
        max_pool_out_2_0_4_V_d0,
        max_pool_out_2_0_5_V_address0,
        max_pool_out_2_0_5_V_ce0,
        max_pool_out_2_0_5_V_we0,
        max_pool_out_2_0_5_V_d0,
        max_pool_out_2_1_0_V_address0,
        max_pool_out_2_1_0_V_ce0,
        max_pool_out_2_1_0_V_we0,
        max_pool_out_2_1_0_V_d0,
        max_pool_out_2_1_1_V_address0,
        max_pool_out_2_1_1_V_ce0,
        max_pool_out_2_1_1_V_we0,
        max_pool_out_2_1_1_V_d0,
        max_pool_out_2_1_2_V_address0,
        max_pool_out_2_1_2_V_ce0,
        max_pool_out_2_1_2_V_we0,
        max_pool_out_2_1_2_V_d0,
        max_pool_out_2_1_3_V_address0,
        max_pool_out_2_1_3_V_ce0,
        max_pool_out_2_1_3_V_we0,
        max_pool_out_2_1_3_V_d0,
        max_pool_out_2_1_4_V_address0,
        max_pool_out_2_1_4_V_ce0,
        max_pool_out_2_1_4_V_we0,
        max_pool_out_2_1_4_V_d0,
        max_pool_out_2_1_5_V_address0,
        max_pool_out_2_1_5_V_ce0,
        max_pool_out_2_1_5_V_we0,
        max_pool_out_2_1_5_V_d0,
        max_pool_out_2_2_0_V_address0,
        max_pool_out_2_2_0_V_ce0,
        max_pool_out_2_2_0_V_we0,
        max_pool_out_2_2_0_V_d0,
        max_pool_out_2_2_1_V_address0,
        max_pool_out_2_2_1_V_ce0,
        max_pool_out_2_2_1_V_we0,
        max_pool_out_2_2_1_V_d0,
        max_pool_out_2_2_2_V_address0,
        max_pool_out_2_2_2_V_ce0,
        max_pool_out_2_2_2_V_we0,
        max_pool_out_2_2_2_V_d0,
        max_pool_out_2_2_3_V_address0,
        max_pool_out_2_2_3_V_ce0,
        max_pool_out_2_2_3_V_we0,
        max_pool_out_2_2_3_V_d0,
        max_pool_out_2_2_4_V_address0,
        max_pool_out_2_2_4_V_ce0,
        max_pool_out_2_2_4_V_we0,
        max_pool_out_2_2_4_V_d0,
        max_pool_out_2_2_5_V_address0,
        max_pool_out_2_2_5_V_ce0,
        max_pool_out_2_2_5_V_we0,
        max_pool_out_2_2_5_V_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state11 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] conv_out_0_V_address0;
output   conv_out_0_V_ce0;
input  [13:0] conv_out_0_V_q0;
output  [10:0] conv_out_0_V_address1;
output   conv_out_0_V_ce1;
input  [13:0] conv_out_0_V_q1;
output  [10:0] conv_out_1_V_address0;
output   conv_out_1_V_ce0;
input  [13:0] conv_out_1_V_q0;
output  [10:0] conv_out_1_V_address1;
output   conv_out_1_V_ce1;
input  [13:0] conv_out_1_V_q1;
output  [10:0] conv_out_2_V_address0;
output   conv_out_2_V_ce0;
input  [13:0] conv_out_2_V_q0;
output  [10:0] conv_out_2_V_address1;
output   conv_out_2_V_ce1;
input  [13:0] conv_out_2_V_q1;
output  [4:0] max_pool_out_0_0_0_V_address0;
output   max_pool_out_0_0_0_V_ce0;
output   max_pool_out_0_0_0_V_we0;
output  [13:0] max_pool_out_0_0_0_V_d0;
output  [4:0] max_pool_out_0_0_1_V_address0;
output   max_pool_out_0_0_1_V_ce0;
output   max_pool_out_0_0_1_V_we0;
output  [13:0] max_pool_out_0_0_1_V_d0;
output  [4:0] max_pool_out_0_0_2_V_address0;
output   max_pool_out_0_0_2_V_ce0;
output   max_pool_out_0_0_2_V_we0;
output  [13:0] max_pool_out_0_0_2_V_d0;
output  [4:0] max_pool_out_0_0_3_V_address0;
output   max_pool_out_0_0_3_V_ce0;
output   max_pool_out_0_0_3_V_we0;
output  [13:0] max_pool_out_0_0_3_V_d0;
output  [4:0] max_pool_out_0_0_4_V_address0;
output   max_pool_out_0_0_4_V_ce0;
output   max_pool_out_0_0_4_V_we0;
output  [13:0] max_pool_out_0_0_4_V_d0;
output  [4:0] max_pool_out_0_0_5_V_address0;
output   max_pool_out_0_0_5_V_ce0;
output   max_pool_out_0_0_5_V_we0;
output  [13:0] max_pool_out_0_0_5_V_d0;
output  [4:0] max_pool_out_0_1_0_V_address0;
output   max_pool_out_0_1_0_V_ce0;
output   max_pool_out_0_1_0_V_we0;
output  [13:0] max_pool_out_0_1_0_V_d0;
output  [4:0] max_pool_out_0_1_1_V_address0;
output   max_pool_out_0_1_1_V_ce0;
output   max_pool_out_0_1_1_V_we0;
output  [13:0] max_pool_out_0_1_1_V_d0;
output  [4:0] max_pool_out_0_1_2_V_address0;
output   max_pool_out_0_1_2_V_ce0;
output   max_pool_out_0_1_2_V_we0;
output  [13:0] max_pool_out_0_1_2_V_d0;
output  [4:0] max_pool_out_0_1_3_V_address0;
output   max_pool_out_0_1_3_V_ce0;
output   max_pool_out_0_1_3_V_we0;
output  [13:0] max_pool_out_0_1_3_V_d0;
output  [4:0] max_pool_out_0_1_4_V_address0;
output   max_pool_out_0_1_4_V_ce0;
output   max_pool_out_0_1_4_V_we0;
output  [13:0] max_pool_out_0_1_4_V_d0;
output  [4:0] max_pool_out_0_1_5_V_address0;
output   max_pool_out_0_1_5_V_ce0;
output   max_pool_out_0_1_5_V_we0;
output  [13:0] max_pool_out_0_1_5_V_d0;
output  [4:0] max_pool_out_0_2_0_V_address0;
output   max_pool_out_0_2_0_V_ce0;
output   max_pool_out_0_2_0_V_we0;
output  [13:0] max_pool_out_0_2_0_V_d0;
output  [4:0] max_pool_out_0_2_1_V_address0;
output   max_pool_out_0_2_1_V_ce0;
output   max_pool_out_0_2_1_V_we0;
output  [13:0] max_pool_out_0_2_1_V_d0;
output  [4:0] max_pool_out_0_2_2_V_address0;
output   max_pool_out_0_2_2_V_ce0;
output   max_pool_out_0_2_2_V_we0;
output  [13:0] max_pool_out_0_2_2_V_d0;
output  [4:0] max_pool_out_0_2_3_V_address0;
output   max_pool_out_0_2_3_V_ce0;
output   max_pool_out_0_2_3_V_we0;
output  [13:0] max_pool_out_0_2_3_V_d0;
output  [4:0] max_pool_out_0_2_4_V_address0;
output   max_pool_out_0_2_4_V_ce0;
output   max_pool_out_0_2_4_V_we0;
output  [13:0] max_pool_out_0_2_4_V_d0;
output  [4:0] max_pool_out_0_2_5_V_address0;
output   max_pool_out_0_2_5_V_ce0;
output   max_pool_out_0_2_5_V_we0;
output  [13:0] max_pool_out_0_2_5_V_d0;
output  [4:0] max_pool_out_1_0_0_V_address0;
output   max_pool_out_1_0_0_V_ce0;
output   max_pool_out_1_0_0_V_we0;
output  [13:0] max_pool_out_1_0_0_V_d0;
output  [4:0] max_pool_out_1_0_1_V_address0;
output   max_pool_out_1_0_1_V_ce0;
output   max_pool_out_1_0_1_V_we0;
output  [13:0] max_pool_out_1_0_1_V_d0;
output  [4:0] max_pool_out_1_0_2_V_address0;
output   max_pool_out_1_0_2_V_ce0;
output   max_pool_out_1_0_2_V_we0;
output  [13:0] max_pool_out_1_0_2_V_d0;
output  [4:0] max_pool_out_1_0_3_V_address0;
output   max_pool_out_1_0_3_V_ce0;
output   max_pool_out_1_0_3_V_we0;
output  [13:0] max_pool_out_1_0_3_V_d0;
output  [4:0] max_pool_out_1_0_4_V_address0;
output   max_pool_out_1_0_4_V_ce0;
output   max_pool_out_1_0_4_V_we0;
output  [13:0] max_pool_out_1_0_4_V_d0;
output  [4:0] max_pool_out_1_0_5_V_address0;
output   max_pool_out_1_0_5_V_ce0;
output   max_pool_out_1_0_5_V_we0;
output  [13:0] max_pool_out_1_0_5_V_d0;
output  [3:0] max_pool_out_1_1_0_V_address0;
output   max_pool_out_1_1_0_V_ce0;
output   max_pool_out_1_1_0_V_we0;
output  [13:0] max_pool_out_1_1_0_V_d0;
output  [3:0] max_pool_out_1_1_1_V_address0;
output   max_pool_out_1_1_1_V_ce0;
output   max_pool_out_1_1_1_V_we0;
output  [13:0] max_pool_out_1_1_1_V_d0;
output  [3:0] max_pool_out_1_1_2_V_address0;
output   max_pool_out_1_1_2_V_ce0;
output   max_pool_out_1_1_2_V_we0;
output  [13:0] max_pool_out_1_1_2_V_d0;
output  [3:0] max_pool_out_1_1_3_V_address0;
output   max_pool_out_1_1_3_V_ce0;
output   max_pool_out_1_1_3_V_we0;
output  [13:0] max_pool_out_1_1_3_V_d0;
output  [3:0] max_pool_out_1_1_4_V_address0;
output   max_pool_out_1_1_4_V_ce0;
output   max_pool_out_1_1_4_V_we0;
output  [13:0] max_pool_out_1_1_4_V_d0;
output  [3:0] max_pool_out_1_1_5_V_address0;
output   max_pool_out_1_1_5_V_ce0;
output   max_pool_out_1_1_5_V_we0;
output  [13:0] max_pool_out_1_1_5_V_d0;
output  [3:0] max_pool_out_1_2_0_V_address0;
output   max_pool_out_1_2_0_V_ce0;
output   max_pool_out_1_2_0_V_we0;
output  [13:0] max_pool_out_1_2_0_V_d0;
output  [3:0] max_pool_out_1_2_1_V_address0;
output   max_pool_out_1_2_1_V_ce0;
output   max_pool_out_1_2_1_V_we0;
output  [13:0] max_pool_out_1_2_1_V_d0;
output  [3:0] max_pool_out_1_2_2_V_address0;
output   max_pool_out_1_2_2_V_ce0;
output   max_pool_out_1_2_2_V_we0;
output  [13:0] max_pool_out_1_2_2_V_d0;
output  [3:0] max_pool_out_1_2_3_V_address0;
output   max_pool_out_1_2_3_V_ce0;
output   max_pool_out_1_2_3_V_we0;
output  [13:0] max_pool_out_1_2_3_V_d0;
output  [3:0] max_pool_out_1_2_4_V_address0;
output   max_pool_out_1_2_4_V_ce0;
output   max_pool_out_1_2_4_V_we0;
output  [13:0] max_pool_out_1_2_4_V_d0;
output  [3:0] max_pool_out_1_2_5_V_address0;
output   max_pool_out_1_2_5_V_ce0;
output   max_pool_out_1_2_5_V_we0;
output  [13:0] max_pool_out_1_2_5_V_d0;
output  [4:0] max_pool_out_2_0_0_V_address0;
output   max_pool_out_2_0_0_V_ce0;
output   max_pool_out_2_0_0_V_we0;
output  [13:0] max_pool_out_2_0_0_V_d0;
output  [4:0] max_pool_out_2_0_1_V_address0;
output   max_pool_out_2_0_1_V_ce0;
output   max_pool_out_2_0_1_V_we0;
output  [13:0] max_pool_out_2_0_1_V_d0;
output  [4:0] max_pool_out_2_0_2_V_address0;
output   max_pool_out_2_0_2_V_ce0;
output   max_pool_out_2_0_2_V_we0;
output  [13:0] max_pool_out_2_0_2_V_d0;
output  [4:0] max_pool_out_2_0_3_V_address0;
output   max_pool_out_2_0_3_V_ce0;
output   max_pool_out_2_0_3_V_we0;
output  [13:0] max_pool_out_2_0_3_V_d0;
output  [4:0] max_pool_out_2_0_4_V_address0;
output   max_pool_out_2_0_4_V_ce0;
output   max_pool_out_2_0_4_V_we0;
output  [13:0] max_pool_out_2_0_4_V_d0;
output  [4:0] max_pool_out_2_0_5_V_address0;
output   max_pool_out_2_0_5_V_ce0;
output   max_pool_out_2_0_5_V_we0;
output  [13:0] max_pool_out_2_0_5_V_d0;
output  [3:0] max_pool_out_2_1_0_V_address0;
output   max_pool_out_2_1_0_V_ce0;
output   max_pool_out_2_1_0_V_we0;
output  [13:0] max_pool_out_2_1_0_V_d0;
output  [3:0] max_pool_out_2_1_1_V_address0;
output   max_pool_out_2_1_1_V_ce0;
output   max_pool_out_2_1_1_V_we0;
output  [13:0] max_pool_out_2_1_1_V_d0;
output  [3:0] max_pool_out_2_1_2_V_address0;
output   max_pool_out_2_1_2_V_ce0;
output   max_pool_out_2_1_2_V_we0;
output  [13:0] max_pool_out_2_1_2_V_d0;
output  [3:0] max_pool_out_2_1_3_V_address0;
output   max_pool_out_2_1_3_V_ce0;
output   max_pool_out_2_1_3_V_we0;
output  [13:0] max_pool_out_2_1_3_V_d0;
output  [3:0] max_pool_out_2_1_4_V_address0;
output   max_pool_out_2_1_4_V_ce0;
output   max_pool_out_2_1_4_V_we0;
output  [13:0] max_pool_out_2_1_4_V_d0;
output  [3:0] max_pool_out_2_1_5_V_address0;
output   max_pool_out_2_1_5_V_ce0;
output   max_pool_out_2_1_5_V_we0;
output  [13:0] max_pool_out_2_1_5_V_d0;
output  [3:0] max_pool_out_2_2_0_V_address0;
output   max_pool_out_2_2_0_V_ce0;
output   max_pool_out_2_2_0_V_we0;
output  [13:0] max_pool_out_2_2_0_V_d0;
output  [3:0] max_pool_out_2_2_1_V_address0;
output   max_pool_out_2_2_1_V_ce0;
output   max_pool_out_2_2_1_V_we0;
output  [13:0] max_pool_out_2_2_1_V_d0;
output  [3:0] max_pool_out_2_2_2_V_address0;
output   max_pool_out_2_2_2_V_ce0;
output   max_pool_out_2_2_2_V_we0;
output  [13:0] max_pool_out_2_2_2_V_d0;
output  [3:0] max_pool_out_2_2_3_V_address0;
output   max_pool_out_2_2_3_V_ce0;
output   max_pool_out_2_2_3_V_we0;
output  [13:0] max_pool_out_2_2_3_V_d0;
output  [3:0] max_pool_out_2_2_4_V_address0;
output   max_pool_out_2_2_4_V_ce0;
output   max_pool_out_2_2_4_V_we0;
output  [13:0] max_pool_out_2_2_4_V_d0;
output  [3:0] max_pool_out_2_2_5_V_address0;
output   max_pool_out_2_2_5_V_ce0;
output   max_pool_out_2_2_5_V_we0;
output  [13:0] max_pool_out_2_2_5_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] conv_out_0_V_address0;
reg conv_out_0_V_ce0;
reg[10:0] conv_out_0_V_address1;
reg conv_out_0_V_ce1;
reg[10:0] conv_out_1_V_address0;
reg conv_out_1_V_ce0;
reg[10:0] conv_out_1_V_address1;
reg conv_out_1_V_ce1;
reg[10:0] conv_out_2_V_address0;
reg conv_out_2_V_ce0;
reg[10:0] conv_out_2_V_address1;
reg conv_out_2_V_ce1;
reg max_pool_out_0_0_0_V_ce0;
reg max_pool_out_0_0_0_V_we0;
reg max_pool_out_0_0_1_V_ce0;
reg max_pool_out_0_0_1_V_we0;
reg max_pool_out_0_0_2_V_ce0;
reg max_pool_out_0_0_2_V_we0;
reg max_pool_out_0_0_3_V_ce0;
reg max_pool_out_0_0_3_V_we0;
reg max_pool_out_0_0_4_V_ce0;
reg max_pool_out_0_0_4_V_we0;
reg max_pool_out_0_0_5_V_ce0;
reg max_pool_out_0_0_5_V_we0;
reg max_pool_out_0_1_0_V_ce0;
reg max_pool_out_0_1_0_V_we0;
reg max_pool_out_0_1_1_V_ce0;
reg max_pool_out_0_1_1_V_we0;
reg max_pool_out_0_1_2_V_ce0;
reg max_pool_out_0_1_2_V_we0;
reg max_pool_out_0_1_3_V_ce0;
reg max_pool_out_0_1_3_V_we0;
reg max_pool_out_0_1_4_V_ce0;
reg max_pool_out_0_1_4_V_we0;
reg max_pool_out_0_1_5_V_ce0;
reg max_pool_out_0_1_5_V_we0;
reg max_pool_out_0_2_0_V_ce0;
reg max_pool_out_0_2_0_V_we0;
reg max_pool_out_0_2_1_V_ce0;
reg max_pool_out_0_2_1_V_we0;
reg max_pool_out_0_2_2_V_ce0;
reg max_pool_out_0_2_2_V_we0;
reg max_pool_out_0_2_3_V_ce0;
reg max_pool_out_0_2_3_V_we0;
reg max_pool_out_0_2_4_V_ce0;
reg max_pool_out_0_2_4_V_we0;
reg max_pool_out_0_2_5_V_ce0;
reg max_pool_out_0_2_5_V_we0;
reg max_pool_out_1_0_0_V_ce0;
reg max_pool_out_1_0_0_V_we0;
reg max_pool_out_1_0_1_V_ce0;
reg max_pool_out_1_0_1_V_we0;
reg max_pool_out_1_0_2_V_ce0;
reg max_pool_out_1_0_2_V_we0;
reg max_pool_out_1_0_3_V_ce0;
reg max_pool_out_1_0_3_V_we0;
reg max_pool_out_1_0_4_V_ce0;
reg max_pool_out_1_0_4_V_we0;
reg max_pool_out_1_0_5_V_ce0;
reg max_pool_out_1_0_5_V_we0;
reg max_pool_out_1_1_0_V_ce0;
reg max_pool_out_1_1_0_V_we0;
reg max_pool_out_1_1_1_V_ce0;
reg max_pool_out_1_1_1_V_we0;
reg max_pool_out_1_1_2_V_ce0;
reg max_pool_out_1_1_2_V_we0;
reg max_pool_out_1_1_3_V_ce0;
reg max_pool_out_1_1_3_V_we0;
reg max_pool_out_1_1_4_V_ce0;
reg max_pool_out_1_1_4_V_we0;
reg max_pool_out_1_1_5_V_ce0;
reg max_pool_out_1_1_5_V_we0;
reg max_pool_out_1_2_0_V_ce0;
reg max_pool_out_1_2_0_V_we0;
reg max_pool_out_1_2_1_V_ce0;
reg max_pool_out_1_2_1_V_we0;
reg max_pool_out_1_2_2_V_ce0;
reg max_pool_out_1_2_2_V_we0;
reg max_pool_out_1_2_3_V_ce0;
reg max_pool_out_1_2_3_V_we0;
reg max_pool_out_1_2_4_V_ce0;
reg max_pool_out_1_2_4_V_we0;
reg max_pool_out_1_2_5_V_ce0;
reg max_pool_out_1_2_5_V_we0;
reg max_pool_out_2_0_0_V_ce0;
reg max_pool_out_2_0_0_V_we0;
reg max_pool_out_2_0_1_V_ce0;
reg max_pool_out_2_0_1_V_we0;
reg max_pool_out_2_0_2_V_ce0;
reg max_pool_out_2_0_2_V_we0;
reg max_pool_out_2_0_3_V_ce0;
reg max_pool_out_2_0_3_V_we0;
reg max_pool_out_2_0_4_V_ce0;
reg max_pool_out_2_0_4_V_we0;
reg max_pool_out_2_0_5_V_ce0;
reg max_pool_out_2_0_5_V_we0;
reg max_pool_out_2_1_0_V_ce0;
reg max_pool_out_2_1_0_V_we0;
reg max_pool_out_2_1_1_V_ce0;
reg max_pool_out_2_1_1_V_we0;
reg max_pool_out_2_1_2_V_ce0;
reg max_pool_out_2_1_2_V_we0;
reg max_pool_out_2_1_3_V_ce0;
reg max_pool_out_2_1_3_V_we0;
reg max_pool_out_2_1_4_V_ce0;
reg max_pool_out_2_1_4_V_we0;
reg max_pool_out_2_1_5_V_ce0;
reg max_pool_out_2_1_5_V_we0;
reg max_pool_out_2_2_0_V_ce0;
reg max_pool_out_2_2_0_V_we0;
reg max_pool_out_2_2_1_V_ce0;
reg max_pool_out_2_2_1_V_we0;
reg max_pool_out_2_2_2_V_ce0;
reg max_pool_out_2_2_2_V_we0;
reg max_pool_out_2_2_3_V_ce0;
reg max_pool_out_2_2_3_V_we0;
reg max_pool_out_2_2_4_V_ce0;
reg max_pool_out_2_2_4_V_we0;
reg max_pool_out_2_2_5_V_ce0;
reg max_pool_out_2_2_5_V_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] indvar_flatten29_reg_1045;
reg   [2:0] f_0_reg_1057;
reg   [7:0] indvar_flatten_reg_1068;
reg   [3:0] r_0_reg_1080;
reg   [3:0] r_0_reg_1080_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state10_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] r_0_reg_1080_pp0_iter2_reg;
reg   [3:0] r_0_reg_1080_pp0_iter3_reg;
reg   [3:0] c_0_reg_1092;
wire   [0:0] icmp_ln10_fu_1131_p2;
reg   [0:0] icmp_ln10_reg_1837;
reg   [0:0] icmp_ln10_reg_1837_pp0_iter1_reg;
reg   [0:0] icmp_ln10_reg_1837_pp0_iter2_reg;
reg   [0:0] icmp_ln10_reg_1837_pp0_iter3_reg;
wire   [0:0] icmp_ln13_fu_1143_p2;
reg   [0:0] icmp_ln13_reg_1841;
reg   [0:0] icmp_ln13_reg_1841_pp0_iter1_reg;
reg   [0:0] icmp_ln13_reg_1841_pp0_iter2_reg;
reg   [0:0] icmp_ln13_reg_1841_pp0_iter3_reg;
wire   [2:0] select_ln1494_1_fu_1149_p3;
reg   [2:0] select_ln1494_1_reg_1853;
reg    ap_enable_reg_pp0_iter0;
reg   [2:0] select_ln1494_1_reg_1853_pp0_iter1_reg;
reg   [2:0] select_ln1494_1_reg_1853_pp0_iter2_reg;
reg   [2:0] select_ln1494_1_reg_1853_pp0_iter3_reg;
wire   [9:0] add_ln10_fu_1163_p2;
reg   [9:0] add_ln10_reg_1860;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state7_pp0_stage1_iter2;
wire    ap_block_state9_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] and_ln1494_fu_1187_p2;
reg   [0:0] and_ln1494_reg_1865;
reg   [0:0] and_ln1494_reg_1865_pp0_iter1_reg;
reg   [0:0] and_ln1494_reg_1865_pp0_iter2_reg;
reg   [0:0] and_ln1494_reg_1865_pp0_iter3_reg;
wire   [3:0] r_fu_1193_p2;
reg   [3:0] r_reg_1873;
reg   [3:0] r_reg_1873_pp0_iter1_reg;
reg   [3:0] r_reg_1873_pp0_iter2_reg;
wire   [3:0] select_ln13_fu_1204_p3;
reg   [3:0] select_ln13_reg_1880;
reg   [3:0] select_ln13_reg_1880_pp0_iter1_reg;
reg   [3:0] select_ln13_reg_1880_pp0_iter2_reg;
wire   [3:0] select_ln13_10_fu_1218_p3;
reg   [3:0] select_ln13_10_reg_1888;
wire   [7:0] select_ln13_11_fu_1238_p3;
reg   [7:0] select_ln13_11_reg_1893;
wire   [3:0] c_fu_1245_p2;
reg   [3:0] c_reg_1898;
reg    ap_enable_reg_pp0_iter1;
wire   [2:0] grp_fu_1157_p2;
reg   [2:0] urem_ln1494_reg_1903;
wire   [2:0] or_ln1494_1_fu_1426_p2;
reg   [2:0] or_ln1494_1_reg_1913;
reg   [7:0] tmp_8_reg_1918;
wire   [11:0] add_ln1494_8_fu_1501_p2;
reg   [11:0] add_ln1494_8_reg_1938;
wire   [2:0] trunc_ln203_fu_1507_p1;
reg   [2:0] trunc_ln203_reg_1953;
wire   [31:0] zext_ln1494_fu_1531_p1;
reg   [31:0] zext_ln1494_reg_1958;
wire   [3:0] select_ln13_9_fu_1562_p3;
reg   [3:0] select_ln13_9_reg_1964;
wire   [13:0] select_ln29_1_fu_1616_p3;
reg   [13:0] select_ln29_1_reg_2000;
reg   [3:0] tmp_12_reg_2006;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_condition_pp0_exit_iter3_state9;
reg    ap_enable_reg_pp0_iter4;
reg   [9:0] ap_phi_mux_indvar_flatten29_phi_fu_1049_p4;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_f_0_phi_fu_1061_p4;
reg   [7:0] ap_phi_mux_indvar_flatten_phi_fu_1072_p4;
reg   [3:0] ap_phi_mux_r_0_phi_fu_1084_p4;
reg   [3:0] ap_phi_mux_c_0_phi_fu_1096_p4;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1494_8_fu_1401_p1;
wire   [63:0] zext_ln1494_12_fu_1476_p1;
wire   [63:0] zext_ln1494_9_fu_1575_p1;
wire   [63:0] zext_ln1494_14_fu_1604_p1;
wire   [63:0] zext_ln203_7_fu_1769_p1;
wire   [63:0] zext_ln203_8_fu_1797_p1;
wire   [2:0] select_ln13_8_fu_1653_p3;
wire   [2:0] trunc_ln203_2_fu_1756_p1;
wire   [13:0] select_ln29_3_fu_1694_p3;
reg   [31:0] grp_fu_1103_p4;
reg   [31:0] grp_fu_1114_p4;
wire   [2:0] grp_fu_1125_p1;
wire   [2:0] f_fu_1137_p2;
wire   [2:0] grp_fu_1157_p0;
wire   [0:0] icmp_ln16_fu_1181_p2;
wire   [0:0] xor_ln1494_fu_1176_p2;
wire   [3:0] select_ln1494_fu_1169_p3;
wire   [0:0] or_ln13_fu_1199_p2;
wire   [2:0] grp_fu_1212_p1;
wire   [3:0] grp_fu_1226_p0;
wire   [2:0] grp_fu_1226_p1;
wire   [7:0] add_ln13_fu_1232_p2;
wire   [4:0] shl_ln_fu_1250_p3;
wire   [2:0] mul_ln1494_fu_1267_p1;
wire   [7:0] mul_ln1494_fu_1267_p2;
wire   [2:0] zext_ln1494_mid2_v_fu_1273_p4;
wire   [4:0] or_ln26_fu_1258_p2;
wire   [4:0] shl_ln26_mid1_fu_1301_p3;
wire   [4:0] select_ln1494_2_fu_1287_p3;
wire   [4:0] select_ln13_6_fu_1308_p3;
wire   [4:0] mul_ln1494_1_fu_1319_p1;
wire   [4:0] or_ln26_1_fu_1325_p2;
wire   [4:0] select_ln1494_3_fu_1294_p3;
wire   [4:0] select_ln13_7_fu_1331_p3;
wire   [4:0] mul_ln1494_2_fu_1342_p1;
wire   [4:0] shl_ln2_fu_1348_p3;
wire   [9:0] zext_ln1494_7_fu_1355_p1;
wire   [9:0] mul_ln1494_1_fu_1319_p2;
wire   [9:0] add_ln1494_fu_1359_p2;
wire   [1:0] trunc_ln1494_fu_1365_p1;
wire   [2:0] tmp_s_fu_1369_p3;
wire   [7:0] tmp_fu_1383_p4;
wire   [2:0] or_ln1494_fu_1377_p2;
wire   [10:0] tmp_5_fu_1393_p3;
wire   [9:0] mul_ln1494_2_fu_1342_p2;
wire   [9:0] add_ln1494_4_fu_1408_p2;
wire   [1:0] trunc_ln1494_1_fu_1414_p1;
wire   [2:0] tmp_6_fu_1418_p3;
wire   [4:0] or_ln27_fu_1442_p2;
wire   [9:0] zext_ln1494_10_fu_1448_p1;
wire   [9:0] add_ln1494_5_fu_1452_p2;
wire   [10:0] tmp_10_fu_1458_p3;
wire   [11:0] zext_ln1494_4_fu_1283_p1;
wire   [11:0] zext_ln1494_11_fu_1466_p1;
wire   [11:0] add_ln1494_6_fu_1470_p2;
wire   [9:0] add_ln1494_7_fu_1483_p2;
wire   [10:0] tmp_11_fu_1489_p3;
wire   [11:0] zext_ln1494_13_fu_1497_p1;
wire   [2:0] grp_fu_1125_p2;
wire   [3:0] mul_ln203_fu_1515_p1;
wire   [9:0] mul_ln203_fu_1515_p2;
wire   [3:0] udiv_ln_fu_1521_p4;
wire   [3:0] mul_ln203_1_fu_1546_p1;
wire   [9:0] mul_ln203_1_fu_1546_p2;
wire   [3:0] udiv_ln203_mid1_fu_1552_p4;
wire   [3:0] select_ln1494_5_fu_1536_p3;
wire   [10:0] tmp_9_fu_1569_p3;
wire   [13:0] grp_fu_1103_p5;
wire   [0:0] icmp_ln1494_fu_1586_p2;
wire   [12:0] trunc_ln1494_2_fu_1582_p1;
wire   [12:0] select_ln29_fu_1592_p3;
wire   [13:0] grp_fu_1114_p5;
wire   [13:0] zext_ln29_fu_1600_p1;
wire   [0:0] icmp_ln1494_2_fu_1610_p2;
wire   [3:0] mul_ln203_2_fu_1627_p1;
wire   [9:0] mul_ln203_2_fu_1627_p2;
wire   [2:0] grp_fu_1212_p2;
wire   [2:0] trunc_ln203_1_fu_1649_p1;
wire   [2:0] select_ln1494_4_fu_1643_p3;
wire   [5:0] p_shl_cast_fu_1663_p3;
wire   [5:0] zext_ln13_fu_1660_p1;
wire   [0:0] icmp_ln1494_3_fu_1676_p2;
wire   [13:0] select_ln29_2_fu_1681_p3;
wire   [0:0] icmp_ln1494_4_fu_1688_p2;
wire   [2:0] grp_fu_1226_p2;
wire   [5:0] zext_ln203_6_fu_1760_p1;
wire   [5:0] add_ln203_fu_1670_p2;
wire   [5:0] add_ln203_3_fu_1763_p2;
wire   [5:0] add_ln203_4_fu_1791_p2;
wire    ap_CS_fsm_state11;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] mul_ln1494_1_fu_1319_p10;
wire   [9:0] mul_ln1494_2_fu_1342_p10;
wire   [7:0] mul_ln1494_fu_1267_p10;
wire   [9:0] mul_ln203_1_fu_1546_p10;
wire   [9:0] mul_ln203_2_fu_1627_p10;
wire   [9:0] mul_ln203_fu_1515_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

cnn_mux_332_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 14 ))
cnn_mux_332_14_1_1_U55(
    .din0(conv_out_0_V_q0),
    .din1(conv_out_1_V_q0),
    .din2(conv_out_2_V_q0),
    .din3(grp_fu_1103_p4),
    .dout(grp_fu_1103_p5)
);

cnn_mux_332_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 32 ),
    .dout_WIDTH( 14 ))
cnn_mux_332_14_1_1_U56(
    .din0(conv_out_0_V_q1),
    .din1(conv_out_1_V_q1),
    .din2(conv_out_2_V_q1),
    .din3(grp_fu_1114_p4),
    .dout(grp_fu_1114_p5)
);

cnn_urem_4ns_3ns_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_4ns_3ns_ibs_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_r_0_phi_fu_1084_p4),
    .din1(grp_fu_1125_p1),
    .ce(1'b1),
    .dout(grp_fu_1125_p2)
);

cnn_urem_3ns_3ns_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_3ns_3ns_jbC_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1157_p0),
    .din1(3'd3),
    .ce(1'b1),
    .dout(grp_fu_1157_p2)
);

cnn_urem_4ns_3ns_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_4ns_3ns_ibs_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_fu_1193_p2),
    .din1(grp_fu_1212_p1),
    .ce(1'b1),
    .dout(grp_fu_1212_p2)
);

cnn_urem_4ns_3ns_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
cnn_urem_4ns_3ns_ibs_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1226_p0),
    .din1(grp_fu_1226_p1),
    .ce(1'b1),
    .dout(grp_fu_1226_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln10_reg_1837 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_condition_pp0_exit_iter3_state9) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_condition_pp0_exit_iter3_state9) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_1837_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_0_reg_1092 <= c_reg_1898;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_0_reg_1092 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1837 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_0_reg_1057 <= select_ln1494_1_reg_1853;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_1057 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1837 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten29_reg_1045 <= add_ln10_reg_1860;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten29_reg_1045 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1837 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1068 <= select_ln13_11_reg_1893;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_1068 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1837 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_0_reg_1080 <= select_ln13_10_reg_1888;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_1080 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln10_reg_1860 <= add_ln10_fu_1163_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1837_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1494_8_reg_1938 <= add_ln1494_8_fu_1501_p2;
        or_ln1494_1_reg_1913 <= or_ln1494_1_fu_1426_p2;
        tmp_8_reg_1918 <= {{add_ln1494_4_fu_1408_p2[9:2]}};
        urem_ln1494_reg_1903 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_1837 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln1494_reg_1865 <= and_ln1494_fu_1187_p2;
        r_reg_1873 <= r_fu_1193_p2;
        select_ln13_reg_1880 <= select_ln13_fu_1204_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln1494_reg_1865_pp0_iter1_reg <= and_ln1494_reg_1865;
        and_ln1494_reg_1865_pp0_iter2_reg <= and_ln1494_reg_1865_pp0_iter1_reg;
        and_ln1494_reg_1865_pp0_iter3_reg <= and_ln1494_reg_1865_pp0_iter2_reg;
        r_reg_1873_pp0_iter1_reg <= r_reg_1873;
        r_reg_1873_pp0_iter2_reg <= r_reg_1873_pp0_iter1_reg;
        select_ln13_reg_1880_pp0_iter1_reg <= select_ln13_reg_1880;
        select_ln13_reg_1880_pp0_iter2_reg <= select_ln13_reg_1880_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1837 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_reg_1898 <= c_fu_1245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln10_reg_1837 <= icmp_ln10_fu_1131_p2;
        icmp_ln10_reg_1837_pp0_iter1_reg <= icmp_ln10_reg_1837;
        icmp_ln10_reg_1837_pp0_iter2_reg <= icmp_ln10_reg_1837_pp0_iter1_reg;
        icmp_ln10_reg_1837_pp0_iter3_reg <= icmp_ln10_reg_1837_pp0_iter2_reg;
        icmp_ln13_reg_1841_pp0_iter1_reg <= icmp_ln13_reg_1841;
        icmp_ln13_reg_1841_pp0_iter2_reg <= icmp_ln13_reg_1841_pp0_iter1_reg;
        icmp_ln13_reg_1841_pp0_iter3_reg <= icmp_ln13_reg_1841_pp0_iter2_reg;
        r_0_reg_1080_pp0_iter1_reg <= r_0_reg_1080;
        r_0_reg_1080_pp0_iter2_reg <= r_0_reg_1080_pp0_iter1_reg;
        r_0_reg_1080_pp0_iter3_reg <= r_0_reg_1080_pp0_iter2_reg;
        select_ln1494_1_reg_1853_pp0_iter1_reg <= select_ln1494_1_reg_1853;
        select_ln1494_1_reg_1853_pp0_iter2_reg <= select_ln1494_1_reg_1853_pp0_iter1_reg;
        select_ln1494_1_reg_1853_pp0_iter3_reg <= select_ln1494_1_reg_1853_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_1131_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln13_reg_1841 <= icmp_ln13_fu_1143_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_1837 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln13_10_reg_1888 <= select_ln13_10_fu_1218_p3;
        select_ln13_11_reg_1893 <= select_ln13_11_fu_1238_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_1837_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln13_9_reg_1964 <= select_ln13_9_fu_1562_p3;
        select_ln29_1_reg_2000 <= select_ln29_1_fu_1616_p3;
        tmp_12_reg_2006 <= {{mul_ln203_2_fu_1627_p2[9:6]}};
        zext_ln1494_reg_1958[2 : 0] <= zext_ln1494_fu_1531_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_fu_1131_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln1494_1_reg_1853 <= select_ln1494_1_fu_1149_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd0 == and_ln1494_reg_1865_pp0_iter2_reg) & (icmp_ln13_reg_1841_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln203_reg_1953 <= trunc_ln203_fu_1507_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_condition_pp0_exit_iter3_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter3_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln10_reg_1837_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_c_0_phi_fu_1096_p4 = c_reg_1898;
    end else begin
        ap_phi_mux_c_0_phi_fu_1096_p4 = c_0_reg_1092;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_1837 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_1061_p4 = select_ln1494_1_reg_1853;
    end else begin
        ap_phi_mux_f_0_phi_fu_1061_p4 = f_0_reg_1057;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_1837 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten29_phi_fu_1049_p4 = add_ln10_reg_1860;
    end else begin
        ap_phi_mux_indvar_flatten29_phi_fu_1049_p4 = indvar_flatten29_reg_1045;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_1837 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1072_p4 = select_ln13_11_reg_1893;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1072_p4 = indvar_flatten_reg_1068;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_1837 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_1084_p4 = select_ln13_10_reg_1888;
    end else begin
        ap_phi_mux_r_0_phi_fu_1084_p4 = r_0_reg_1080;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_0_V_address0 = zext_ln1494_9_fu_1575_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_0_V_address0 = zext_ln1494_8_fu_1401_p1;
        end else begin
            conv_out_0_V_address0 = 'bx;
        end
    end else begin
        conv_out_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_0_V_address1 = zext_ln1494_14_fu_1604_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_0_V_address1 = zext_ln1494_12_fu_1476_p1;
        end else begin
            conv_out_0_V_address1 = 'bx;
        end
    end else begin
        conv_out_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_0_V_ce0 = 1'b1;
    end else begin
        conv_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_0_V_ce1 = 1'b1;
    end else begin
        conv_out_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_1_V_address0 = zext_ln1494_9_fu_1575_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_1_V_address0 = zext_ln1494_8_fu_1401_p1;
        end else begin
            conv_out_1_V_address0 = 'bx;
        end
    end else begin
        conv_out_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_1_V_address1 = zext_ln1494_14_fu_1604_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_1_V_address1 = zext_ln1494_12_fu_1476_p1;
        end else begin
            conv_out_1_V_address1 = 'bx;
        end
    end else begin
        conv_out_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_1_V_ce0 = 1'b1;
    end else begin
        conv_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_1_V_ce1 = 1'b1;
    end else begin
        conv_out_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_2_V_address0 = zext_ln1494_9_fu_1575_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_2_V_address0 = zext_ln1494_8_fu_1401_p1;
        end else begin
            conv_out_2_V_address0 = 'bx;
        end
    end else begin
        conv_out_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_2_V_address1 = zext_ln1494_14_fu_1604_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_2_V_address1 = zext_ln1494_12_fu_1476_p1;
        end else begin
            conv_out_2_V_address1 = 'bx;
        end
    end else begin
        conv_out_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_2_V_ce0 = 1'b1;
    end else begin
        conv_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_out_2_V_ce1 = 1'b1;
    end else begin
        conv_out_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1103_p4 = zext_ln1494_reg_1958;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1103_p4 = zext_ln1494_fu_1531_p1;
    end else begin
        grp_fu_1103_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1114_p4 = zext_ln1494_reg_1958;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1114_p4 = zext_ln1494_fu_1531_p1;
    end else begin
        grp_fu_1114_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_0_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln13_8_fu_1653_p3 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_0_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_0_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_1_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_0_2_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_0_2_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_0_2_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_0_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_0_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_0_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_1_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_1_2_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln13_8_fu_1653_p3 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_1_2_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_1_2_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_0_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (trunc_ln203_2_fu_1756_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_1_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_0_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_0_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_1_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_1_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_2_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_2_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_3_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_3_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_4_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_4_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_5_V_ce0 = 1'b1;
    end else begin
        max_pool_out_2_2_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln13_8_fu_1653_p3 == 3'd0) & ~(trunc_ln203_2_fu_1756_p1 == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd0) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd1) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd2) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd3) & ~(select_ln1494_1_reg_1853_pp0_iter3_reg == 3'd4) & ~(trunc_ln203_2_fu_1756_p1 == 3'd1) & ~(select_ln13_8_fu_1653_p3 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_out_2_2_5_V_we0 = 1'b1;
    end else begin
        max_pool_out_2_2_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_1163_p2 = (10'd1 + indvar_flatten29_reg_1045);

assign add_ln13_fu_1232_p2 = (indvar_flatten_reg_1068 + 8'd1);

assign add_ln1494_4_fu_1408_p2 = (zext_ln1494_7_fu_1355_p1 + mul_ln1494_2_fu_1342_p2);

assign add_ln1494_5_fu_1452_p2 = (zext_ln1494_10_fu_1448_p1 + mul_ln1494_1_fu_1319_p2);

assign add_ln1494_6_fu_1470_p2 = (zext_ln1494_4_fu_1283_p1 + zext_ln1494_11_fu_1466_p1);

assign add_ln1494_7_fu_1483_p2 = (zext_ln1494_10_fu_1448_p1 + mul_ln1494_2_fu_1342_p2);

assign add_ln1494_8_fu_1501_p2 = (zext_ln1494_4_fu_1283_p1 + zext_ln1494_13_fu_1497_p1);

assign add_ln1494_fu_1359_p2 = (zext_ln1494_7_fu_1355_p1 + mul_ln1494_1_fu_1319_p2);

assign add_ln203_3_fu_1763_p2 = (zext_ln203_6_fu_1760_p1 + add_ln203_fu_1670_p2);

assign add_ln203_4_fu_1791_p2 = (zext_ln203_6_fu_1760_p1 + p_shl_cast_fu_1663_p3);

assign add_ln203_fu_1670_p2 = (p_shl_cast_fu_1663_p3 + zext_ln13_fu_1660_p1);

assign and_ln1494_fu_1187_p2 = (xor_ln1494_fu_1176_p2 & icmp_ln16_fu_1181_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign c_fu_1245_p2 = (select_ln13_reg_1880 + 4'd1);

assign f_fu_1137_p2 = (3'd1 + ap_phi_mux_f_0_phi_fu_1061_p4);

assign grp_fu_1125_p1 = 4'd3;

assign grp_fu_1157_p0 = ((icmp_ln13_fu_1143_p2[0:0] === 1'b1) ? f_fu_1137_p2 : ap_phi_mux_f_0_phi_fu_1061_p4);

assign grp_fu_1212_p1 = 4'd3;

assign grp_fu_1226_p0 = ((or_ln13_fu_1199_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_c_0_phi_fu_1096_p4);

assign grp_fu_1226_p1 = 4'd3;

assign icmp_ln10_fu_1131_p2 = ((ap_phi_mux_indvar_flatten29_phi_fu_1049_p4 == 10'd1014) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1143_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1072_p4 == 8'd169) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_1610_p2 = (($signed(grp_fu_1114_p5) > $signed(zext_ln29_fu_1600_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_1676_p2 = (($signed(grp_fu_1103_p5) > $signed(select_ln29_1_reg_2000)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_1688_p2 = (($signed(grp_fu_1114_p5) > $signed(select_ln29_2_fu_1681_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_1586_p2 = (($signed(grp_fu_1103_p5) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_1181_p2 = ((ap_phi_mux_c_0_phi_fu_1096_p4 == 4'd13) ? 1'b1 : 1'b0);

assign max_pool_out_0_0_0_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_0_0_0_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_0_1_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_0_0_1_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_0_2_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_0_0_2_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_0_3_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_0_0_3_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_0_4_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_0_0_4_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_0_5_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_0_0_5_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_1_0_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_1_0_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_1_1_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_1_1_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_1_2_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_1_2_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_1_3_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_1_3_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_1_4_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_1_4_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_1_5_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_1_5_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_2_0_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_2_0_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_2_1_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_2_1_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_2_2_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_2_2_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_2_3_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_2_3_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_2_4_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_2_4_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_0_2_5_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_0_2_5_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_0_0_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_1_0_0_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_0_1_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_1_0_1_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_0_2_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_1_0_2_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_0_3_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_1_0_3_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_0_4_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_1_0_4_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_0_5_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_1_0_5_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_1_0_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_1_0_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_1_1_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_1_1_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_1_2_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_1_2_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_1_3_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_1_3_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_1_4_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_1_4_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_1_5_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_1_5_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_2_0_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_2_0_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_2_1_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_2_1_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_2_2_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_2_2_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_2_3_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_2_3_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_2_4_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_2_4_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_1_2_5_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_1_2_5_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_0_0_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_2_0_0_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_0_1_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_2_0_1_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_0_2_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_2_0_2_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_0_3_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_2_0_3_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_0_4_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_2_0_4_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_0_5_V_address0 = zext_ln203_7_fu_1769_p1;

assign max_pool_out_2_0_5_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_1_0_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_1_0_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_1_1_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_1_1_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_1_2_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_1_2_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_1_3_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_1_3_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_1_4_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_1_4_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_1_5_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_1_5_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_2_0_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_2_0_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_2_1_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_2_1_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_2_2_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_2_2_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_2_3_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_2_3_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_2_4_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_2_4_V_d0 = select_ln29_3_fu_1694_p3;

assign max_pool_out_2_2_5_V_address0 = zext_ln203_8_fu_1797_p1;

assign max_pool_out_2_2_5_V_d0 = select_ln29_3_fu_1694_p3;

assign mul_ln1494_1_fu_1319_p1 = mul_ln1494_1_fu_1319_p10;

assign mul_ln1494_1_fu_1319_p10 = select_ln13_6_fu_1308_p3;

assign mul_ln1494_1_fu_1319_p2 = (10'd26 * mul_ln1494_1_fu_1319_p1);

assign mul_ln1494_2_fu_1342_p1 = mul_ln1494_2_fu_1342_p10;

assign mul_ln1494_2_fu_1342_p10 = select_ln13_7_fu_1331_p3;

assign mul_ln1494_2_fu_1342_p2 = (10'd26 * mul_ln1494_2_fu_1342_p1);

assign mul_ln1494_fu_1267_p1 = mul_ln1494_fu_1267_p10;

assign mul_ln1494_fu_1267_p10 = select_ln1494_1_reg_1853_pp0_iter2_reg;

assign mul_ln1494_fu_1267_p2 = (8'd11 * mul_ln1494_fu_1267_p1);

assign mul_ln203_1_fu_1546_p1 = mul_ln203_1_fu_1546_p10;

assign mul_ln203_1_fu_1546_p10 = r_reg_1873_pp0_iter2_reg;

assign mul_ln203_1_fu_1546_p2 = (10'd22 * mul_ln203_1_fu_1546_p1);

assign mul_ln203_2_fu_1627_p1 = mul_ln203_2_fu_1627_p10;

assign mul_ln203_2_fu_1627_p10 = select_ln13_reg_1880_pp0_iter2_reg;

assign mul_ln203_2_fu_1627_p2 = (10'd22 * mul_ln203_2_fu_1627_p1);

assign mul_ln203_fu_1515_p1 = mul_ln203_fu_1515_p10;

assign mul_ln203_fu_1515_p10 = r_0_reg_1080_pp0_iter3_reg;

assign mul_ln203_fu_1515_p2 = (10'd22 * mul_ln203_fu_1515_p1);

assign or_ln13_fu_1199_p2 = (icmp_ln13_reg_1841 | and_ln1494_fu_1187_p2);

assign or_ln1494_1_fu_1426_p2 = (zext_ln1494_mid2_v_fu_1273_p4 | tmp_6_fu_1418_p3);

assign or_ln1494_fu_1377_p2 = (zext_ln1494_mid2_v_fu_1273_p4 | tmp_s_fu_1369_p3);

assign or_ln26_1_fu_1325_p2 = (shl_ln26_mid1_fu_1301_p3 | 5'd1);

assign or_ln26_fu_1258_p2 = (shl_ln_fu_1250_p3 | 5'd1);

assign or_ln27_fu_1442_p2 = (shl_ln2_fu_1348_p3 | 5'd1);

assign p_shl_cast_fu_1663_p3 = {{select_ln13_9_reg_1964}, {2'd0}};

assign r_fu_1193_p2 = (4'd1 + select_ln1494_fu_1169_p3);

assign select_ln13_10_fu_1218_p3 = ((and_ln1494_fu_1187_p2[0:0] === 1'b1) ? r_fu_1193_p2 : select_ln1494_fu_1169_p3);

assign select_ln13_11_fu_1238_p3 = ((icmp_ln13_reg_1841[0:0] === 1'b1) ? 8'd1 : add_ln13_fu_1232_p2);

assign select_ln13_6_fu_1308_p3 = ((and_ln1494_reg_1865_pp0_iter2_reg[0:0] === 1'b1) ? shl_ln26_mid1_fu_1301_p3 : select_ln1494_2_fu_1287_p3);

assign select_ln13_7_fu_1331_p3 = ((and_ln1494_reg_1865_pp0_iter2_reg[0:0] === 1'b1) ? or_ln26_1_fu_1325_p2 : select_ln1494_3_fu_1294_p3);

assign select_ln13_8_fu_1653_p3 = ((and_ln1494_reg_1865_pp0_iter3_reg[0:0] === 1'b1) ? trunc_ln203_1_fu_1649_p1 : select_ln1494_4_fu_1643_p3);

assign select_ln13_9_fu_1562_p3 = ((and_ln1494_reg_1865_pp0_iter2_reg[0:0] === 1'b1) ? udiv_ln203_mid1_fu_1552_p4 : select_ln1494_5_fu_1536_p3);

assign select_ln13_fu_1204_p3 = ((or_ln13_fu_1199_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_c_0_phi_fu_1096_p4);

assign select_ln1494_1_fu_1149_p3 = ((icmp_ln13_fu_1143_p2[0:0] === 1'b1) ? f_fu_1137_p2 : ap_phi_mux_f_0_phi_fu_1061_p4);

assign select_ln1494_2_fu_1287_p3 = ((icmp_ln13_reg_1841_pp0_iter2_reg[0:0] === 1'b1) ? 5'd0 : shl_ln_fu_1250_p3);

assign select_ln1494_3_fu_1294_p3 = ((icmp_ln13_reg_1841_pp0_iter2_reg[0:0] === 1'b1) ? 5'd1 : or_ln26_fu_1258_p2);

assign select_ln1494_4_fu_1643_p3 = ((icmp_ln13_reg_1841_pp0_iter3_reg[0:0] === 1'b1) ? 3'd0 : trunc_ln203_reg_1953);

assign select_ln1494_5_fu_1536_p3 = ((icmp_ln13_reg_1841_pp0_iter3_reg[0:0] === 1'b1) ? 4'd0 : udiv_ln_fu_1521_p4);

assign select_ln1494_fu_1169_p3 = ((icmp_ln13_reg_1841[0:0] === 1'b1) ? 4'd0 : r_0_reg_1080);

assign select_ln29_1_fu_1616_p3 = ((icmp_ln1494_2_fu_1610_p2[0:0] === 1'b1) ? grp_fu_1114_p5 : zext_ln29_fu_1600_p1);

assign select_ln29_2_fu_1681_p3 = ((icmp_ln1494_3_fu_1676_p2[0:0] === 1'b1) ? grp_fu_1103_p5 : select_ln29_1_reg_2000);

assign select_ln29_3_fu_1694_p3 = ((icmp_ln1494_4_fu_1688_p2[0:0] === 1'b1) ? grp_fu_1114_p5 : select_ln29_2_fu_1681_p3);

assign select_ln29_fu_1592_p3 = ((icmp_ln1494_fu_1586_p2[0:0] === 1'b1) ? trunc_ln1494_2_fu_1582_p1 : 13'd0);

assign shl_ln26_mid1_fu_1301_p3 = {{r_reg_1873_pp0_iter2_reg}, {1'd0}};

assign shl_ln2_fu_1348_p3 = {{select_ln13_reg_1880_pp0_iter2_reg}, {1'd0}};

assign shl_ln_fu_1250_p3 = {{r_0_reg_1080_pp0_iter2_reg}, {1'd0}};

assign tmp_10_fu_1458_p3 = {{add_ln1494_5_fu_1452_p2}, {1'd0}};

assign tmp_11_fu_1489_p3 = {{add_ln1494_7_fu_1483_p2}, {1'd0}};

assign tmp_5_fu_1393_p3 = {{tmp_fu_1383_p4}, {or_ln1494_fu_1377_p2}};

assign tmp_6_fu_1418_p3 = {{trunc_ln1494_1_fu_1414_p1}, {1'd0}};

assign tmp_9_fu_1569_p3 = {{tmp_8_reg_1918}, {or_ln1494_1_reg_1913}};

assign tmp_fu_1383_p4 = {{add_ln1494_fu_1359_p2[9:2]}};

assign tmp_s_fu_1369_p3 = {{trunc_ln1494_fu_1365_p1}, {1'd0}};

assign trunc_ln1494_1_fu_1414_p1 = add_ln1494_4_fu_1408_p2[1:0];

assign trunc_ln1494_2_fu_1582_p1 = grp_fu_1103_p5[12:0];

assign trunc_ln1494_fu_1365_p1 = add_ln1494_fu_1359_p2[1:0];

assign trunc_ln203_1_fu_1649_p1 = grp_fu_1212_p2[2:0];

assign trunc_ln203_2_fu_1756_p1 = grp_fu_1226_p2[2:0];

assign trunc_ln203_fu_1507_p1 = grp_fu_1125_p2[2:0];

assign udiv_ln203_mid1_fu_1552_p4 = {{mul_ln203_1_fu_1546_p2[9:6]}};

assign udiv_ln_fu_1521_p4 = {{mul_ln203_fu_1515_p2[9:6]}};

assign xor_ln1494_fu_1176_p2 = (icmp_ln13_reg_1841 ^ 1'd1);

assign zext_ln13_fu_1660_p1 = select_ln13_9_reg_1964;

assign zext_ln1494_10_fu_1448_p1 = or_ln27_fu_1442_p2;

assign zext_ln1494_11_fu_1466_p1 = tmp_10_fu_1458_p3;

assign zext_ln1494_12_fu_1476_p1 = add_ln1494_6_fu_1470_p2;

assign zext_ln1494_13_fu_1497_p1 = tmp_11_fu_1489_p3;

assign zext_ln1494_14_fu_1604_p1 = add_ln1494_8_reg_1938;

assign zext_ln1494_4_fu_1283_p1 = zext_ln1494_mid2_v_fu_1273_p4;

assign zext_ln1494_7_fu_1355_p1 = shl_ln2_fu_1348_p3;

assign zext_ln1494_8_fu_1401_p1 = tmp_5_fu_1393_p3;

assign zext_ln1494_9_fu_1575_p1 = tmp_9_fu_1569_p3;

assign zext_ln1494_fu_1531_p1 = urem_ln1494_reg_1903;

assign zext_ln1494_mid2_v_fu_1273_p4 = {{mul_ln1494_fu_1267_p2[7:5]}};

assign zext_ln203_6_fu_1760_p1 = tmp_12_reg_2006;

assign zext_ln203_7_fu_1769_p1 = add_ln203_3_fu_1763_p2;

assign zext_ln203_8_fu_1797_p1 = add_ln203_4_fu_1791_p2;

assign zext_ln29_fu_1600_p1 = select_ln29_fu_1592_p3;

always @ (posedge ap_clk) begin
    zext_ln1494_reg_1958[31:3] <= 29'b00000000000000000000000000000;
end

endmodule //max_pool_1
