Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May 18 19:28:06 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    519         
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (519)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1459)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (519)
--------------------------
 There are 519 register/latch pins with no clock driven by root clock pin: div/ClockOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1459)
---------------------------------------------------
 There are 1459 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.512        0.000                      0                   44        0.308        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
sysclk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_pin          6.512        0.000                      0                   44        0.308        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysclk_pin                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_pin
  To Clock:  sysclk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/digit_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.890ns (25.481%)  route 2.603ns (74.519%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.562     5.083    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  sevenseg/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  sevenseg/counter_reg[14]/Q
                         net (fo=2, routed)           1.272     6.873    sevenseg/counter_reg[14]
    SLICE_X53Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  sevenseg/digit_sel[1]_i_3/O
                         net (fo=1, routed)           0.505     7.502    sevenseg/digit_sel[1]_i_3_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.626 r  sevenseg/digit_sel[1]_i_2/O
                         net (fo=2, routed)           0.826     8.452    sevenseg/digit_sel[1]_i_2_n_0
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.576 r  sevenseg/digit_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     8.576    sevenseg/digit_sel[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445    14.786    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDRE (Setup_fdre_C_D)        0.077    15.088    sevenseg/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/digit_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.912ns (25.948%)  route 2.603ns (74.052%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.562     5.083    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  sevenseg/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  sevenseg/counter_reg[14]/Q
                         net (fo=2, routed)           1.272     6.873    sevenseg/counter_reg[14]
    SLICE_X53Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.997 r  sevenseg/digit_sel[1]_i_3/O
                         net (fo=1, routed)           0.505     7.502    sevenseg/digit_sel[1]_i_3_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.626 r  sevenseg/digit_sel[1]_i_2/O
                         net (fo=2, routed)           0.826     8.452    sevenseg/digit_sel[1]_i_2_n_0
    SLICE_X54Y16         LUT3 (Prop_lut3_I1_O)        0.146     8.598 r  sevenseg/digit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     8.598    sevenseg/digit_sel[1]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445    14.786    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X54Y16         FDRE (Setup_fdre_C_D)        0.118    15.129    sevenseg/digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.849ns (67.052%)  route 0.909ns (32.948%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.909     6.514    sevenseg/counter_reg[1]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.171 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.288 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.288    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.405 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.405    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.522 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.522    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.845 r  sevenseg/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.845    sevenseg/counter_reg[16]_i_1__0_n_6
    SLICE_X52Y18         FDRE                                         r  sevenseg/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.442    14.783    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  sevenseg/counter_reg[17]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.109    15.131    sevenseg/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 1.841ns (66.956%)  route 0.909ns (33.044%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.909     6.514    sevenseg/counter_reg[1]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.171 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.288 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.288    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.405 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.405    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.522 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.522    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.837 r  sevenseg/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.837    sevenseg/counter_reg[16]_i_1__0_n_4
    SLICE_X52Y18         FDRE                                         r  sevenseg/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.442    14.783    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  sevenseg/counter_reg[19]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.109    15.131    sevenseg/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.370ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 1.765ns (66.017%)  route 0.909ns (33.983%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.909     6.514    sevenseg/counter_reg[1]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.171 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.288 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.288    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.405 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.405    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.522 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.522    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.761 r  sevenseg/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.761    sevenseg/counter_reg[16]_i_1__0_n_5
    SLICE_X52Y18         FDRE                                         r  sevenseg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.442    14.783    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  sevenseg/counter_reg[18]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.109    15.131    sevenseg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  7.370    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.745ns (65.761%)  route 0.909ns (34.239%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.909     6.514    sevenseg/counter_reg[1]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.171 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.288 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.288    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.405 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.405    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.522 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.522    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.741 r  sevenseg/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.741    sevenseg/counter_reg[16]_i_1__0_n_7
    SLICE_X52Y18         FDRE                                         r  sevenseg/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.442    14.783    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  sevenseg/counter_reg[16]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.109    15.131    sevenseg/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.732ns (65.592%)  route 0.909ns (34.408%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.909     6.514    sevenseg/counter_reg[1]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.171 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.288 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.288    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.405 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.405    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.728 r  sevenseg/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.728    sevenseg/counter_reg[12]_i_1__0_n_6
    SLICE_X52Y17         FDRE                                         r  sevenseg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  sevenseg/counter_reg[13]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.109    15.133    sevenseg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.724ns (65.488%)  route 0.909ns (34.512%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.566     5.087    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  sevenseg/counter_reg[1]/Q
                         net (fo=2, routed)           0.909     6.514    sevenseg/counter_reg[1]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.171 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.288 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.288    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.405 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.405    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.720 r  sevenseg/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.720    sevenseg/counter_reg[12]_i_1__0_n_4
    SLICE_X52Y17         FDRE                                         r  sevenseg/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  sevenseg/counter_reg[15]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.109    15.133    sevenseg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 1.862ns (70.829%)  route 0.767ns (29.171%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.767     6.369    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.026 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.026    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.143    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.713 r  div/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.713    div/counter_reg[20]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 1.849ns (70.684%)  route 0.767ns (29.316%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.767     6.369    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.026 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.026    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.143    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.700 r  div/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.700    div/counter_reg[16]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  7.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  div/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    div/counter_reg_n_0_[0]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  div/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    div/counter[0]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  div/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    div/counter_reg[0]_i_1_n_7
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 div/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[11]/Q
                         net (fo=1, routed)           0.173     1.782    div/counter_reg_n_0_[11]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.891 r  div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    div/counter_reg[8]_i_1_n_4
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  div/counter_reg[3]/Q
                         net (fo=1, routed)           0.173     1.781    div/counter_reg_n_0_[3]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.890 r  div/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    div/counter_reg[0]_i_1_n_4
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 div/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[12]/Q
                         net (fo=1, routed)           0.170     1.780    div/counter_reg_n_0_[12]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  div/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    div/counter_reg[12]_i_1_n_7
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 div/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[16]/Q
                         net (fo=1, routed)           0.170     1.780    div/counter_reg_n_0_[16]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  div/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    div/counter_reg[16]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 div/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  div/counter_reg[4]/Q
                         net (fo=1, routed)           0.170     1.779    div/counter_reg_n_0_[4]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  div/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    div/counter_reg[4]_i_1_n_7
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  sevenseg/counter_reg[0]/Q
                         net (fo=2, routed)           0.175     1.784    sevenseg/counter_reg[0]
    SLICE_X52Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  sevenseg/counter[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.829    sevenseg/counter[0]_i_2__0_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  sevenseg/counter_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.899    sevenseg/counter_reg[0]_i_1__0_n_7
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    sevenseg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 div/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/ClockOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.653%)  route 0.239ns (59.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[20]/Q
                         net (fo=2, routed)           0.239     1.849    div/counter_reg[20]
    SLICE_X35Y46         FDRE                                         r  div/ClockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  div/ClockOut_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070     1.528    div/ClockOut_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  sevenseg/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  sevenseg/counter_reg[11]/Q
                         net (fo=2, routed)           0.184     1.792    sevenseg/counter_reg[11]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.901 r  sevenseg/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.901    sevenseg/counter_reg[8]_i_1__0_n_4
    SLICE_X52Y16         FDRE                                         r  sevenseg/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.830     1.957    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  sevenseg/counter_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X52Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    sevenseg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  sevenseg/counter_reg[3]/Q
                         net (fo=2, routed)           0.185     1.794    sevenseg/counter_reg[3]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.903 r  sevenseg/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.903    sevenseg/counter_reg[0]_i_1__0_n_4
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  sevenseg/counter_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    sevenseg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  PCLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   div/ClockOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1482 Endpoints
Min Delay          1482 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.478ns  (logic 8.959ns (39.856%)  route 13.519ns (60.144%))
  Logic Levels:           29  (CARRY4=17 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  u_diex/OUTB_reg[7]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_diex/OUTB_reg[7]/Q
                         net (fo=14, routed)          2.090     2.568    u_diex/EXB[7]
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.301     2.869 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.973     3.842    u_diex/i___7_carry_i_9_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I3_O)        0.152     3.994 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          1.358     5.352    u_diex/OUTC_reg[7]_2[1]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.354     5.706 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.793     6.499    u_alu/OUTB[5]_i_11[1]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     7.221 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.475 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.264     8.739    u_diex/OUTB_reg[6]_0[1]
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.367     9.106 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     9.106    u_diex/OUTB[5]_i_14_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.507    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.729 r  u_diex/OUTB_reg[5]_i_6/O[0]
                         net (fo=2, routed)           1.142    10.872    u_diex/OUTB_reg[5]_i_6_n_7
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.299    11.171 r  u_diex/OUTB[4]_i_11/O
                         net (fo=1, routed)           0.000    11.171    u_diex/OUTB[4]_i_11_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.721 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.878 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.456    13.333    u_diex/data6[4]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.662 r  u_diex/i___211_carry_i_29/O
                         net (fo=1, routed)           0.000    13.662    u_diex/i___211_carry_i_29_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.195 r  u_diex/i___211_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.195    u_diex/i___211_carry_i_15_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.352 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.189    15.541    u_diex/data6[3]
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.332    15.873 r  u_diex/i___211_carry_i_23/O
                         net (fo=1, routed)           0.000    15.873    u_diex/i___211_carry_i_23_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.274 r  u_diex/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.274    u_diex/i___211_carry_i_11_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.388 r  u_diex/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.388    u_diex/i___211_carry_i_8_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.545 r  u_diex/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.195    17.740    u_diex/data6[2]
    SLICE_X60Y8          LUT3 (Prop_lut3_I0_O)        0.329    18.069 r  u_diex/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    18.069    u_diex/i___211_carry_i_12_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.445 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.445    u_diex/i___211_carry_i_2_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.562 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.562    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.719 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.527    20.245    u_diex/OUTC_reg[7]_2[0]
    SLICE_X58Y9          LUT3 (Prop_lut3_I0_O)        0.332    20.577 r  u_diex/i___211_carry_i_4/O
                         net (fo=1, routed)           0.000    20.577    u_alu/S0_inferred__1/i___211_carry__0_1[2]
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.975 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    20.975    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.089 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.089    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.360 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.533    21.893    u_diex/OUTB_reg[6]_0[0]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.373    22.266 r  u_diex/OUTB[0]_i_2__0/O
                         net (fo=1, routed)           0.000    22.266    u_diex/OUTB[0]_i_2__0_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    22.478 r  u_diex/OUTB_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    22.478    u_exmem/POST_ALU_CALC_B[0]
    SLICE_X57Y10         FDRE                                         r  u_exmem/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.240ns  (logic 7.803ns (38.553%)  route 12.437ns (61.447%))
  Logic Levels:           25  (CARRY4=14 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  u_diex/OUTB_reg[7]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_diex/OUTB_reg[7]/Q
                         net (fo=14, routed)          2.090     2.568    u_diex/EXB[7]
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.301     2.869 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.973     3.842    u_diex/i___7_carry_i_9_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I3_O)        0.152     3.994 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          1.358     5.352    u_diex/OUTC_reg[7]_2[1]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.354     5.706 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.793     6.499    u_alu/OUTB[5]_i_11[1]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     7.221 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.475 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.264     8.739    u_diex/OUTB_reg[6]_0[1]
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.367     9.106 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     9.106    u_diex/OUTB[5]_i_14_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.507    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.729 r  u_diex/OUTB_reg[5]_i_6/O[0]
                         net (fo=2, routed)           1.142    10.872    u_diex/OUTB_reg[5]_i_6_n_7
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.299    11.171 r  u_diex/OUTB[4]_i_11/O
                         net (fo=1, routed)           0.000    11.171    u_diex/OUTB[4]_i_11_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.721 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.878 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.456    13.333    u_diex/data6[4]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.662 r  u_diex/i___211_carry_i_29/O
                         net (fo=1, routed)           0.000    13.662    u_diex/i___211_carry_i_29_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.195 r  u_diex/i___211_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.195    u_diex/i___211_carry_i_15_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.352 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.189    15.541    u_diex/data6[3]
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.332    15.873 r  u_diex/i___211_carry_i_23/O
                         net (fo=1, routed)           0.000    15.873    u_diex/i___211_carry_i_23_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.274 r  u_diex/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.274    u_diex/i___211_carry_i_11_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.388 r  u_diex/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.388    u_diex/i___211_carry_i_8_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.545 r  u_diex/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.195    17.740    u_diex/data6[2]
    SLICE_X60Y8          LUT3 (Prop_lut3_I0_O)        0.329    18.069 r  u_diex/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    18.069    u_diex/i___211_carry_i_12_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.445 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.445    u_diex/i___211_carry_i_2_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.562 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.562    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.719 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.977    19.696    u_diex/OUTC_reg[7]_2[0]
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.332    20.028 r  u_diex/OUTB[1]_i_2__0/O
                         net (fo=1, routed)           0.000    20.028    u_diex/OUTB[1]_i_2__0_n_0
    SLICE_X55Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    20.240 r  u_diex/OUTB_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    20.240    u_exmem/POST_ALU_CALC_B[1]
    SLICE_X55Y10         FDRE                                         r  u_exmem/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.948ns  (logic 6.818ns (37.987%)  route 11.130ns (62.013%))
  Logic Levels:           21  (CARRY4=11 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  u_diex/OUTB_reg[7]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_diex/OUTB_reg[7]/Q
                         net (fo=14, routed)          2.090     2.568    u_diex/EXB[7]
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.301     2.869 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.973     3.842    u_diex/i___7_carry_i_9_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I3_O)        0.152     3.994 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          1.358     5.352    u_diex/OUTC_reg[7]_2[1]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.354     5.706 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.793     6.499    u_alu/OUTB[5]_i_11[1]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     7.221 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.475 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.264     8.739    u_diex/OUTB_reg[6]_0[1]
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.367     9.106 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     9.106    u_diex/OUTB[5]_i_14_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.507    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.729 r  u_diex/OUTB_reg[5]_i_6/O[0]
                         net (fo=2, routed)           1.142    10.872    u_diex/OUTB_reg[5]_i_6_n_7
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.299    11.171 r  u_diex/OUTB[4]_i_11/O
                         net (fo=1, routed)           0.000    11.171    u_diex/OUTB[4]_i_11_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.721 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.878 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.456    13.333    u_diex/data6[4]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.662 r  u_diex/i___211_carry_i_29/O
                         net (fo=1, routed)           0.000    13.662    u_diex/i___211_carry_i_29_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.195 r  u_diex/i___211_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.195    u_diex/i___211_carry_i_15_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.352 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.189    15.541    u_diex/data6[3]
    SLICE_X61Y10         LUT3 (Prop_lut3_I0_O)        0.332    15.873 r  u_diex/i___211_carry_i_23/O
                         net (fo=1, routed)           0.000    15.873    u_diex/i___211_carry_i_23_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.274 r  u_diex/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.274    u_diex/i___211_carry_i_11_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.388 r  u_diex/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.388    u_diex/i___211_carry_i_8_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.545 r  u_diex/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.865    17.410    u_diex/data6[2]
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.329    17.739 r  u_diex/OUTB[2]_i_2__0/O
                         net (fo=1, routed)           0.000    17.739    u_diex/OUTB[2]_i_2__0_n_0
    SLICE_X56Y10         MUXF7 (Prop_muxf7_I0_O)      0.209    17.948 r  u_diex/OUTB_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    17.948    u_exmem/POST_ALU_CALC_B[2]
    SLICE_X56Y10         FDRE                                         r  u_exmem/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.136ns  (logic 5.846ns (36.229%)  route 10.290ns (63.771%))
  Logic Levels:           17  (CARRY4=8 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  u_diex/OUTB_reg[7]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_diex/OUTB_reg[7]/Q
                         net (fo=14, routed)          2.090     2.568    u_diex/EXB[7]
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.301     2.869 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.973     3.842    u_diex/i___7_carry_i_9_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I3_O)        0.152     3.994 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          1.358     5.352    u_diex/OUTC_reg[7]_2[1]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.354     5.706 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.793     6.499    u_alu/OUTB[5]_i_11[1]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     7.221 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.475 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.264     8.739    u_diex/OUTB_reg[6]_0[1]
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.367     9.106 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     9.106    u_diex/OUTB[5]_i_14_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.507    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.729 r  u_diex/OUTB_reg[5]_i_6/O[0]
                         net (fo=2, routed)           1.142    10.872    u_diex/OUTB_reg[5]_i_6_n_7
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.299    11.171 r  u_diex/OUTB[4]_i_11/O
                         net (fo=1, routed)           0.000    11.171    u_diex/OUTB[4]_i_11_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.721 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.878 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.456    13.333    u_diex/data6[4]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.329    13.662 r  u_diex/i___211_carry_i_29/O
                         net (fo=1, routed)           0.000    13.662    u_diex/i___211_carry_i_29_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.195 r  u_diex/i___211_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.195    u_diex/i___211_carry_i_15_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.352 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.214    15.566    u_diex/data6[3]
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.332    15.898 r  u_diex/OUTB[3]_i_2__0/O
                         net (fo=1, routed)           0.000    15.898    u_diex/OUTB[3]_i_2__0_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    16.136 r  u_diex/OUTB_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    16.136    u_exmem/POST_ALU_CALC_B[3]
    SLICE_X57Y10         FDRE                                         r  u_exmem/OUTB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.341ns  (logic 4.795ns (35.942%)  route 8.546ns (64.058%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  u_diex/OUTB_reg[7]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_diex/OUTB_reg[7]/Q
                         net (fo=14, routed)          2.090     2.568    u_diex/EXB[7]
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.301     2.869 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.973     3.842    u_diex/i___7_carry_i_9_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I3_O)        0.152     3.994 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          1.358     5.352    u_diex/OUTC_reg[7]_2[1]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.354     5.706 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.793     6.499    u_alu/OUTB[5]_i_11[1]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     7.221 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.475 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.264     8.739    u_diex/OUTB_reg[6]_0[1]
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.367     9.106 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     9.106    u_diex/OUTB[5]_i_14_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.507    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.729 r  u_diex/OUTB_reg[5]_i_6/O[0]
                         net (fo=2, routed)           1.142    10.872    u_diex/OUTB_reg[5]_i_6_n_7
    SLICE_X59Y12         LUT3 (Prop_lut3_I2_O)        0.299    11.171 r  u_diex/OUTB[4]_i_11/O
                         net (fo=1, routed)           0.000    11.171    u_diex/OUTB[4]_i_11_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.721 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.721    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.878 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          0.925    12.803    u_diex/data6[4]
    SLICE_X56Y13         LUT5 (Prop_lut5_I4_O)        0.329    13.132 r  u_diex/OUTB[4]_i_2/O
                         net (fo=1, routed)           0.000    13.132    u_diex/OUTB[4]_i_2_n_0
    SLICE_X56Y13         MUXF7 (Prop_muxf7_I0_O)      0.209    13.341 r  u_diex/OUTB_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.341    u_exmem/POST_ALU_CALC_B[4]
    SLICE_X56Y13         FDRE                                         r  u_exmem/OUTB_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.609ns  (logic 3.841ns (33.087%)  route 7.768ns (66.913%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  u_diex/OUTB_reg[7]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_diex/OUTB_reg[7]/Q
                         net (fo=14, routed)          2.090     2.568    u_diex/EXB[7]
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.301     2.869 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.973     3.842    u_diex/i___7_carry_i_9_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I3_O)        0.152     3.994 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          1.358     5.352    u_diex/OUTC_reg[7]_2[1]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.354     5.706 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.793     6.499    u_alu/OUTB[5]_i_11[1]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     7.221 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.475 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.264     8.739    u_diex/OUTB_reg[6]_0[1]
    SLICE_X59Y7          LUT3 (Prop_lut3_I0_O)        0.367     9.106 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     9.106    u_diex/OUTB[5]_i_14_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.507 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.507    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.621 r  u_diex/OUTB_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.621    u_diex/OUTB_reg[5]_i_6_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.778 r  u_diex/OUTB_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.289    11.068    u_diex/data6[5]
    SLICE_X57Y13         LUT5 (Prop_lut5_I4_O)        0.329    11.397 r  u_diex/OUTB[5]_i_2/O
                         net (fo=1, routed)           0.000    11.397    u_diex/OUTB[5]_i_2_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    11.609 r  u_diex/OUTB_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.609    u_exmem/POST_ALU_CALC_B[5]
    SLICE_X57Y13         FDRE                                         r  u_exmem/OUTB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.913ns  (logic 2.869ns (32.191%)  route 6.044ns (67.809%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE                         0.000     0.000 r  u_diex/OUTB_reg[7]/C
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_diex/OUTB_reg[7]/Q
                         net (fo=14, routed)          2.090     2.568    u_diex/EXB[7]
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.301     2.869 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.973     3.842    u_diex/i___7_carry_i_9_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I3_O)        0.152     3.994 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          1.358     5.352    u_diex/OUTC_reg[7]_2[1]
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.354     5.706 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.793     6.499    u_alu/OUTB[5]_i_11[1]
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     7.221 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.221    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.475 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.829     8.305    u_diex/OUTB_reg[6]_0[1]
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.367     8.672 r  u_diex/OUTB[6]_i_2/O
                         net (fo=1, routed)           0.000     8.672    u_diex/OUTB[6]_i_2_n_0
    SLICE_X56Y10         MUXF7 (Prop_muxf7_I0_O)      0.241     8.913 r  u_diex/OUTB_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.913    u_exmem/POST_ALU_CALC_B[6]
    SLICE_X56Y10         FDRE                                         r  u_exmem/OUTB_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stdout/output1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.855ns  (logic 4.537ns (51.239%)  route 4.318ns (48.761%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE                         0.000     0.000 r  stdout/output1_reg[7]/C
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  stdout/output1_reg[7]/Q
                         net (fo=1, routed)           0.996     1.520    stdout/output1[7]
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.644 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.025     2.669    stdout/sel0[3]
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.153     2.822 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.296     5.119    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736     8.855 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.855    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stdout/output1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.473ns  (logic 4.307ns (50.831%)  route 4.166ns (49.169%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE                         0.000     0.000 r  stdout/output1_reg[7]/C
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  stdout/output1_reg[7]/Q
                         net (fo=1, routed)           0.996     1.520    stdout/output1[7]
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.644 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.025     2.669    stdout/sel0[3]
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.793 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.145     4.938    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.473 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.473    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stdout/output1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ss_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 4.558ns (53.990%)  route 3.884ns (46.010%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE                         0.000     0.000 r  stdout/output1_reg[7]/C
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  stdout/output1_reg[7]/Q
                         net (fo=1, routed)           0.996     1.520    stdout/output1[7]
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.644 f  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.630     2.274    stdout/sel0[3]
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.150     2.424 r  stdout/ss_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.258     4.682    ss_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     8.441 r  ss_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.441    ss_seg[3]
    V8                                                                r  ss_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE                         0.000     0.000 r  u_diex/OUTA_reg[0]/C
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_diex/OUTA_reg[0]/Q
                         net (fo=1, routed)           0.114     0.255    u_exmem/EXA[0]
    SLICE_X58Y13         FDRE                                         r  u_exmem/OUTA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE                         0.000     0.000 r  u_register_file/QB_reg[6]/C
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QB_reg[6]/Q
                         net (fo=1, routed)           0.110     0.256    u_diex/Q[6]
    SLICE_X55Y8          FDRE                                         r  u_diex/OUTC_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTOP_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memre/OUTB_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.186ns (70.277%)  route 0.079ns (29.723%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE                         0.000     0.000 r  u_exmem/OUTOP_reg[0]/C
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_exmem/OUTOP_reg[0]/Q
                         net (fo=47, routed)          0.079     0.220    u_exmem/MEMOP[0]
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.265 r  u_exmem/OUTB[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.265    u_memre/POST_MEM_B[2]
    SLICE_X56Y13         FDRE                                         r  u_memre/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.167ns (59.856%)  route 0.112ns (40.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE                         0.000     0.000 r  u_register_file/QB_reg[2]/C
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_register_file/QB_reg[2]/Q
                         net (fo=1, routed)           0.112     0.279    u_diex/Q[2]
    SLICE_X54Y8          FDRE                                         r  u_diex/OUTC_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.167ns (59.856%)  route 0.112ns (40.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE                         0.000     0.000 r  u_register_file/QB_reg[3]/C
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_register_file/QB_reg[3]/Q
                         net (fo=1, routed)           0.112     0.279    u_diex/Q[3]
    SLICE_X54Y8          FDRE                                         r  u_diex/OUTC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.729%)  route 0.154ns (52.271%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  u_pc/cnt_reg[4]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[4]/Q
                         net (fo=5, routed)           0.154     0.295    u_pc/cnt_reg[4]
    SLICE_X55Y14         FDRE                                         r  u_pc/aleasFreeCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/modulo5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/modulo5_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  u_pc/modulo5_reg[1]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_pc/modulo5_reg[1]/Q
                         net (fo=7, routed)           0.105     0.269    u_pc/modulo5_reg_n_0_[1]
    SLICE_X51Y17         LUT5 (Prop_lut5_I2_O)        0.045     0.314 r  u_pc/modulo5[4]_i_1/O
                         net (fo=1, routed)           0.000     0.314    u_pc/plusOp[4]
    SLICE_X51Y17         FDRE                                         r  u_pc/modulo5_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  u_pc/cnt_reg[4]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[4]/Q
                         net (fo=5, routed)           0.133     0.274    u_pc/cnt_reg[4]
    SLICE_X54Y15         LUT5 (Prop_lut5_I0_O)        0.045     0.319 r  u_pc/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.319    u_pc/cnt[6]
    SLICE_X54Y15         FDRE                                         r  u_pc/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.146ns (45.794%)  route 0.173ns (54.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE                         0.000     0.000 r  u_register_file/QB_reg[1]/C
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QB_reg[1]/Q
                         net (fo=1, routed)           0.173     0.319    u_diex/Q[1]
    SLICE_X57Y7          FDRE                                         r  u_diex/OUTC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.146ns (45.736%)  route 0.173ns (54.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE                         0.000     0.000 r  u_register_file/QB_reg[0]/C
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QB_reg[0]/Q
                         net (fo=1, routed)           0.173     0.319    u_diex/Q[0]
    SLICE_X57Y7          FDRE                                         r  u_diex/OUTC_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.805ns  (logic 4.662ns (52.951%)  route 4.142ns (47.049%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.821     6.383    stdout/digit_sel[1]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.295     6.678 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.025     7.703    stdout/sel0[3]
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.153     7.856 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.296    10.153    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736    13.889 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.889    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.685ns (55.465%)  route 3.761ns (44.535%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.799     6.362    stdout/digit_sel[1]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.295     6.657 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.704     7.361    stdout/sel0[2]
    SLICE_X56Y14         LUT4 (Prop_lut4_I1_O)        0.152     7.513 r  stdout/ss_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.258     9.771    ss_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.530 r  ss_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.530    ss_seg[3]
    V8                                                                r  ss_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.423ns  (logic 4.432ns (52.619%)  route 3.991ns (47.381%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.821     6.383    stdout/digit_sel[1]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.295     6.678 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.025     7.703    stdout/sel0[3]
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.827 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.145     9.972    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.507 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.507    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 4.408ns (52.702%)  route 3.956ns (47.298%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.799     6.362    stdout/digit_sel[1]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.295     6.657 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.848     7.504    stdout/sel0[2]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.628 r  stdout/ss_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.309     9.937    ss_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.448 r  ss_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.448    ss_seg[6]
    W7                                                                r  ss_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.229ns  (logic 4.658ns (56.609%)  route 3.571ns (43.391%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.799     6.362    stdout/digit_sel[1]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.295     6.657 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.714     7.371    stdout/sel0[2]
    SLICE_X56Y14         LUT4 (Prop_lut4_I2_O)        0.150     7.521 r  stdout/ss_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.057     9.578    ss_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    13.313 r  ss_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.313    ss_seg[0]
    U7                                                                r  ss_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 4.504ns (55.119%)  route 3.667ns (44.881%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 f  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.520     7.082    sevenseg/digit_sel[1]
    SLICE_X60Y17         LUT2 (Prop_lut2_I0_O)        0.319     7.401 r  sevenseg/ss_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.148     9.549    ss_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    13.255 r  ss_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.255    ss_an[0]
    U2                                                                r  ss_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 4.533ns (55.896%)  route 3.577ns (44.104%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.518     7.080    sevenseg/digit_sel[1]
    SLICE_X60Y17         LUT2 (Prop_lut2_I0_O)        0.321     7.401 r  sevenseg/ss_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.059     9.460    ss_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.195 r  ss_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.195    ss_an[3]
    W4                                                                r  ss_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 4.401ns (54.804%)  route 3.630ns (45.196%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.799     6.362    stdout/digit_sel[1]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.295     6.657 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.714     7.371    stdout/sel0[2]
    SLICE_X56Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.495 r  stdout/ss_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.116     9.611    ss_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.115 r  ss_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.115    ss_seg[1]
    V5                                                                r  ss_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.417ns (55.025%)  route 3.610ns (44.975%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.799     6.362    stdout/digit_sel[1]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.295     6.657 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.704     7.361    stdout/sel0[2]
    SLICE_X56Y14         LUT4 (Prop_lut4_I2_O)        0.124     7.485 r  stdout/ss_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.107     9.591    ss_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.111 r  ss_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.111    ss_seg[2]
    U5                                                                r  ss_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.903ns  (logic 4.272ns (54.059%)  route 3.631ns (45.941%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 f  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.520     7.082    sevenseg/digit_sel[1]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.295     7.377 r  sevenseg/ss_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.111     9.488    ss_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.987 r  ss_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.987    ss_an[1]
    U4                                                                r  ss_an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.433ns (62.009%)  route 0.878ns (37.991%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.408     2.016    sevenseg/digit_sel[0]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.061 r  sevenseg/ss_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.531    ss_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.755 r  ss_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.755    ss_an[2]
    V4                                                                r  ss_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.409ns (59.927%)  route 0.942ns (40.073%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.404     2.012    sevenseg/digit_sel[0]
    SLICE_X60Y17         LUT2 (Prop_lut2_I0_O)        0.045     2.057 r  sevenseg/ss_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.538     2.596    ss_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.796 r  ss_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.796    ss_an[1]
    U4                                                                r  ss_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.496ns (62.060%)  route 0.915ns (37.940%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.408     2.016    sevenseg/digit_sel[0]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.048     2.064 r  sevenseg/ss_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.571    ss_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.855 r  ss_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.855    ss_an[3]
    W4                                                                r  ss_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.490ns (61.604%)  route 0.929ns (38.396%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.221     1.829    stdout/digit_sel[0]
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.123     1.997    stdout/sel0[2]
    SLICE_X56Y14         LUT4 (Prop_lut4_I3_O)        0.045     2.042 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.627    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.863 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.863    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.482ns (60.563%)  route 0.965ns (39.437%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.404     2.012    sevenseg/digit_sel[0]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.048     2.060 r  sevenseg/ss_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.621    ss_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.891 r  ss_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.891    ss_an[0]
    U2                                                                r  ss_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.460ns (59.371%)  route 0.999ns (40.629%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.221     1.829    stdout/digit_sel[0]
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.233     2.107    stdout/sel0[3]
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.045     2.152 r  stdout/ss_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.545     2.697    ss_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.902 r  ss_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.902    ss_seg[1]
    V5                                                                r  ss_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.475ns (59.446%)  route 1.006ns (40.554%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.221     1.829    stdout/digit_sel[0]
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.874 f  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.232     2.106    stdout/sel0[3]
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.045     2.151 r  stdout/ss_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.554     2.704    ss_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.925 r  ss_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.925    ss_seg[2]
    U5                                                                r  ss_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.466ns (58.721%)  route 1.030ns (41.279%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.221     1.829    stdout/digit_sel[0]
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.169     2.043    stdout/sel0[3]
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.045     2.088 r  stdout/ss_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.729    ss_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.940 r  ss_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.940    ss_seg[6]
    W7                                                                r  ss_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.556ns (61.402%)  route 0.978ns (38.598%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.221     1.829    stdout/digit_sel[0]
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.123     1.997    stdout/sel0[2]
    SLICE_X56Y14         LUT4 (Prop_lut4_I1_O)        0.049     2.046 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.634     2.680    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.298     3.978 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.978    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.553ns (61.202%)  route 0.985ns (38.798%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.221     1.829    stdout/digit_sel[0]
    SLICE_X54Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.233     2.107    stdout/sel0[3]
    SLICE_X56Y14         LUT4 (Prop_lut4_I0_O)        0.046     2.153 r  stdout/ss_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.684    ss_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.298     3.982 r  ss_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.982    ss_seg[0]
    U7                                                                r  ss_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





