Running: G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o H:/Github/CMPEN371/Lab04/Lab04_kjb5568_rjl5336/pulse_gen_isim_beh.exe -prj H:/Github/CMPEN371/Lab04/Lab04_kjb5568_rjl5336/pulse_gen_beh.prj kjb5568_rjl5336_library.pulse_gen 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "H:/Github/CMPEN371/Lab04/Lab04_kjb5568_rjl5336/../kjb5568_rjl5336_library/kjb5568_rjl5336_components.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "H:/Github/CMPEN371/Lab04/Lab04_kjb5568_rjl5336/../kjb5568_rjl5336_library/Counter_nbit.vhd" into library kjb5568_rjl5336_library
Parsing VHDL file "H:/Github/CMPEN371/Lab04/Lab04_kjb5568_rjl5336/pulse_gen.vhd" into library kjb5568_rjl5336_library
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package kjb5568_rjl5336_components
Compiling architecture behavioral of entity Counter_nbit [\Counter_nbit(4)\]
Compiling architecture behavioral of entity pulse_gen
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable H:/Github/CMPEN371/Lab04/Lab04_kjb5568_rjl5336/pulse_gen_isim_beh.exe
Fuse Memory Usage: 34800 KB
Fuse CPU Usage: 421 ms
