

================================================================
== Vivado HLS Report for 'doHist'
================================================================
* Date:           Thu Mar 30 21:38:45 2017

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hist_core
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.22|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  153858|  153858|  153859|  153859|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     256|     256|         1|          1|          1|    256|    yes   |
        |- Loop 2  |  153600|  153600|         2|          -|          -|  76800|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+-------------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object|    C Type   |
+------------------------+-----+-----+---------+--------------+-------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|  s_axi  |   CRTL_BUS   | return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|  s_axi  |   CRTL_BUS   | return void |
+------------------------+-----+-----+---------+--------------+-------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / (!exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !7

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !11

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !15

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !19

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !23

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !27

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !31

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %histo), !map !35

ST_1: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %histo, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_17 [1/1] 1.39ns
:12  br label %1


 <State 2>: 3.44ns
ST_2: idxHist [1/1] 0.00ns
:0  %idxHist = phi i9 [ 0, %0 ], [ %idxHist_1, %2 ]

ST_2: exitcond2 [1/1] 2.03ns
:1  %exitcond2 = icmp eq i9 %idxHist, -256

ST_2: idxHist_1 [1/1] 1.84ns
:2  %idxHist_1 = add i9 %idxHist, 1

ST_2: stg_21 [1/1] 1.40ns
:3  br i1 %exitcond2, label %.preheader, label %2

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_2: stg_24 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 0.00ns
:3  %tmp = zext i9 %idxHist to i64

ST_2: histo_addr [1/1] 0.00ns
:4  %histo_addr = getelementptr [256 x i32]* %histo, i64 0, i64 %tmp

ST_2: stg_27 [1/1] 2.39ns
:5  store i32 0, i32* %histo_addr, align 4

ST_2: empty_2 [1/1] 0.00ns
:6  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)

ST_2: stg_29 [1/1] 0.00ns
:7  br label %1


 <State 3>: 2.39ns
ST_3: idxPixel [1/1] 0.00ns
.preheader:0  %idxPixel = phi i17 [ %idxPixel_1, %3 ], [ 0, %1 ]

ST_3: exitcond [1/1] 2.30ns
.preheader:1  %exitcond = icmp eq i17 %idxPixel, -54272

ST_3: empty_3 [1/1] 0.00ns
.preheader:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)

ST_3: idxPixel_1 [1/1] 2.08ns
.preheader:3  %idxPixel_1 = add i17 %idxPixel, 1

ST_3: stg_34 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %4, label %3

ST_3: empty_4 [1/1] 0.00ns
:0  %empty_4 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V [1/1] 0.00ns
:1  %tmp_data_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_4, 0

ST_3: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = zext i8 %tmp_data_V to i64

ST_3: histo_addr_1 [1/1] 0.00ns
:3  %histo_addr_1 = getelementptr [256 x i32]* %histo, i64 0, i64 %tmp_3

ST_3: histo_load [2/2] 2.39ns
:4  %histo_load = load i32* %histo_addr_1, align 4

ST_3: stg_40 [1/1] 0.00ns
:0  ret void


 <State 4>: 7.22ns
ST_4: histo_load [1/2] 2.39ns
:4  %histo_load = load i32* %histo_addr_1, align 4

ST_4: tmp_4 [1/1] 2.44ns
:5  %tmp_4 = add nsw i32 %histo_load, 1

ST_4: stg_43 [1/1] 2.39ns
:6  store i32 %tmp_4, i32* %histo_addr_1, align 4

ST_4: stg_44 [1/1] 0.00ns
:7  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
