

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_2_x0'
================================================================
* Date:           Fri Sep 16 05:56:46 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |       57|    24273|  0.190 us|  80.902 us|   57|  24273|     none|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_1         |       56|    24272|  14 ~ 6068|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_2        |       12|     6066|   2 ~ 1011|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_3      |      912|      912|        114|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_4    |      112|      112|          7|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_5  |        4|        4|          1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_7      |       96|       96|          6|          -|          -|    16|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_8    |        4|        4|          2|          -|          -|     2|        no|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 2 
4 --> 5 8 
5 --> 6 4 
6 --> 7 
7 --> 7 5 
8 --> 9 3 
9 --> 10 8 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 11 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Repl2_1377 = alloca i32 1"   --->   Operation 12 'alloca' 'p_Repl2_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Repl2_1378 = alloca i32 1"   --->   Operation 13 'alloca' 'p_Repl2_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Repl2_1379 = alloca i32 1"   --->   Operation 14 'alloca' 'p_Repl2_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0184, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_2_x0152, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0184, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_2_x0152, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.73ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:11391]   --->   Operation 19 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln11394 = br void" [./dut.cpp:11394]   --->   Operation 20 'br' 'br_ln11394' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 21 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 22 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 23 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln11394 = br i1 %icmp_ln890, void %.split17, void" [./dut.cpp:11394]   --->   Operation 25 'br' 'br_ln11394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln11394 = specloopname void @_ssdm_op_SpecLoopName, void @empty_791" [./dut.cpp:11394]   --->   Operation 26 'specloopname' 'specloopname_ln11394' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln11395 = br void" [./dut.cpp:11395]   --->   Operation 27 'br' 'br_ln11395' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln11447 = ret" [./dut.cpp:11447]   --->   Operation 28 'ret' 'ret_ln11447' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split17, i3 %add_ln691_1000, void %.loopexit376"   --->   Operation 29 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.57ns)   --->   "%add_ln691_1000 = add i3 %c1_V, i3 1"   --->   Operation 30 'add' 'add_ln691_1000' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln890_1036 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 31 'icmp' 'icmp_ln890_1036' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln11395 = br i1 %icmp_ln890_1036, void %.split15, void" [./dut.cpp:11395]   --->   Operation 33 'br' 'br_ln11395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_857"   --->   Operation 34 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_1036)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_1037)   --->   "%ret_192 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 35 'bitconcatenate' 'ret_192' <Predicate = (!icmp_ln890_1036)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_1037)   --->   "%ret = or i6 %ret_192, i6 2"   --->   Operation 36 'or' 'ret' <Predicate = (!icmp_ln890_1036)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_1037 = icmp_ult  i6 %ret, i6 42"   --->   Operation 37 'icmp' 'icmp_ln890_1037' <Predicate = (!icmp_ln890_1036)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln11396 = br i1 %icmp_ln890_1037, void %.loopexit376, void %.preheader36.preheader" [./dut.cpp:11396]   --->   Operation 38 'br' 'br_ln11396' <Predicate = (!icmp_ln890_1036)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader36"   --->   Operation 39 'br' 'br_ln890' <Predicate = (!icmp_ln890_1036 & icmp_ln890_1037)> <Delay = 0.38>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln890_1036)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_999, void, i4 0, void %.preheader36.preheader"   --->   Operation 41 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln691_999 = add i4 %c7_V, i4 1"   --->   Operation 42 'add' 'add_ln691_999' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.65ns)   --->   "%icmp_ln890_1038 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 43 'icmp' 'icmp_ln890_1038' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln11403 = br i1 %icmp_ln890_1038, void %.split9, void %.preheader.preheader" [./dut.cpp:11403]   --->   Operation 45 'br' 'br_ln11403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln11403 = specloopname void @_ssdm_op_SpecLoopName, void @empty_111" [./dut.cpp:11403]   --->   Operation 46 'specloopname' 'specloopname_ln11403' <Predicate = (!icmp_ln890_1038)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!icmp_ln890_1038)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 48 'trunc' 'empty' <Predicate = (!icmp_ln890_1038)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln11405 = br void" [./dut.cpp:11405]   --->   Operation 49 'br' 'br_ln11405' <Predicate = (!icmp_ln890_1038)> <Delay = 0.38>
ST_4 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 50 'br' 'br_ln890' <Predicate = (icmp_ln890_1038)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split9, i5 %add_ln691_1003, void %branch4"   --->   Operation 51 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln691_1003 = add i5 %c8_V, i5 1"   --->   Operation 52 'add' 'add_ln691_1003' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i32 %p_Repl2_s"   --->   Operation 53 'load' 'p_Repl2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_Repl2_1377_load = load i32 %p_Repl2_1377"   --->   Operation 54 'load' 'p_Repl2_1377_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Repl2_1378_load = load i32 %p_Repl2_1378"   --->   Operation 55 'load' 'p_Repl2_1378_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Repl2_1379_load = load i32 %p_Repl2_1379"   --->   Operation 56 'load' 'p_Repl2_1379_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:11413]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln11413 = zext i6 %tmp_s" [./dut.cpp:11413]   --->   Operation 58 'zext' 'zext_ln11413' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11413" [./dut.cpp:11413]   --->   Operation 59 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.63ns)   --->   "%icmp_ln890_1040 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 60 'icmp' 'icmp_ln890_1040' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln11405 = br i1 %icmp_ln890_1040, void %.split7, void" [./dut.cpp:11405]   --->   Operation 62 'br' 'br_ln11405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11413]   --->   Operation 63 'load' 'out_data_V' <Predicate = (!icmp_ln890_1040)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader36"   --->   Operation 64 'br' 'br_ln0' <Predicate = (icmp_ln890_1040)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln11405 = specloopname void @_ssdm_op_SpecLoopName, void @empty_626" [./dut.cpp:11405]   --->   Operation 65 'specloopname' 'specloopname_ln11405' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.21ns)   --->   "%data_split_V_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_2_x0152" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'data_split_V_0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 67 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11413]   --->   Operation 67 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln11414 = br void" [./dut.cpp:11414]   --->   Operation 68 'br' 'br_ln11414' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.38>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%data_split_V_3_4 = phi i32 %p_Repl2_1379_load, void %.split7, i32 %data_split_V_3_5, void %.split4"   --->   Operation 69 'phi' 'data_split_V_3_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%data_split_V_2_4 = phi i32 %p_Repl2_1378_load, void %.split7, i32 %data_split_V_2_5, void %.split4"   --->   Operation 70 'phi' 'data_split_V_2_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%data_split_V_1_4 = phi i32 %p_Repl2_1377_load, void %.split7, i32 %data_split_V_1_5, void %.split4"   --->   Operation 71 'phi' 'data_split_V_1_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%data_split_V_0_4 = phi i32 %p_Repl2_load, void %.split7, i32 %data_split_V_0_5, void %.split4"   --->   Operation 72 'phi' 'data_split_V_0_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%n_V = phi i3 0, void %.split7, i3 %add_ln691_1004, void %.split4"   --->   Operation 73 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %out_data_V, void %.split7, i128 %zext_ln1497, void %.split4"   --->   Operation 74 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.57ns)   --->   "%add_ln691_1004 = add i3 %n_V, i3 1"   --->   Operation 75 'add' 'add_ln691_1004' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 76 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln11414 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:11414]   --->   Operation 78 'br' 'br_ln11414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_404"   --->   Operation 79 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%data_split_V_0_60 = trunc i128 %p_Val2_s"   --->   Operation 80 'trunc' 'data_split_V_0_60' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln11415 = trunc i3 %n_V" [./dut.cpp:11415]   --->   Operation 81 'trunc' 'trunc_ln11415' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.65ns)   --->   "%switch_ln11415 = switch i2 %trunc_ln11415, void %branch3, i2 0, void %.split4, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:11415]   --->   Operation 82 'switch' 'switch_ln11415' <Predicate = (!icmp_ln878)> <Delay = 0.65>
ST_7 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln11415 = br void %.split4" [./dut.cpp:11415]   --->   Operation 83 'br' 'br_ln11415' <Predicate = (!icmp_ln878 & trunc_ln11415 == 2)> <Delay = 0.38>
ST_7 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln11415 = br void %.split4" [./dut.cpp:11415]   --->   Operation 84 'br' 'br_ln11415' <Predicate = (!icmp_ln878 & trunc_ln11415 == 1)> <Delay = 0.38>
ST_7 : Operation 85 [1/1] (0.38ns)   --->   "%br_ln11415 = br void %.split4" [./dut.cpp:11415]   --->   Operation 85 'br' 'br_ln11415' <Predicate = (!icmp_ln878 & trunc_ln11415 == 3)> <Delay = 0.38>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%data_split_V_3_5 = phi i32 %data_split_V_0_60, void %branch3, i32 %data_split_V_3_4, void %branch2, i32 %data_split_V_3_4, void %branch1, i32 %data_split_V_3_4, void %.split"   --->   Operation 86 'phi' 'data_split_V_3_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%data_split_V_2_5 = phi i32 %data_split_V_2_4, void %branch3, i32 %data_split_V_0_60, void %branch2, i32 %data_split_V_2_4, void %branch1, i32 %data_split_V_2_4, void %.split"   --->   Operation 87 'phi' 'data_split_V_2_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%data_split_V_1_5 = phi i32 %data_split_V_1_4, void %branch3, i32 %data_split_V_1_4, void %branch2, i32 %data_split_V_0_60, void %branch1, i32 %data_split_V_1_4, void %.split"   --->   Operation 88 'phi' 'data_split_V_1_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%data_split_V_0_5 = phi i32 %data_split_V_0_4, void %branch3, i32 %data_split_V_0_4, void %branch2, i32 %data_split_V_0_4, void %branch1, i32 %data_split_V_0_60, void %.split"   --->   Operation 89 'phi' 'data_split_V_0_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 90 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 91 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.65ns)   --->   "%switch_ln11423 = switch i2 %empty, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [./dut.cpp:11423]   --->   Operation 93 'switch' 'switch_ln11423' <Predicate = (icmp_ln878)> <Delay = 0.65>
ST_7 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln11423 = br void %branch4" [./dut.cpp:11423]   --->   Operation 94 'br' 'br_ln11423' <Predicate = (icmp_ln878 & empty == 2)> <Delay = 0.38>
ST_7 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln11423 = br void %branch4" [./dut.cpp:11423]   --->   Operation 95 'br' 'br_ln11423' <Predicate = (icmp_ln878 & empty == 1)> <Delay = 0.38>
ST_7 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln11423 = br void %branch4" [./dut.cpp:11423]   --->   Operation 96 'br' 'br_ln11423' <Predicate = (icmp_ln878 & empty == 3)> <Delay = 0.38>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0, void %branch7, i32 %data_split_V_3_4, void %branch6, i32 %data_split_V_3_4, void %branch5, i32 %data_split_V_3_4, void"   --->   Operation 97 'phi' 'v1_V' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%v2_V_1090 = phi i32 %data_split_V_2_4, void %branch7, i32 %data_split_V_0, void %branch6, i32 %data_split_V_2_4, void %branch5, i32 %data_split_V_2_4, void"   --->   Operation 98 'phi' 'v2_V_1090' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%v2_V_1089 = phi i32 %data_split_V_1_4, void %branch7, i32 %data_split_V_1_4, void %branch6, i32 %data_split_V_0, void %branch5, i32 %data_split_V_1_4, void"   --->   Operation 99 'phi' 'v2_V_1089' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0_4, void %branch7, i32 %data_split_V_0_4, void %branch6, i32 %data_split_V_0_4, void %branch5, i32 %data_split_V_0, void"   --->   Operation 100 'phi' 'v2_V' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1090, i32 %v2_V_1089, i32 %v2_V"   --->   Operation 101 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.73ns)   --->   "%store_ln11425 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:11425]   --->   Operation 102 'store' 'store_ln11425' <Predicate = (icmp_ln878)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %v1_V, i32 %p_Repl2_1379" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'store' 'store_ln145' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V_1090, i32 %p_Repl2_1378"   --->   Operation 104 'store' 'store_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V_1089, i32 %p_Repl2_1377"   --->   Operation 105 'store' 'store_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V, i32 %p_Repl2_s"   --->   Operation 106 'store' 'store_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.70>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1001, void, i5 0, void %.preheader.preheader"   --->   Operation 108 'phi' 'c5_V' <Predicate = (icmp_ln890_1037)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln691_1001 = add i5 %c5_V, i5 1"   --->   Operation 109 'add' 'add_ln691_1001' <Predicate = (icmp_ln890_1037)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 110 'shl' 'shl_ln890' <Predicate = (icmp_ln890_1037)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.63ns)   --->   "%icmp_ln890_1039 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 111 'icmp' 'icmp_ln890_1039' <Predicate = (icmp_ln890_1037)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_1037)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln11432 = br i1 %icmp_ln890_1039, void %.split13, void %.loopexit376.loopexit" [./dut.cpp:11432]   --->   Operation 113 'br' 'br_ln11432' <Predicate = (icmp_ln890_1037)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln11432 = specloopname void @_ssdm_op_SpecLoopName, void @empty_443" [./dut.cpp:11432]   --->   Operation 114 'specloopname' 'specloopname_ln11432' <Predicate = (icmp_ln890_1037 & !icmp_ln890_1039)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln11434 = br void" [./dut.cpp:11434]   --->   Operation 115 'br' 'br_ln11434' <Predicate = (icmp_ln890_1037 & !icmp_ln890_1039)> <Delay = 0.38>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit376"   --->   Operation 116 'br' 'br_ln0' <Predicate = (icmp_ln890_1037 & icmp_ln890_1039)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = (icmp_ln890_1039) | (!icmp_ln890_1037)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.43>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_1002, void %.split11, i2 0, void %.split13"   --->   Operation 118 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.43ns)   --->   "%add_ln691_1002 = add i2 %c6_V, i2 1"   --->   Operation 119 'add' 'add_ln691_1002' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln11439 = zext i2 %c6_V" [./dut.cpp:11439]   --->   Operation 120 'zext' 'zext_ln11439' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln11439 = add i5 %shl_ln890, i5 %zext_ln11439" [./dut.cpp:11439]   --->   Operation 121 'add' 'add_ln11439' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln11439_1 = zext i5 %add_ln11439" [./dut.cpp:11439]   --->   Operation 122 'zext' 'zext_ln11439_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%local_D_V_addr_60 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11439_1" [./dut.cpp:11439]   --->   Operation 123 'getelementptr' 'local_D_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.34ns)   --->   "%icmp_ln890_1041 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 124 'icmp' 'icmp_ln890_1041' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln11434 = br i1 %icmp_ln890_1041, void %.split11, void" [./dut.cpp:11434]   --->   Operation 126 'br' 'br_ln11434' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_60" [./dut.cpp:11439]   --->   Operation 127 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_1041)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 128 'br' 'br_ln0' <Predicate = (icmp_ln890_1041)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.94>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln11434 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1596" [./dut.cpp:11434]   --->   Operation 129 'specloopname' 'specloopname_ln11434' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_60" [./dut.cpp:11439]   --->   Operation 130 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_10 : Operation 131 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0184, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 131 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_2_3_x0184]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_3_2_x0152]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Repl2_s             (alloca           ) [ 00111111111]
p_Repl2_1377          (alloca           ) [ 00111111111]
p_Repl2_1378          (alloca           ) [ 00111111111]
p_Repl2_1379          (alloca           ) [ 00111111111]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
local_D_V             (alloca           ) [ 00111111111]
br_ln11394            (br               ) [ 01111111111]
c0_V                  (phi              ) [ 00100000000]
add_ln691             (add              ) [ 01111111111]
icmp_ln890            (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11394            (br               ) [ 00000000000]
specloopname_ln11394  (specloopname     ) [ 00000000000]
br_ln11395            (br               ) [ 00111111111]
ret_ln11447           (ret              ) [ 00000000000]
c1_V                  (phi              ) [ 00010000000]
add_ln691_1000        (add              ) [ 00111111111]
icmp_ln890_1036       (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11395            (br               ) [ 00000000000]
specloopname_ln1461   (specloopname     ) [ 00000000000]
ret_192               (bitconcatenate   ) [ 00000000000]
ret                   (or               ) [ 00000000000]
icmp_ln890_1037       (icmp             ) [ 00111111111]
br_ln11396            (br               ) [ 00000000000]
br_ln890              (br               ) [ 00111111111]
br_ln0                (br               ) [ 01111111111]
c7_V                  (phi              ) [ 00001000000]
add_ln691_999         (add              ) [ 00111111111]
icmp_ln890_1038       (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11403            (br               ) [ 00000000000]
specloopname_ln11403  (specloopname     ) [ 00000000000]
tmp                   (bitselect        ) [ 00000111000]
empty                 (trunc            ) [ 00000111000]
br_ln11405            (br               ) [ 00111111111]
br_ln890              (br               ) [ 00111111111]
c8_V                  (phi              ) [ 00000100000]
add_ln691_1003        (add              ) [ 00111111111]
p_Repl2_load          (load             ) [ 00000011000]
p_Repl2_1377_load     (load             ) [ 00000011000]
p_Repl2_1378_load     (load             ) [ 00000011000]
p_Repl2_1379_load     (load             ) [ 00000011000]
tmp_s                 (bitconcatenate   ) [ 00000000000]
zext_ln11413          (zext             ) [ 00000000000]
local_D_V_addr        (getelementptr    ) [ 00000011000]
icmp_ln890_1040       (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11405            (br               ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
specloopname_ln11405  (specloopname     ) [ 00000000000]
data_split_V_0        (read             ) [ 00000001000]
out_data_V            (load             ) [ 00111111111]
br_ln11414            (br               ) [ 00111111111]
data_split_V_3_4      (phi              ) [ 00000001000]
data_split_V_2_4      (phi              ) [ 00000001000]
data_split_V_1_4      (phi              ) [ 00000001000]
data_split_V_0_4      (phi              ) [ 00000001000]
n_V                   (phi              ) [ 00000001000]
p_Val2_s              (phi              ) [ 00000001000]
add_ln691_1004        (add              ) [ 00111111111]
icmp_ln878            (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11414            (br               ) [ 00000000000]
specloopname_ln674    (specloopname     ) [ 00000000000]
data_split_V_0_60     (trunc            ) [ 00000000000]
trunc_ln11415         (trunc            ) [ 00111111111]
switch_ln11415        (switch           ) [ 00000000000]
br_ln11415            (br               ) [ 00000000000]
br_ln11415            (br               ) [ 00000000000]
br_ln11415            (br               ) [ 00000000000]
data_split_V_3_5      (phi              ) [ 00111111111]
data_split_V_2_5      (phi              ) [ 00111111111]
data_split_V_1_5      (phi              ) [ 00111111111]
data_split_V_0_5      (phi              ) [ 00111111111]
r                     (partselect       ) [ 00000000000]
zext_ln1497           (zext             ) [ 00111111111]
br_ln0                (br               ) [ 00111111111]
switch_ln11423        (switch           ) [ 00000000000]
br_ln11423            (br               ) [ 00000000000]
br_ln11423            (br               ) [ 00000000000]
br_ln11423            (br               ) [ 00000000000]
v1_V                  (phi              ) [ 00000001000]
v2_V_1090             (phi              ) [ 00000001000]
v2_V_1089             (phi              ) [ 00000001000]
v2_V                  (phi              ) [ 00000001000]
p_Result_s            (bitconcatenate   ) [ 00000000000]
store_ln11425         (store            ) [ 00000000000]
store_ln145           (store            ) [ 00000000000]
store_ln674           (store            ) [ 00000000000]
store_ln674           (store            ) [ 00000000000]
store_ln674           (store            ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
c5_V                  (phi              ) [ 00000000100]
add_ln691_1001        (add              ) [ 00111111111]
shl_ln890             (shl              ) [ 00000000011]
icmp_ln890_1039       (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11432            (br               ) [ 00000000000]
specloopname_ln11432  (specloopname     ) [ 00000000000]
br_ln11434            (br               ) [ 00111111111]
br_ln0                (br               ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
c6_V                  (phi              ) [ 00000000010]
add_ln691_1002        (add              ) [ 00111111111]
zext_ln11439          (zext             ) [ 00000000000]
add_ln11439           (add              ) [ 00000000000]
zext_ln11439_1        (zext             ) [ 00000000000]
local_D_V_addr_60     (getelementptr    ) [ 00000000001]
icmp_ln890_1041       (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11434            (br               ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
specloopname_ln11434  (specloopname     ) [ 00000000000]
local_D_V_load        (load             ) [ 00000000000]
write_ln174           (write            ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_2_3_x0184">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_2_3_x0184"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_PE_3_2_x0152">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_3_2_x0152"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_791"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_857"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_111"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_626"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_404"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_443"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1596"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="p_Repl2_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Repl2_1377_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1377/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_Repl2_1378_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1378/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_Repl2_1379_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1379/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="local_D_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_split_V_0_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_0/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln174_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="128" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="local_D_V_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="128" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln11425/7 local_D_V_load/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="local_D_V_addr_60_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_60/9 "/>
</bind>
</comp>

<comp id="157" class="1005" name="c0_V_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="1"/>
<pin id="159" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="c0_V_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="c1_V_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="1"/>
<pin id="170" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="c1_V_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="c7_V_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="c7_V_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="c8_V_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="1"/>
<pin id="192" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="c8_V_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="data_split_V_3_4_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_split_V_3_4 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="data_split_V_3_4_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_3_4/7 "/>
</bind>
</comp>

<comp id="210" class="1005" name="data_split_V_2_4_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_split_V_2_4 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="data_split_V_2_4_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_2_4/7 "/>
</bind>
</comp>

<comp id="219" class="1005" name="data_split_V_1_4_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="221" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_split_V_1_4 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="data_split_V_1_4_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_1_4/7 "/>
</bind>
</comp>

<comp id="228" class="1005" name="data_split_V_0_4_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_split_V_0_4 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="data_split_V_0_4_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_0_4/7 "/>
</bind>
</comp>

<comp id="237" class="1005" name="n_V_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="1"/>
<pin id="239" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="n_V_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="248" class="1005" name="p_Val2_s_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="250" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Val2_s_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="128" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="96" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="257" class="1005" name="data_split_V_3_5_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_split_V_3_5 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="data_split_V_3_5_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="4" bw="32" slack="0"/>
<pin id="267" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="6" bw="32" slack="0"/>
<pin id="269" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_3_5/7 "/>
</bind>
</comp>

<comp id="275" class="1005" name="data_split_V_2_5_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_split_V_2_5 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="data_split_V_2_5_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="4" bw="32" slack="0"/>
<pin id="285" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="32" slack="0"/>
<pin id="287" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_2_5/7 "/>
</bind>
</comp>

<comp id="293" class="1005" name="data_split_V_1_5_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_split_V_1_5 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="data_split_V_1_5_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="4" bw="32" slack="0"/>
<pin id="303" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="6" bw="32" slack="0"/>
<pin id="305" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_1_5/7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="data_split_V_0_5_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_split_V_0_5 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="data_split_V_0_5_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="4" bw="32" slack="0"/>
<pin id="321" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="32" slack="0"/>
<pin id="323" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_0_5/7 "/>
</bind>
</comp>

<comp id="329" class="1005" name="v1_V_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="v1_V_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="32" slack="0"/>
<pin id="338" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="32" slack="0"/>
<pin id="340" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/7 "/>
</bind>
</comp>

<comp id="345" class="1005" name="v2_V_1090_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="347" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1090 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="v2_V_1090_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="4" bw="32" slack="0"/>
<pin id="354" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="32" slack="0"/>
<pin id="356" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1090/7 "/>
</bind>
</comp>

<comp id="361" class="1005" name="v2_V_1089_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="363" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1089 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="v2_V_1089_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="4" bw="32" slack="1"/>
<pin id="370" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="6" bw="32" slack="0"/>
<pin id="372" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1089/7 "/>
</bind>
</comp>

<comp id="377" class="1005" name="v2_V_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="379" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="v2_V_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="32" slack="0"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="4" bw="32" slack="0"/>
<pin id="386" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="6" bw="32" slack="1"/>
<pin id="388" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/7 "/>
</bind>
</comp>

<comp id="393" class="1005" name="c5_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="1"/>
<pin id="395" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="c5_V_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/8 "/>
</bind>
</comp>

<comp id="404" class="1005" name="c6_V_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="c6_V_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="1" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln691_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln890_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln691_1000_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1000/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln890_1036_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="2" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1036/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="ret_192_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_192/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="ret_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln890_1037_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="0" index="1" bw="6" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1037/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln691_999_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_999/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln890_1038_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1038/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="0"/>
<pin id="474" dir="0" index="2" bw="3" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="empty_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln691_1003_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1003/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Repl2_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="4"/>
<pin id="491" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_Repl2_1377_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="4"/>
<pin id="494" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1377_load/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_Repl2_1378_load_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="4"/>
<pin id="497" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1378_load/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Repl2_1379_load_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="4"/>
<pin id="500" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1379_load/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_s_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="0"/>
<pin id="503" dir="0" index="1" bw="5" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="1"/>
<pin id="505" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln11413_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11413/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln890_1040_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="0" index="1" bw="5" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1040/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln691_1004_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1004/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln878_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="data_split_V_0_60_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="128" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0_60/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln11415_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11415/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="r_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="96" slack="0"/>
<pin id="545" dir="0" index="1" bw="128" slack="0"/>
<pin id="546" dir="0" index="2" bw="7" slack="0"/>
<pin id="547" dir="0" index="3" bw="8" slack="0"/>
<pin id="548" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln1497_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="96" slack="0"/>
<pin id="555" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_Result_s_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="128" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="32" slack="0"/>
<pin id="561" dir="0" index="3" bw="32" slack="0"/>
<pin id="562" dir="0" index="4" bw="32" slack="0"/>
<pin id="563" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln145_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="6"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln674_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="6"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln674_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="6"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln674_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="6"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln691_1001_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1001/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="shl_ln890_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln890/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="icmp_ln890_1039_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1039/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln691_1002_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1002/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln11439_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11439/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln11439_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="1"/>
<pin id="620" dir="0" index="1" bw="2" slack="0"/>
<pin id="621" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11439/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln11439_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11439_1/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln890_1041_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="0" index="1" bw="2" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1041/9 "/>
</bind>
</comp>

<comp id="634" class="1005" name="p_Repl2_s_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="4"/>
<pin id="636" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="640" class="1005" name="p_Repl2_1377_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="4"/>
<pin id="642" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1377 "/>
</bind>
</comp>

<comp id="646" class="1005" name="p_Repl2_1378_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="4"/>
<pin id="648" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1378 "/>
</bind>
</comp>

<comp id="652" class="1005" name="p_Repl2_1379_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="4"/>
<pin id="654" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1379 "/>
</bind>
</comp>

<comp id="658" class="1005" name="add_ln691_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="666" class="1005" name="add_ln691_1000_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1000 "/>
</bind>
</comp>

<comp id="674" class="1005" name="icmp_ln890_1037_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="2"/>
<pin id="676" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_1037 "/>
</bind>
</comp>

<comp id="678" class="1005" name="add_ln691_999_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_999 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="691" class="1005" name="empty_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="3"/>
<pin id="693" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln691_1003_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="0"/>
<pin id="697" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1003 "/>
</bind>
</comp>

<comp id="712" class="1005" name="local_D_V_addr_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="1"/>
<pin id="714" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="720" class="1005" name="data_split_V_0_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0 "/>
</bind>
</comp>

<comp id="728" class="1005" name="out_data_V_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="128" slack="1"/>
<pin id="730" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="733" class="1005" name="add_ln691_1004_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="0"/>
<pin id="735" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1004 "/>
</bind>
</comp>

<comp id="744" class="1005" name="zext_ln1497_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="128" slack="0"/>
<pin id="746" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="749" class="1005" name="add_ln691_1001_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="0"/>
<pin id="751" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1001 "/>
</bind>
</comp>

<comp id="754" class="1005" name="shl_ln890_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="1"/>
<pin id="756" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln890 "/>
</bind>
</comp>

<comp id="762" class="1005" name="add_ln691_1002_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1002 "/>
</bind>
</comp>

<comp id="767" class="1005" name="local_D_V_addr_60_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="1"/>
<pin id="769" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="102" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="64" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="271"><net_src comp="204" pin="4"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="204" pin="4"/><net_sink comp="261" pin=4"/></net>

<net id="273"><net_src comp="204" pin="4"/><net_sink comp="261" pin=6"/></net>

<net id="274"><net_src comp="261" pin="8"/><net_sink comp="257" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="289"><net_src comp="213" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="213" pin="4"/><net_sink comp="279" pin=4"/></net>

<net id="291"><net_src comp="213" pin="4"/><net_sink comp="279" pin=6"/></net>

<net id="292"><net_src comp="279" pin="8"/><net_sink comp="275" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="307"><net_src comp="222" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="222" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="222" pin="4"/><net_sink comp="297" pin=6"/></net>

<net id="310"><net_src comp="297" pin="8"/><net_sink comp="293" pin=0"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="325"><net_src comp="231" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="231" pin="4"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="231" pin="4"/><net_sink comp="315" pin=4"/></net>

<net id="328"><net_src comp="315" pin="8"/><net_sink comp="311" pin=0"/></net>

<net id="342"><net_src comp="204" pin="4"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="204" pin="4"/><net_sink comp="332" pin=4"/></net>

<net id="344"><net_src comp="204" pin="4"/><net_sink comp="332" pin=6"/></net>

<net id="358"><net_src comp="213" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="213" pin="4"/><net_sink comp="348" pin=4"/></net>

<net id="360"><net_src comp="213" pin="4"/><net_sink comp="348" pin=6"/></net>

<net id="374"><net_src comp="222" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="222" pin="4"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="222" pin="4"/><net_sink comp="364" pin=6"/></net>

<net id="390"><net_src comp="231" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="231" pin="4"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="231" pin="4"/><net_sink comp="380" pin=4"/></net>

<net id="396"><net_src comp="64" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="82" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="161" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="26" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="161" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="28" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="172" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="172" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="38" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="44" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="172" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="46" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="48" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="183" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="52" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="183" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="54" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="60" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="183" pin="4"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="62" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="183" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="194" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="66" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="506"><net_src comp="68" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="194" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="517"><net_src comp="194" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="72" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="241" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="26" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="241" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="28" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="251" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="297" pin=4"/></net>

<net id="538"><net_src comp="531" pin="1"/><net_sink comp="315" pin=6"/></net>

<net id="542"><net_src comp="241" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="88" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="251" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="90" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="92" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="543" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="564"><net_src comp="94" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="332" pin="8"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="348" pin="8"/><net_sink comp="557" pin=2"/></net>

<net id="567"><net_src comp="364" pin="8"/><net_sink comp="557" pin=3"/></net>

<net id="568"><net_src comp="380" pin="8"/><net_sink comp="557" pin=4"/></net>

<net id="569"><net_src comp="557" pin="5"/><net_sink comp="143" pin=1"/></net>

<net id="574"><net_src comp="332" pin="8"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="348" pin="8"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="364" pin="8"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="380" pin="8"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="397" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="66" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="397" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="66" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="397" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="72" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="408" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="84" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="408" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="632"><net_src comp="408" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="86" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="104" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="643"><net_src comp="108" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="649"><net_src comp="112" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="655"><net_src comp="116" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="661"><net_src comp="415" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="669"><net_src comp="427" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="677"><net_src comp="453" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="459" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="689"><net_src comp="471" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="694"><net_src comp="479" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="483" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="715"><net_src comp="137" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="723"><net_src comp="124" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="364" pin=4"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="380" pin=6"/></net>

<net id="731"><net_src comp="143" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="736"><net_src comp="519" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="747"><net_src comp="553" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="752"><net_src comp="590" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="757"><net_src comp="596" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="765"><net_src comp="608" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="770"><net_src comp="149" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_2_3_x0184 | {10 }
 - Input state : 
	Port: D_drain_IO_L1_out_boundary_wrapper_2_x0 : fifo_D_drain_PE_3_2_x0152 | {6 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln11394 : 2
	State 3
		add_ln691_1000 : 1
		icmp_ln890_1036 : 1
		br_ln11395 : 2
		ret_192 : 1
		ret : 2
		icmp_ln890_1037 : 2
		br_ln11396 : 3
	State 4
		add_ln691_999 : 1
		icmp_ln890_1038 : 1
		br_ln11403 : 2
		tmp : 1
		empty : 1
	State 5
		add_ln691_1003 : 1
		tmp_s : 1
		zext_ln11413 : 2
		local_D_V_addr : 3
		icmp_ln890_1040 : 1
		br_ln11405 : 2
		out_data_V : 4
	State 6
	State 7
		add_ln691_1004 : 1
		icmp_ln878 : 1
		br_ln11414 : 2
		data_split_V_0_60 : 1
		trunc_ln11415 : 1
		switch_ln11415 : 2
		data_split_V_3_5 : 3
		data_split_V_2_5 : 3
		data_split_V_1_5 : 3
		data_split_V_0_5 : 3
		r : 1
		zext_ln1497 : 2
		v1_V : 1
		v2_V_1090 : 1
		v2_V_1089 : 1
		v2_V : 1
		p_Result_s : 2
		store_ln11425 : 3
		store_ln145 : 2
		store_ln674 : 2
		store_ln674 : 2
		store_ln674 : 2
	State 8
		add_ln691_1001 : 1
		shl_ln890 : 1
		icmp_ln890_1039 : 1
		br_ln11432 : 2
	State 9
		add_ln691_1002 : 1
		zext_ln11439 : 1
		add_ln11439 : 2
		zext_ln11439_1 : 3
		local_D_V_addr_60 : 4
		icmp_ln890_1041 : 1
		br_ln11434 : 2
		local_D_V_load : 5
	State 10
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln691_fu_415      |    0    |    10   |
|          |    add_ln691_1000_fu_427   |    0    |    10   |
|          |    add_ln691_999_fu_459    |    0    |    12   |
|    add   |    add_ln691_1003_fu_483   |    0    |    12   |
|          |    add_ln691_1004_fu_519   |    0    |    10   |
|          |    add_ln691_1001_fu_590   |    0    |    12   |
|          |    add_ln691_1002_fu_608   |    0    |    9    |
|          |     add_ln11439_fu_618     |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln890_fu_421     |    0    |    8    |
|          |   icmp_ln890_1036_fu_433   |    0    |    8    |
|          |   icmp_ln890_1037_fu_453   |    0    |    10   |
|   icmp   |   icmp_ln890_1038_fu_465   |    0    |    9    |
|          |   icmp_ln890_1040_fu_513   |    0    |    9    |
|          |      icmp_ln878_fu_525     |    0    |    8    |
|          |   icmp_ln890_1039_fu_602   |    0    |    9    |
|          |   icmp_ln890_1041_fu_628   |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   | data_split_V_0_read_fu_124 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln174_write_fu_130  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       ret_192_fu_439       |    0    |    0    |
|bitconcatenate|        tmp_s_fu_501        |    0    |    0    |
|          |      p_Result_s_fu_557     |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |         ret_fu_447         |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_471         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        empty_fu_479        |    0    |    0    |
|   trunc  |  data_split_V_0_60_fu_531  |    0    |    0    |
|          |    trunc_ln11415_fu_539    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln11413_fu_508    |    0    |    0    |
|   zext   |     zext_ln1497_fu_553     |    0    |    0    |
|          |     zext_ln11439_fu_614    |    0    |    0    |
|          |    zext_ln11439_1_fu_623   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|          r_fu_543          |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln890_fu_596      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   156   |
|----------|----------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_D_V|    0   |   128  |   129  |
+---------+--------+--------+--------+
|  Total  |    0   |   128  |   129  |
+---------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  add_ln691_1000_reg_666 |    3   |
|  add_ln691_1001_reg_749 |    5   |
|  add_ln691_1002_reg_762 |    2   |
|  add_ln691_1003_reg_695 |    5   |
|  add_ln691_1004_reg_733 |    3   |
|  add_ln691_999_reg_678  |    4   |
|    add_ln691_reg_658    |    3   |
|       c0_V_reg_157      |    3   |
|       c1_V_reg_168      |    3   |
|       c5_V_reg_393      |    5   |
|       c6_V_reg_404      |    2   |
|       c7_V_reg_179      |    4   |
|       c8_V_reg_190      |    5   |
| data_split_V_0_4_reg_228|   32   |
| data_split_V_0_5_reg_311|   32   |
|  data_split_V_0_reg_720 |   32   |
| data_split_V_1_4_reg_219|   32   |
| data_split_V_1_5_reg_293|   32   |
| data_split_V_2_4_reg_210|   32   |
| data_split_V_2_5_reg_275|   32   |
| data_split_V_3_4_reg_201|   32   |
| data_split_V_3_5_reg_257|   32   |
|      empty_reg_691      |    2   |
| icmp_ln890_1037_reg_674 |    1   |
|local_D_V_addr_60_reg_767|    5   |
|  local_D_V_addr_reg_712 |    5   |
|       n_V_reg_237       |    3   |
|    out_data_V_reg_728   |   128  |
|   p_Repl2_1377_reg_640  |   32   |
|   p_Repl2_1378_reg_646  |   32   |
|   p_Repl2_1379_reg_652  |   32   |
|    p_Repl2_s_reg_634    |   32   |
|     p_Val2_s_reg_248    |   128  |
|    shl_ln890_reg_754    |    5   |
|       tmp_reg_686       |    1   |
|       v1_V_reg_329      |   32   |
|    v2_V_1089_reg_361    |   32   |
|    v2_V_1090_reg_345    |   32   |
|       v2_V_reg_377      |   32   |
|   zext_ln1497_reg_744   |   128  |
+-------------------------+--------+
|          Total          |   997  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   4  |   5  |   20   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   || 0.452714||    20   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   156  |
|   Memory  |    0   |    -   |   128  |   129  |
|Multiplexer|    -   |    0   |    -   |   20   |
|  Register |    -   |    -   |   997  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |  1125  |   305  |
+-----------+--------+--------+--------+--------+
