INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/imports/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/imports/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/ram_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/new/bitmapmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitmapmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/hexto7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/fulldatapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulldatapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/new/screenmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module screenmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/new/clockdivider_Nexys4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockdivider_Nexys4
WARNING: [VRFC 10-1315] redeclaration of ansi port clkin is not allowed [C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/new/clockdivider_Nexys4.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/new/vgadisplaydriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgadisplaydriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/new/montek_sound_Nexys4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montek_sound_Nexys4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/new/keyboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/display8digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display8digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/new/accelerometer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerometer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/new/memIO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memIO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sim_2/new/tester_screentest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_screentest
INFO: [VRFC 10-311] analyzing module selfcheck_nopause
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.sim/sim_2/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/new/SPI_If.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_If
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/new/ADXL362Ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADXL362Ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/new/AccelArithmetics.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AccelArithmetics
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sources_1/imports/new/AccelerometerCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AccelerometerCtl
