Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 26 14:26:06 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_DHT11_timing_summary_routed.rpt -pb Top_DHT11_timing_summary_routed.pb -rpx Top_DHT11_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_DHT11
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.850        0.000                      0                   12        0.149        0.000                      0                   12        4.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.850        0.000                      0                   12        0.149        0.000                      0                   12        4.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/dht_io_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.580ns (11.568%)  route 4.434ns (88.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.638     5.159    U_DNT_CTRL/CLK
    SLICE_X0Y43          FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  U_DNT_CTRL/FSM_sequential_state_reg/Q
                         net (fo=4, routed)           4.434    10.049    U_DNT_CTRL/state
    SLICE_X65Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.173 r  U_DNT_CTRL/dht_io_reg_i_1/O
                         net (fo=1, routed)           0.000    10.173    U_DNT_CTRL/dht_io_reg_i_1_n_0
    SLICE_X65Y96         FDPE                                         r  U_DNT_CTRL/dht_io_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.509    14.850    U_DNT_CTRL/CLK
    SLICE_X65Y96         FDPE                                         r  U_DNT_CTRL/dht_io_reg_reg/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X65Y96         FDPE (Setup_fdpe_C_D)        0.029    15.023    U_DNT_CTRL/dht_io_reg_reg
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/io_oe_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 0.606ns (12.024%)  route 4.434ns (87.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.638     5.159    U_DNT_CTRL/CLK
    SLICE_X0Y43          FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_DNT_CTRL/FSM_sequential_state_reg/Q
                         net (fo=4, routed)           4.434    10.049    U_DNT_CTRL/state
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.150    10.199 r  U_DNT_CTRL/io_oe_reg_i_2/O
                         net (fo=1, routed)           0.000    10.199    U_DNT_CTRL/io_oe_reg_i_1_n_0
    SLICE_X65Y96         FDPE                                         r  U_DNT_CTRL/io_oe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.509    14.850    U_DNT_CTRL/CLK
    SLICE_X65Y96         FDPE                                         r  U_DNT_CTRL/io_oe_reg_reg/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X65Y96         FDPE (Setup_fdpe_C_D)        0.075    15.069    U_DNT_CTRL/io_oe_reg_reg
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 U_TICk_GEN/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.704ns (34.650%)  route 1.328ns (65.350%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.626     5.147    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_TICk_GEN/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.828     6.431    U_TICk_GEN/count_reg[0]
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.555 f  U_TICk_GEN/count_reg[6]_i_2/O
                         net (fo=4, routed)           0.499     7.055    U_TICk_GEN/count_reg[6]_i_2_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.179 r  U_TICk_GEN/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     7.179    U_TICk_GEN/tick_next
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.509    14.850    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/tick_reg_reg/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X64Y96         FDCE (Setup_fdce_C_D)        0.079    15.169    U_TICk_GEN/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 U_TICk_GEN/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.704ns (34.719%)  route 1.324ns (65.281%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.626     5.147    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  U_TICk_GEN/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.828     6.431    U_TICk_GEN/count_reg[0]
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.555 r  U_TICk_GEN/count_reg[6]_i_2/O
                         net (fo=4, routed)           0.495     7.051    U_TICk_GEN/count_reg[6]_i_2_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.175 r  U_TICk_GEN/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.175    U_TICk_GEN/count_next[2]
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.509    14.850    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[2]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X64Y96         FDCE (Setup_fdce_C_D)        0.079    15.169    U_TICk_GEN/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             8.035ns  (required time - arrival time)
  Source:                 U_TICk_GEN/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.704ns (35.398%)  route 1.285ns (64.602%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.626     5.147    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  U_TICk_GEN/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.828     6.431    U_TICk_GEN/count_reg[0]
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.555 r  U_TICk_GEN/count_reg[6]_i_2/O
                         net (fo=4, routed)           0.457     7.012    U_TICk_GEN/count_reg[6]_i_2_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  U_TICk_GEN/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.136    U_TICk_GEN/count_next[6]
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.509    14.850    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[6]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X64Y96         FDCE (Setup_fdce_C_D)        0.081    15.171    U_TICk_GEN/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  8.035    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 U_TICk_GEN/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.704ns (35.595%)  route 1.274ns (64.405%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.626     5.147    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  U_TICk_GEN/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.828     6.431    U_TICk_GEN/count_reg[0]
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.555 r  U_TICk_GEN/count_reg[6]_i_2/O
                         net (fo=4, routed)           0.446     7.001    U_TICk_GEN/count_reg[6]_i_2_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.125 r  U_TICk_GEN/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.125    U_TICk_GEN/count_next[5]
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.509    14.850    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[5]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X64Y96         FDCE (Setup_fdce_C_D)        0.077    15.167    U_TICk_GEN/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  8.042    

Slack (MET) :             8.143ns  (required time - arrival time)
  Source:                 U_TICk_GEN/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.642ns (35.078%)  route 1.188ns (64.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.626     5.147    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_TICk_GEN/count_reg_reg[2]/Q
                         net (fo=6, routed)           1.188     6.853    U_TICk_GEN/count_reg[2]
    SLICE_X65Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.977 r  U_TICk_GEN/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.977    U_TICk_GEN/count_next[3]
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.509    14.850    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[3]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.031    15.121    U_TICk_GEN/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  8.143    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 U_TICk_GEN/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.670ns (36.056%)  route 1.188ns (63.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.626     5.147    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  U_TICk_GEN/count_reg_reg[2]/Q
                         net (fo=6, routed)           1.188     6.853    U_TICk_GEN/count_reg[2]
    SLICE_X65Y96         LUT5 (Prop_lut5_I3_O)        0.152     7.005 r  U_TICk_GEN/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.005    U_TICk_GEN/count_next[4]
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.509    14.850    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[4]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.075    15.165    U_TICk_GEN/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.322%)  route 0.864ns (53.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.638     5.159    U_DNT_CTRL/CLK
    SLICE_X0Y43          FDCE                                         r  U_DNT_CTRL/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.419     5.578 r  U_DNT_CTRL/state_reg[0]/Q
                         net (fo=2, routed)           0.864     6.443    U_DNT_CTRL/led_OBUF[0]
    SLICE_X0Y43          LUT3 (Prop_lut3_I2_O)        0.327     6.770 r  U_DNT_CTRL/state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.770    U_DNT_CTRL/state[0]_i_1_n_0
    SLICE_X0Y43          FDCE                                         r  U_DNT_CTRL/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.519    14.860    U_DNT_CTRL/CLK
    SLICE_X0Y43          FDCE                                         r  U_DNT_CTRL/state_reg[0]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.075    15.199    U_DNT_CTRL/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 U_DNT_CTRL/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/FSM_sequential_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.580ns (38.289%)  route 0.935ns (61.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.638     5.159    U_DNT_CTRL/CLK
    SLICE_X0Y43          FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_DNT_CTRL/FSM_sequential_state_reg/Q
                         net (fo=4, routed)           0.935     6.550    U_DNT_CTRL/state
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.674 r  U_DNT_CTRL/FSM_sequential_state_i_1/O
                         net (fo=1, routed)           0.000     6.674    U_DNT_CTRL/FSM_sequential_state_i_1_n_0
    SLICE_X0Y43          FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.519    14.860    U_DNT_CTRL/CLK
    SLICE_X0Y43          FDCE                                         r  U_DNT_CTRL/FSM_sequential_state_reg/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)        0.029    15.153    U_DNT_CTRL/FSM_sequential_state_reg
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  8.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.836%)  route 0.097ns (34.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.593     1.476    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_TICk_GEN/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.097     1.714    U_TICk_GEN/count_reg[3]
    SLICE_X64Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.759 r  U_TICk_GEN/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.759    U_TICk_GEN/tick_next
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     1.991    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/tick_reg_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y96         FDCE (Hold_fdce_C_D)         0.121     1.610    U_TICk_GEN/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.593     1.476    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_TICk_GEN/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.099     1.716    U_TICk_GEN/count_reg[3]
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  U_TICk_GEN/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.761    U_TICk_GEN/count_next[2]
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     1.991    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y96         FDCE (Hold_fdce_C_D)         0.121     1.610    U_TICk_GEN/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.336%)  route 0.184ns (49.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.593     1.476    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_TICk_GEN/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.184     1.801    U_TICk_GEN/count_reg[3]
    SLICE_X64Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  U_TICk_GEN/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_TICk_GEN/count_next[6]
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     1.991    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[6]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y96         FDCE (Hold_fdce_C_D)         0.121     1.610    U_TICk_GEN/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.200%)  route 0.185ns (49.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.593     1.476    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_TICk_GEN/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.185     1.802    U_TICk_GEN/count_reg[3]
    SLICE_X64Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  U_TICk_GEN/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U_TICk_GEN/count_next[5]
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     1.991    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y96         FDCE (Hold_fdce_C_D)         0.120     1.609    U_TICk_GEN/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.392%)  route 0.159ns (45.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.593     1.476    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_TICk_GEN/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.159     1.777    U_TICk_GEN/count_reg[0]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.049     1.826 r  U_TICk_GEN/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.826    U_TICk_GEN/count_next[4]
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     1.991    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.107     1.583    U_TICk_GEN/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.864%)  route 0.159ns (46.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.593     1.476    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_TICk_GEN/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.159     1.777    U_TICk_GEN/count_reg[0]
    SLICE_X65Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.822 r  U_TICk_GEN/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    U_TICk_GEN/count_next[3]
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     1.991    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.092     1.568    U_TICk_GEN/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.593     1.476    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_TICk_GEN/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.170     1.787    U_TICk_GEN/count_reg[0]
    SLICE_X65Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  U_TICk_GEN/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    U_TICk_GEN/count_next[0]
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     1.991    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.092     1.568    U_TICk_GEN/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_TICk_GEN/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICk_GEN/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.337%)  route 0.231ns (55.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.593     1.476    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_TICk_GEN/count_reg_reg[1]/Q
                         net (fo=4, routed)           0.231     1.848    U_TICk_GEN/count_reg[1]
    SLICE_X65Y96         LUT2 (Prop_lut2_I1_O)        0.043     1.891 r  U_TICk_GEN/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_TICk_GEN/count_next[1]
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     1.991    U_TICk_GEN/CLK
    SLICE_X65Y96         FDCE                                         r  U_TICk_GEN/count_reg_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.102     1.578    U_TICk_GEN/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 U_TICk_GEN/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/dht_io_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.593     1.476    U_TICk_GEN/CLK
    SLICE_X64Y96         FDCE                                         r  U_TICk_GEN/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_TICk_GEN/tick_reg_reg/Q
                         net (fo=1, routed)           0.221     1.861    U_DNT_CTRL/w_tick_1us
    SLICE_X65Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.906 r  U_DNT_CTRL/dht_io_reg_i_1/O
                         net (fo=1, routed)           0.000     1.906    U_DNT_CTRL/dht_io_reg_i_1_n_0
    SLICE_X65Y96         FDPE                                         r  U_DNT_CTRL/dht_io_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     1.991    U_DNT_CTRL/CLK
    SLICE_X65Y96         FDPE                                         r  U_DNT_CTRL/dht_io_reg_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X65Y96         FDPE (Hold_fdpe_C_D)         0.091     1.580    U_DNT_CTRL/dht_io_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U_DNT_CTRL/io_oe_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DNT_CTRL/io_oe_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.593     1.476    U_DNT_CTRL/CLK
    SLICE_X65Y96         FDPE                                         r  U_DNT_CTRL/io_oe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDPE (Prop_fdpe_C_Q)         0.128     1.604 r  U_DNT_CTRL/io_oe_reg_reg/Q
                         net (fo=2, routed)           0.298     1.903    U_DNT_CTRL/dht_io_TRI
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.098     2.001 r  U_DNT_CTRL/io_oe_reg_i_2/O
                         net (fo=1, routed)           0.000     2.001    U_DNT_CTRL/io_oe_reg_i_1_n_0
    SLICE_X65Y96         FDPE                                         r  U_DNT_CTRL/io_oe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.863     1.991    U_DNT_CTRL/CLK
    SLICE_X65Y96         FDPE                                         r  U_DNT_CTRL/io_oe_reg_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y96         FDPE (Hold_fdpe_C_D)         0.107     1.583    U_DNT_CTRL/io_oe_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.417    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43    U_DNT_CTRL/FSM_sequential_state_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   U_DNT_CTRL/dht_io_reg_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   U_DNT_CTRL/io_oe_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43    U_DNT_CTRL/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   U_TICk_GEN/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   U_TICk_GEN/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y96   U_TICk_GEN/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   U_TICk_GEN/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y96   U_TICk_GEN/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_DNT_CTRL/FSM_sequential_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_DNT_CTRL/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_DNT_CTRL/FSM_sequential_state_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_DNT_CTRL/dht_io_reg_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_DNT_CTRL/dht_io_reg_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_DNT_CTRL/io_oe_reg_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_DNT_CTRL/io_oe_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_DNT_CTRL/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_TICk_GEN/count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_TICk_GEN/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_DNT_CTRL/FSM_sequential_state_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_DNT_CTRL/dht_io_reg_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_DNT_CTRL/io_oe_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    U_DNT_CTRL/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_TICk_GEN/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_TICk_GEN/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   U_TICk_GEN/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_TICk_GEN/count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y96   U_TICk_GEN/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   U_TICk_GEN/count_reg_reg[5]/C



