
---------- Begin Simulation Statistics ----------
final_tick                                11396747500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    338                       # Simulator instruction rate (inst/s)
host_mem_usage                                7994148                       # Number of bytes of host memory used
host_op_rate                                      347                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21741.62                       # Real time elapsed on the host
host_tick_rate                                 258626                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7351106                       # Number of instructions simulated
sim_ops                                       7540771                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005623                       # Number of seconds simulated
sim_ticks                                  5622943125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.719874                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41102                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56521                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                548                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3820                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56600                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5430                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6068                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              638                       # Number of indirect misses.
system.cpu.branchPred.lookups                   99280                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16068                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          644                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      620659                       # Number of instructions committed
system.cpu.committedOps                        661936                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.436249                       # CPI: cycles per instruction
system.cpu.discardedOps                         11940                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             469884                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             83291                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            40074                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          790742                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.410467                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      482                       # number of quiesce instructions executed
system.cpu.numCycles                          1512080                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       482                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  507717     76.70%     76.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1536      0.23%     76.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91086     13.76%     90.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 61597      9.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   661936                       # Class of committed instruction
system.cpu.quiesceCycles                      7484629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          721338                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1018                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              222690                       # Transaction distribution
system.membus.trans_dist::ReadResp             223175                       # Transaction distribution
system.membus.trans_dist::WriteReq             128192                       # Transaction distribution
system.membus.trans_dist::WriteResp            128192                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          229                       # Transaction distribution
system.membus.trans_dist::CleanEvict              131                       # Transaction distribution
system.membus.trans_dist::ReadExReq               164                       # Transaction distribution
system.membus.trans_dist::ReadExResp              164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           271                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       692224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       692224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 703422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22221820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            351714                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006952                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  351697    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              351714                       # Request fanout histogram
system.membus.reqLayer6.occupancy           933842625                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9664750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              427343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1894125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7737070                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1382280590                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1072250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       448222                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       448222                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1384448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1384448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1392060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22161772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2386836750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          1534282                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          733                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1911724852                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1191646000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       222208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       222208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       123904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       123904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       692224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       422927                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       422927    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       422927                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1008517500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1234944000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7929856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24182784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14221312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23658496                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4311040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       444416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2803712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2890466369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1410267866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4300734235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1678335311                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2529158073                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4207493385                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4568801681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3939425939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8508227620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          214                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          232                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2435735                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       204875                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2640610                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2435735                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2435735                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2435735                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       204875                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2640610                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14221312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14248000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7929856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7944512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       222208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              222625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          229                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       123904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124133                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2529158073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4746269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2533904342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2606464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1410267866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1412874330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2606464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3939425939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4746269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3946778672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    345864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000161106250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          122                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              399459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      222625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124133                       # Number of write requests accepted
system.mem_ctrls.readBursts                    222625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124133                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7766                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7158842145                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1111865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12996133395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32192.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58442.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       174                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   207469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115672                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                222625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124133                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  196734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    348                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    948.784324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   883.305045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.316481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          407      1.74%      1.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          588      2.52%      4.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          330      1.41%      5.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          315      1.35%      7.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          404      1.73%      8.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          317      1.36%     10.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          379      1.62%     11.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          368      1.57%     13.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20265     86.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23373                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1823.098361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1698.062232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    663.090553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.82%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     32.79%     33.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.82%     34.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.82%     35.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           64     52.46%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           11      9.02%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      3.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           122                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.557377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    991.437369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     91.452381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.82%      0.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      4.92%      5.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          115     94.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           122                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14231872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7945088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14248000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7944512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2531.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1412.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2533.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1412.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5622802500                       # Total gap between requests
system.mem_ctrls.avgGap                      16215.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14205440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7928896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2526335352.182670593262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4700741.126560834236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2879630.762760026846                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1410097136.630738973618                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       222208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          229                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       123904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12979185090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16948305                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2490995255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 105517960625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58410.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40643.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10877708.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    851610.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11534796.225000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8049661.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        404457262.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       172526344.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53813037.600001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     110748228.262499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     28947132.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       790076462.887502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        140.509417                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1466730570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    304080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3853171215                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 964                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9705553.423237                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2425971.940901                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          482    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5660125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11990000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6718670750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4678076750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       193275                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           193275                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       193275                       # number of overall hits
system.cpu.icache.overall_hits::total          193275                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          214                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            214                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          214                       # number of overall misses
system.cpu.icache.overall_misses::total           214                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9289375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9289375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9289375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9289375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       193489                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       193489                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       193489                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       193489                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43408.294393                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43408.294393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43408.294393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43408.294393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          214                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          214                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          214                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          214                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8947250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8947250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8947250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8947250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001106                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41809.579439                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41809.579439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41809.579439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41809.579439                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       193275                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          193275                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          214                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           214                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       193489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       193489                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43408.294393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43408.294393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          214                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          214                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8947250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8947250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41809.579439                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41809.579439                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.580562                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               82828                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2123.794872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.580562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.657384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.657384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          259                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            387192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           387192                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       148416                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           148416                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       148416                       # number of overall hits
system.cpu.dcache.overall_hits::total          148416                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          587                       # number of overall misses
system.cpu.dcache.overall_misses::total           587                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43449625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43449625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43449625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43449625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       149003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       149003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       149003                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       149003                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003940                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003940                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003940                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003940                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74019.804089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74019.804089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74019.804089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74019.804089                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          229                       # number of writebacks
system.cpu.dcache.writebacks::total               229                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31311250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31311250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31311250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31311250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10487750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10487750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002919                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002919                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002919                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002919                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71979.885057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71979.885057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71979.885057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71979.885057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2198.689727                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2198.689727                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19628125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19628125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        92080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        92080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002943                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002943                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72428.505535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72428.505535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19204250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19204250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10487750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10487750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002943                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70864.391144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70864.391144                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21758.817427                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21758.817427                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23821500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23821500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75384.493671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75384.493671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12107000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12107000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73823.170732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73823.170732                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           378.877881                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154858                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            482.423676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   378.877881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.739996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.739996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            596447                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           596447                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11396747500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11396832500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    338                       # Simulator instruction rate (inst/s)
host_mem_usage                                7994148                       # Number of bytes of host memory used
host_op_rate                                      347                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21741.76                       # Real time elapsed on the host
host_tick_rate                                 258628                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7351115                       # Number of instructions simulated
sim_ops                                       7540786                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005623                       # Number of seconds simulated
sim_ticks                                  5623028125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.712638                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   41103                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                56528                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                549                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3822                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56600                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5430                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6068                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              638                       # Number of indirect misses.
system.cpu.branchPred.lookups                   99289                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16070                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          644                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      620668                       # Number of instructions committed
system.cpu.committedOps                        661951                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.436433                       # CPI: cycles per instruction
system.cpu.discardedOps                         11945                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             469905                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             83291                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            40075                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          790831                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.410436                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      482                       # number of quiesce instructions executed
system.cpu.numCycles                          1512216                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       482                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  507725     76.70%     76.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1536      0.23%     76.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91092     13.76%     90.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 61597      9.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   661951                       # Class of committed instruction
system.cpu.quiesceCycles                      7484629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          721385                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              222690                       # Transaction distribution
system.membus.trans_dist::ReadResp             223176                       # Transaction distribution
system.membus.trans_dist::WriteReq             128192                       # Transaction distribution
system.membus.trans_dist::WriteResp            128192                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          230                       # Transaction distribution
system.membus.trans_dist::CleanEvict              131                       # Transaction distribution
system.membus.trans_dist::ReadExReq               164                       # Transaction distribution
system.membus.trans_dist::ReadExResp              164                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           272                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       692224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       692224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 703425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        41472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        57084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22221948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            351715                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006952                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  351698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              351715                       # Request fanout histogram
system.membus.reqLayer6.occupancy           933849625                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9664750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              427343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1894125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7742820                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1382280590                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1072250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       247808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       448222                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       448222                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1384448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1384448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1392060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22161772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2386836750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          1534282                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          733                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1911724852                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1191646000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       222208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       222208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       123904                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       123904                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       692224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       692224                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22151168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       422927                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       422927    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       422927                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1008517500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1234944000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      7929856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24182784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14221312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     23658496                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       247808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4311040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       444416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2803712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2890422676                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1410246548                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4300669223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1678309941                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2529119841                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4207429782                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4568732617                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3939366389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8508099006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          214                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          232                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2435698                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       204872                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2640570                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2435698                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2435698                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2435698                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       204872                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2640570                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14221312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14248064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      7929856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7944576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       222208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              222626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          230                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       123904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124134                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2529119841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4757579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2533877420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2617807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1410246548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1412864354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2617807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3939366389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4757579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3946741774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    345864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000161106250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          122                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              399462                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      222626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124134                       # Number of write requests accepted
system.mem_ctrls.readBursts                    222626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124134                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7766                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7158842145                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1111870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12996159645                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32192.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58442.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       174                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   207470                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  115672                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                222626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124134                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  196734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    348                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    948.784324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   883.305045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.316481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          407      1.74%      1.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          588      2.52%      4.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          330      1.41%      5.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          315      1.35%      7.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          404      1.73%      8.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          317      1.36%     10.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          379      1.62%     11.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          368      1.57%     13.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20265     86.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23373                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1823.098361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1698.062232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    663.090553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.82%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           40     32.79%     33.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.82%     34.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.82%     35.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           64     52.46%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           11      9.02%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      3.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           122                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.557377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    991.437369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     91.452381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.82%      0.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      4.92%      5.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          115     94.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           122                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14231936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7945088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14248064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7944576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2531.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1412.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2533.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1412.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5623057500                       # Total gap between requests
system.mem_ctrls.avgGap                      16215.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14205440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      7928896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2526297163.061050891876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4712051.835949157365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2879587.233080040663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1410075821.023925542831                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       222208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          230                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       123904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  12979185090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16974555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2490995255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 105517960625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58410.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40608.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10830414.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    851610.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11534796.225000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8049661.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        404459081.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       172526344.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53813037.600001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     110750525.812499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     28947132.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       790080579.187502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        140.508026                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1466730570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    304080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3853256215                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 964                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9705553.423237                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2425971.940901                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          482    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5660125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11990000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6718755750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4678076750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       193287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           193287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       193287                       # number of overall hits
system.cpu.icache.overall_hits::total          193287                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          214                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            214                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          214                       # number of overall misses
system.cpu.icache.overall_misses::total           214                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9289375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9289375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9289375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9289375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       193501                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       193501                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       193501                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       193501                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43408.294393                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43408.294393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43408.294393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43408.294393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          214                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          214                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          214                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          214                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8947250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8947250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8947250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8947250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001106                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41809.579439                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41809.579439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41809.579439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41809.579439                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       193287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          193287                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          214                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           214                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9289375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       193501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       193501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43408.294393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43408.294393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          214                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          214                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8947250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8947250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41809.579439                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41809.579439                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.580629                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2271558                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               380                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5977.784211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.580629                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.657384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.657384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          259                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            387216                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           387216                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       148420                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           148420                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       148420                       # number of overall hits
system.cpu.dcache.overall_hits::total          148420                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          588                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            588                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          588                       # number of overall misses
system.cpu.dcache.overall_misses::total           588                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43509625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43509625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43509625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43509625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       149008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       149008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       149008                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       149008                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003946                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003946                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003946                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003946                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73995.960884                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73995.960884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73995.960884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73995.960884                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          230                       # number of writebacks
system.cpu.dcache.writebacks::total               230                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          152                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4770                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     31369875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     31369875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     31369875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     31369875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10487750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10487750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002926                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002926                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71949.254587                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71949.254587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71949.254587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71949.254587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2198.689727                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2198.689727                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    322                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19688125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19688125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        92085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        92085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72382.812500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72382.812500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          482                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19262875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19262875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10487750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10487750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002954                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70819.393382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70819.393382                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21758.817427                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21758.817427                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56607                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23821500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23821500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75384.493671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75384.493671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4288                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12107000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12107000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73823.170732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73823.170732                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           378.878396                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              298635                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               735                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            406.306122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   378.878396                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.739997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.739997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            596468                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           596468                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11396832500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
