<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2024.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>4.167</TargetClockPeriod>
    <AchievedClockPeriod>3.025</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>3.025</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>3.025</CP_SYNTH>
    <CP_TARGET>4.167</CP_TARGET>
    <SLACK_FINAL>1.142</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>1.142</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>1.142</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>1.142</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>2</DSP>
      <FF>193</FF>
      <LATCH>0</LATCH>
      <LUT>99</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="inter" DISPNAME="inst" RTLNAME="inter">
      <SubModules count="3">grp_round_fixed_29_24_s_fu_74 mac_muladd_24s_5ns_29s_29_4_1_U3 mul_24s_6ns_29_5_1_U2</SubModules>
      <Resources DSP="2" FF="193" LUT="99"/>
      <LocalResources FF="117"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_round_fixed_29_24_s_fu_74" DEPTH="1" TYPE="function" MODULENAME="round_fixed_29_24_s" DISPNAME="grp_round_fixed_29_24_s_fu_74" RTLNAME="inter_round_fixed_29_24_s">
      <Resources FF="76" LUT="99"/>
    </RtlModule>
    <RtlModule CELL="inst/mac_muladd_24s_5ns_29s_29_4_1_U3" DEPTH="1" TYPE="resource" MODULENAME="mac_muladd_24s_5ns_29s_29_4_1" DISPNAME="mac_muladd_24s_5ns_29s_29_4_1_U3" RTLNAME="inter_mac_muladd_24s_5ns_29s_29_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_5ns_29s_29_4_1_U3" SOURCE="../src/inter.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="left" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_5ns_29s_29_4_1_U3" SOURCE="../src/inter.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_24s_6ns_29_5_1_U2" DEPTH="1" TYPE="resource" MODULENAME="mul_24s_6ns_29_5_1" DISPNAME="mul_24s_6ns_29_5_1_U2" RTLNAME="inter_mul_24s_6ns_29_5_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_6ns_29_5_1_U2" SOURCE="../src/inter.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="right" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="3.022" DATAPATH_LOGIC_DELAY="1.986" DATAPATH_NET_DELAY="1.036" ENDPOINT_PIN="tmp1_reg_196_reg[20]/D" LOGIC_LEVELS="7" MAX_FANOUT="2" SLACK="1.142" STARTPOINT_PIN="grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C">
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="103" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="187" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[20]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="tmp1_reg_196_reg[20]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="inter_mac_muladd_24s_5ns_29s_29_4_1.v" LINE_NUMBER="35"/>
      <MODULE_INSTANCES>grp_round_fixed_29_24_s_fu_74</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.922" DATAPATH_LOGIC_DELAY="1.886" DATAPATH_NET_DELAY="1.036" ENDPOINT_PIN="tmp1_reg_196_reg[16]/D" LOGIC_LEVELS="6" MAX_FANOUT="2" SLACK="1.242" STARTPOINT_PIN="grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C">
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="103" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="187" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[16]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="tmp1_reg_196_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="inter_mac_muladd_24s_5ns_29s_29_4_1.v" LINE_NUMBER="35"/>
      <MODULE_INSTANCES>grp_round_fixed_29_24_s_fu_74</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.883" DATAPATH_LOGIC_DELAY="2.017" DATAPATH_NET_DELAY="0.866" ENDPOINT_PIN="ref_tmp7_reg_191_reg[28]/D" LOGIC_LEVELS="8" MAX_FANOUT="2" SLACK="1.281" STARTPOINT_PIN="grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C">
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="103" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="187" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191_reg[28]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191[28]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="ref_tmp7_reg_191_reg[28]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="inter_mac_muladd_24s_5ns_29s_29_4_1.v" LINE_NUMBER="35"/>
      <MODULE_INSTANCES>grp_round_fixed_29_24_s_fu_74</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.830" DATAPATH_LOGIC_DELAY="2.073" DATAPATH_NET_DELAY="0.757" ENDPOINT_PIN="tmp1_reg_196_reg[22]/D" LOGIC_LEVELS="8" MAX_FANOUT="2" SLACK="1.334" STARTPOINT_PIN="grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C">
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="103" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="187" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[16]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[20]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/ref_tmp7_reg_191_reg[28]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[22]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="tmp1_reg_196_reg[22]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="inter_mac_muladd_24s_5ns_29s_29_4_1.v" LINE_NUMBER="35"/>
      <MODULE_INSTANCES>grp_round_fixed_29_24_s_fu_74</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.822" DATAPATH_LOGIC_DELAY="1.786" DATAPATH_NET_DELAY="1.036" ENDPOINT_PIN="tmp1_reg_196_reg[12]/D" LOGIC_LEVELS="5" MAX_FANOUT="2" SLACK="1.342" STARTPOINT_PIN="grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]/C">
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/trunc_ln188_reg_118_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="103" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[4]_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="187" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[4]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[8]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196_reg[12]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="grp_round_fixed_29_24_s_fu_74/tmp1_reg_196[12]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="inter_round_fixed_29_24_s.v" LINE_NUMBER="179" MODULE_INSTNAME="grp_round_fixed_29_24_s_fu_74" IS_FUNCINST="0"/>
      <CELL NAME="tmp1_reg_196_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="inter_mac_muladd_24s_5ns_29s_29_4_1.v" LINE_NUMBER="35"/>
      <MODULE_INSTANCES>grp_round_fixed_29_24_s_fu_74</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/inter_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/inter_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/inter_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/inter_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/inter_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/inter_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sun Nov 10 15:17:34 +0800 2024"/>
    <item NAME="Version" VALUE="2024.1 (Build 5069499 on May 21 2024)"/>
    <item NAME="Project" VALUE="hls_component"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-2"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="4.167 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="4.167 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

