{"vcs1":{"timestamp_begin":1731031444.546044143, "rt":1.62, "ut":0.43, "st":0.23}}
{"vcselab":{"timestamp_begin":1731031446.250812929, "rt":1.10, "ut":0.24, "st":0.16}}
{"link":{"timestamp_begin":1731031447.428299205, "rt":0.38, "ut":0.17, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731031443.727994500}
{"VCS_COMP_START_TIME": 1731031443.727994500}
{"VCS_COMP_END_TIME": 1731031449.319051050}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330428}}
{"stitch_vcselab": {"peak_mem": 231548}}
