// Seed: 1251616521
module module_0 (
    input uwire id_0
);
  assign id_2 = -1;
  assign id_3 = id_0;
  parameter id_4 = -1;
  logic [7:0][1 'h0] id_5;
  wire id_6;
  tri1 id_7, id_8 = id_2;
endmodule
module module_1 (
    input wire id_0
);
  bit  id_2;
  real id_3;
  always_ff id_2 <= id_0 - -1'b0;
  module_0 modCall_1 (id_0);
  function id_4;
    input id_5, id_6;
    id_2 = -1;
  endfunction
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    output tri0 id_3,
    input wor id_4
);
  parameter id_6 = -1;
  xnor primCall (id_2, id_1, id_4, id_6, id_0);
  module_0 modCall_1 (id_1);
  assign modCall_1.id_7 = 0;
endmodule
