[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of 88E1111-B2-NDC2I000 production of MARVELL from the text:Marvell.  Moving Forward Faster\nDoc. No. MV-S105540-00, Rev. A\nOctober 10, 2013\nDocument Classification: Proprietary Information88E1111 Product Brief\nIntegrated 10/100/1000 Ultra \nGigabit Ethernet Transceiver\n                         \n                         Document Conventions\n                         \nNote:  Provides related information or information of special importance.\n                         \nCaution:  Indicates potential damage to hardware or software, or loss of data.\n                         \nWarning:  Indicates a risk of personal injury.\nDocument Status\nAdvance           \nInformationThis document contains design s pecifications for initial product development. Specifications may \nchange without notice. Contact Marvell Field Application Engineers for more information.\nPreliminary \nInformationThis document contains preliminary data, and a revisi on of this document will be published at a later \ndate. Specifications may change without notice. Cont act Marvell Field Application Engineers for more \ninformation.\nFinal                      \nInformationThis document contains specificatio ns on a product that is in final release. Specifications may change \nwithout notice. Contact Marvell Field Appl ication Engineers for more information. \nDoc Status:  Technical Publications: 1.10\n                         \nFor more information, visit our website at: www.marvell.com\nNo part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, including phot ocopying and recording, for any purpose, \nwithout the express written permission of Marvell. Marvell retains the right to make changes to this document at any time, with out notice. Marvell makes no warranty of any \nkind, expressed or implied, with regard to any information contained in this document, including, but not limited to, the impli ed warranties of merchantability or fitness for any \nparticular purpose. Further, Marvell does not warrant the accuracy or completeness of the information, text, graphics, or other  items contained within this document. \nMarvell products are not designed for use in life-support equipment or applications that would cause a life-threatening situati on if any such products failed. Do not use \nMarvell products in these types of equipment or applications. \nWith respect to the products described herein, the user or recipient, in the absence of appropriate U.S. government authorizati on, agrees: \n1) Not to re-export or release any such information consisting of technology, software or source code controlled for national s ecurity reasons by the U.S. Export Control \nRegulations ("EAR"), to a national of EAR Country Groups D:1 or E:2;2) Not to export the direct product of such technology or s uch software, to EAR Country Groups D:1 \nor E:2, if such technology or software and direct products thereof are controlled for national security reasons by the EAR; and , \n3) In the case of technology controlled for national security reasons under the EAR where the direct product of the technology is a complete plant or component of a plant, \nnot to export to EAR Country Groups D:1 or E:2 the direct product of the plant or major component thereof, if such direct produ ct is controlled for national security reasons \nby the EAR, or is subject to controls under the U.S. Munitions List ("USML"). \nAt all times hereunder, the recipient of any such information agrees that they shall be deemed to have manually signed this doc ument in connection with their receipt of any \nsuch information. \nCopyright © 1999–2013. Marvell International Ltd. All rights reserved. Alaska, ARMADA, CarrierSpan, Kinoma, Link Street, LinkCr ypt, Marvell logo, Marvell, Moving \nForward Faster, PISC, Prestera, Qdeo (for chips), QDEO logo (for chips), QuietVideo, Virtual Cable Tester, Xelerated, and Yukon  are registered trademarks of Marvell or its \naffiliates. Avanta, Avastar, DragonFly, HyperDuo, Kirkwood, Marv ell Smart, Qdeo, QDEO logo, The World as YOU See It, Vmeta and Wirespeed by Design are trademarks \nof Marvell or its affiliates.\nPatent(s) Pending—Products identified in this document may be covered by one or more Marvell patents and/or patent applications .88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\n                         \nDoc. No. MV-S105540-00 Rev. A  Copyright © 2013 Marvell \nPage 2 Document Classification: Proprietary Information October 10, 2013                          \n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 3  \nOVERVIEW\nThe Alaska® Ultra 88E1111 Gigabit Ethernet Trans-\nceiver is a physical layer device for Ethernet \n1000BASE-T, 100BASE-TX, and 10BASE-T applica-tions. It is manufactured using standard digital CMOS \nprocess and contains all the active circuitry required to \nimplement the physical layer functions to transmit and receive data on standard CAT 5 unshielded twisted pair.\nThe 88E1111 device incorporates the Marvell Virtual \nCable Tester\n® (VCT™) feature, which uses Time \nDomain Reflectometry (TDR) technology for the remote \nidentification of potential cable malfunctions, thus reducing equipment returns and service calls. Using \nVCT, the Alaska 88E1111 device detects and reports \npotential cabling issues such as pair swaps, pair polar-ity and excessive pair skew. The device will also detect \ncable opens, shorts or any impedance mismatch in the \ncable and report accurately within one meter the dis-tance to the fault. \nThe 88E1111 device s upports the Gigabit Media Inde-\npendent Interface (GMII), Reduced GMII (RGMII), \nSerial Gigabit Media Indepe ndent Interface (SGMII), \nthe Ten-Bit Interface (TBI), and Reduced TBI (RTBI) for direct connection to a MAC/Switch port. \nThe 88E1111 device incorporates an optional 1.25 GHz \nSERDES (Serializer/Deserializer). The serial interface \nmay be connected directly to a fiber-optic transceiver \nfor 1000BASE-T/1000BASE-X m edia conversi on appli-\ncations. Additionally, the 88E1111 device may be used \nto implement 1000BASE-T Gigabit Interface Converter \n(GBIC) or Small Form Factor Pluggable (SFP) modules.\nThe 88E1111 device uses advanced mixed-signal pro-\ncessing to perform equaliz ation, echo and crosstalk \ncancellation, data recovery, and error correction at a \ngigabit per second data rate. The device achieves \nrobust performance in noisy environments with very low power dissipation.\nThe 88E1111 device is offered in three different pack-\nage options including a 117-Pin TFBGA, a 96-pin aQFN \nfeaturing a body size of only 9 x 9 mm, and a 128 PQFP \npackage.FEATURES\n•10/100/1000BASE-T IEEE 802.3 compliant \n•Supports GMII, TBI, reduced pin count GMII \n(RGMII), reduced pin count TBI (RTBI), and serial \nGMII (SGMII) interfaces \n•Integrated 1.25 GHz SERDES for 1000BASE-X \nfiber applications\n•Four RGMII timing modes\n•Energy Detect and Energy Detect+ low power \nmodes\n•Three loopback modes for diagnostics\n•"Downshift" mode for two-pair cable installations\n•Fully integrated digital adaptive equalizers, echo \ncancellers, and crosstalk cancellers\n•Advanced digital baseline wander correction\n•Automatic MDI/MDIX crosso ver at all speeds of \noperation\n•Automatic polarity correction\n•IEEE 802.3u compliant  Auto-Negotiation\n•Software programmable LED modes including LED \ntesting\n•Automatic detection of fiber or copper operation\n•Supports IEEE 1149.1 JTAG\n•Two-Wire Serial Interface (TWSI) and MDC/MDIO\n•CRC checker, packet counter\n•Packet generation\n•Virtual Cable Tester (VCT)\n•Auto-Calibration for MAC Interface outputs\n•Requires only two supplies: 2.5V and 1.0V (with 1.2V option for the 1.0V supply)\n•I/Os are 3.3V tolerant\n•Low power dissipation Pave = 0.75W \n•117-Pin TFBGA, 96-Pin aQFN, and 128 PQFP \npackage options (NOTE: The 96-Pin BCC package \nis obsolete and is no longer available. The 96-Pin aQFN package is a pin compatible replacement for \nthe 96-Pin BCC package. See Product Change \nNotification 1210066 and Table 20  for details.)\n•117-Pin TFBGA and 96-Pin aQFN packages avail-\nable in Commercial or Industrial grade\n•RoHS 6/6 compliant packages available\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A     Copyright © 2013 Marvell \nPage 4 Document Classification: Proprietary Information October 10, 2013 \n88E1111 Device used in Copper Application\n88E1111 Device used in Fiber Application \n88E1111 RGMII/GMII MAC to SGMII MAC ConversionM\na\ngn\ne\nt\ni\ncsMAC Interface Options\n  - GMII/MII  - TBI  - RGMII  - RTBI  - SGMII  - Serial InterfaceMedia Types:\n  - 10BASE-T\n  - 100BASE-TX  - 1000BASE-TRJ-4510/100/1000 Mbps\nEthernet MAC88E1111\nDevice\nSerial\nInterfaceMAC Interface Options\n  - GMII/MII\n  - RGMIIMedia Types:  - 1000BASE-X Fiber\nOptics10/100/1000 Mbps\nEthernet MAC88E1111\nDevice\nSerial Interface\n- 4-pin SGMIIIMAC Interface Options\n  - GMII\n  - RGMII3-Speed\nSFPGigabit Ethernet\nMAC88E1111\nDevice(Effective SGMII MAC)\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 5 Table of Contents\n1.1 117-Pin TFBGA Package................................................................................................6\n1.2  96-Pin aQFN Package ...................................................................................................7\n1.3 128-Pin PQFP Package ..................................................................................................9\n1.4 Pin Description............................................................................................................. 10\n1.4.1 Pin Type Definitions...................................................................................................... .... 10\n1.5 I/O State at Various Test or Reset Modes ..................................................................35\n1.6 117-Pin TFBGA Pin Assignment List - Al phabetical by Signal Name .....................36\n1.7 96-Pin aQFN Pin Assignment List - Alpha betical by Signal Name..........................38\n1.8 128-Pin PQFP Pin Assignment List - Al phabetical by Signal Name........................40\n2.1 117-pin TFBGA Package..............................................................................................422.2 96-pin BCC Package - Top View - OBSOLETE - No Longer Available - Replaced by the 96-\nPin aQFN Package............................................................................................................... ..44\n2.3 96-Pin BCC Package - Bottom View - OBSOLE TE - No Longer Available - Replaced by the \n96-Pin aQFN Package ...........................................................................................................4 5\n2.4 96-pin aQFN Package - Top View................................................................................462.5 96-Pin aQFN Package - Bottom View .........................................................................47\n2.6 128-Pin PQFP Package ................................................................................................49\n3.1 Ordering Part Numbers and Package Markings........................................................50\n3.1.1 RoHS 5/6 Compliant Marking Examples .......... ................................................................ 51\n3.1.2 RoHS 6/6 Compliant Marking Examples .......... ................................................................ 53\n3.1.3 Green Compliant Marking Examples................................................................................ 55\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 6 Document Classification: Propr ietary Information October 10, 2013 \nSection 1.  Signal Description\nThe 88E1111 device is a 10/100/1000BASE- T/1000BASE-X Gigabit Ethernet transceiver. \n1.1 117-Pin TFBGA Package \nFigure 1: 88E1111 Device 117-Pin TFBGA Package (Top View)\nFigure 2: Pin A1 Location123456789\nA RXD5 RXD6 S_IN+ S_IN- S_CLK+ S_CLK- S_OUT+ S_OUT-LED_\nLINK1000A\nB RX_DV RXD0 RXD3 VDDO CRS COL AVDDLED_\nLINK100VDDOH B\nC RX_CLK VDDO RXD2 RXD4 RXD7 DVDD DVDDLED_\nLINK10LED_RX C\nD TX_CLK RX_ER RXD1 VSS VSS VSS DVDD CONFIG[0] LED_TX D\nE TX_EN GTX_CLK DVDD VSS VSS VSS DVDDLED_\nDUPLEXCONFIG[1] E\nF TXD0 TX_ER DVDD VSS VSS VSS VDDOH CONFIG[2] CONFIG[4] F\nG NC TXD1 TXD2 VSS VSS VSS CONFIG[3] CONFIG[6] CONFIG[5] G\nH TXD4 TXD3 TXD5 VSS VSS VSS VSSCSEL_\nFREQXTAL1 H\nJ TXD6 TXD7 DVDD VSS VSS VSS DVDD VDDOH XTAL2 J\nK VDDO 125CLK RESETn VSS VSS VSS NC TDO VDDOX K\nL INTn VDDOX MDC COMA VSS VSS TDI TMS TCK L\nM MDIO RSET AVDD AVDD HSDAC+ HSDAC- AVDD AVDD TRSTn M\nN MDI[0]+ MDI[0]- MDI[1]+ MDI[1]- AVDD MDI[2]+ MDI[2]- MDI[3]+ MDI[3]- N\n123456789 \nPin A1 location88E1111-BAB\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 7 Signal Description\n96-Pin aQFN Package\n1.2  96-Pin aQFN Package\nFigure 3: 88E1111 Device 96-Pin BCC Package (T op View) - (OBSOLETE - No Longer Available \n- Replaced by 96-Pin aQFN Package)\nNote\nThe 96-Pin aQFN package is a pin compatible re placement for the 96-Pin BCC package. See Product \nChange Notification 1210066 and Table 20  for details. \nRX_CLK\nRX_ER\nTX_CLK\nVDDO\nDVDD\nTX_ER\nGTX_CLK\nTX_EN\nDVDD\nTXD0\nTXD1\nNC\nTXD2\nDVDD\nTXD3\nTXD4\nTXD5\nTXD6\nMDIOINTnVDDOTXD7\n125CLKVDDOX\nMDCCOMARESETnMDI[0]+RSETMDI[0]-AVDDMDI[1]+MDI[1]-AVDDAVDDHSDAC+HSDAC-MDI[2]+AVDDMDI[2]-MDI[3]+MDI[3]-TDIAVDDTMSTRSTnVDDOXTCKTDOVDDOHVSSCXTAL2XTAL1SEL_\nFREQDVDDCONFIG[6]CONFIG[5]CONFIG[4]CONFIG[3]DVDDCONFIG[2]CONFIG[1]CONFIG[0]VDDOHDVDDLED_TXLED_RXLED_DUPL\nEXDVDDVDDOHLED_LINK\n1000\nVDDORXD0RX_DVRXD2RXD1RXD3RXD4RXD5RXD6DVDDCOLS_IN-S_CLK+S_OUT+S_OUT-LED_LINK\n100\nVDDORXD7CRSS_IN+S_CLK-AVDDLED_LINK\n10 1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n242526272829303132333435363840\n373942444648\n4143454749505152535455565758596061626364656667686970717273\n74\n75\n76\n77\n78\n79\n80\n81\n82\n83\n84\n85\n86\n87\n88\n89\n90\n91\n92\n93\n94\n95\n96\nNCDVDD88E1111 - CAA0 VSS\nOBSOLETE - NO LONGER AVAILABLE - REPLACED by 96-pin aQFN\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 8 Document Classification: Propr ietary Information October 10, 2013 \nFigure 4: 88E1111 Device 96-Pin aQFN Package (Top View)\n \nRX_CLK\nRX_ER\nTX_CLK\nVDDO\nDVDD\nTX_ER\nGTX_CLK\nTX_EN\nDVDD\nTXD0\nTXD1\nNC\nTXD2\nDVDD\nTXD3\nTXD4\nTXD5\nTXD6\nMDIOINTnVDDOTXD7\n125CLKVDDOX\nMDCCOMARESETnMDI[0]+RSETMDI[0]-AVDDMDI[1]+MDI[1]-AVDDAVDDHSDAC+HSDAC-MDI[2]+AVDDMDI[2]-MDI[3]+MDI[3]-TDIAVDDTMSTRSTnVDDOXTCKTDOVDDOHVSSCXTAL2XTAL1SEL_\nFREQDVDDCONFIG[6]CONFIG[5]CONFIG[4]CONFIG[3]DVDDCONFIG[2]CONFIG[1]CONFIG[0]VDDOHDVDDLED_TXLED_RXLED_DUPL\nEXDVDDVDDOHLED_LINK \n1000\nVDDORXD0RX_DVRXD2RXD1RXD3RXD4RXD5RXD6DVDDCOLS_IN-S_CLK+S_OUT+S_OUT-LED_LINK\n100\nVDDORXD7CRSS_IN+S_CLK-AVDDLED_LINK\n10A1\nB1\nA2\nB2\nA3\nB3\nA4\nB4\nA5\nB5\nA6\nB6\nA7\nB7\nA8\nB8\nA9\nB9\nA10\nB10\nA11\nB11\nA12\nA13A14B12A15B13A16B14A17B15A18B16A19B17B18B19\nA20A21B20B21B22B23\nA22A23A24A25A26A27A28B24A29B25A30B26A31B27A32B28A33B29A34B30A35B31A36B32A37B33A38B34A39\nA40\nA41\nB35\nA42\nB36\nA43\nB37\nA44\nB38\nA45\nB39\nA46\nB40\nA47\nB41\nA48\nB42\nA49\nB43\nA50\nB44\nA51\nA52\nNCDVDD88E1111 - NDCEPAD - VSS\nPin 1 Corner\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 9 Signal Description\n128-Pin PQFP Package\n1.3 128-Pin PQFP Package\nFigure 5: 88E1111 Device 128-Pin PQFP Package (Top View)\n \n1\n2\n3\n4\n5\n6\n789\n10\n111213\n14\n15\n16\n17\n18\n192021\n22\n23\n2425\n26\n2728\n29\n30\n313233\n34\n35\n36\n37\n38102\n101\n100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n76\n75\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\n88E1111 - RCJ\nTop View\n128127126125124123122121120119118117116115114113112111110109108107106105104103\n3940414243444546474849505152535455565758596061626364 VSS\nAVDD\nVSS\nS_OUT+\nVSS\nS_CLK-\nS_CLK+\nVSS\nS_IN-\nS_IN+\nCOL\nCRS\nVSS\nDVDD\nDVDD\nVSS\nRXD7\nRXD6\nVDDO\nRXD5\nRXD4\nRXD3RXD2\nVSS\nRXD1AVDD\nVSS\nMDI[3]-\nMDI[3]+VSSAVDD\nVSS\nMDI[2]-\nMDI[2]+VSS\nHSDAC-\nHSDAC+AVDDVSS\nNC\nAVDDVSSMDI[1]-\nMDI[1]+\nVSS\nAVDD\nVSS\nMDI[0]-MDI[0]+VSS\nRSETVSS\nVSS\nLED_LINK10\nLED_LINK100\nLED_LINK1000\nVDDOH\nDVDDLED_DUPLEXVSS\nVSS\nLED_RXLED_TXDVDD\nVDDOH\nCONFIG[0]\nCONFIG[1]\nCONFIG[2]\nDVDD\nVSSVSSCONFIG[3]\nCONFIG[4]\nCONFIG[5]\nCONFIG[6]DVDD\nSEL_FREQ\nXTAL1XTAL2\nVSSC\nVDDOH\nTDOVDDOXTCK\nTMS\nTRSTn\nTDI\nVSS\nVSSVSS\nDVDD\nRXD0\nRX_DV\nVDDO\nDVDD\nRX_CLK\nRX_ER\nVSS\nTX_CLK\nVDDO\nDVDD\nTX_ER\nGTX_CLK\nVSS\nTX_EN\nDVDD\nTXD0\nTXD1TXD2\nVSS\nVSS\nDVDD\nTXD3TXD4\nTXD5\nDVDD\nTXD6\nTXD7\nVDDO\n125CLK\nINTn\nMDIO\nVDDOX\nMDC\nRESETn\nCOMA\nVSSS_OUT-\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 10 Document Classification: Propr ietary Information October 10, 2013 \n1.4 Pin Description\n1.4.1 Pin Type Definitions\nPin Type Definition\nH Input with hysteresis\nI/O Input and outputI Input only\nO Output only\nPU Internal pull up PD Internal pull down\nD Open drain output\nZ Tri-state outputmA DC sink capability\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 11 Signal Description\nPin Description\nTable 1: Media Dependent Interface  \n117-TFBGA \nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nN1\nN2A16\nA1741\n42MDI[0]+\nMDI[0]-I/O, D Media Dependent Interface[0]. \nIn 1000BASE-T mode in MDI configuration, \nMDI[0]±  correspond to BI_DA±. \nIn MDIX configuration, MDI[0]± correspond to BI_DB±.\nIn 100BASE-TX and 10BASE-T modes in \nMDI configuration, MDI[0]± are used for the transmit pair. In MDIX configuration, MDI[0]± are used for the receive pair. \nMDI[0]± should be tied to ground if not used.\nN3\nN4A18\nB1646\n47MDI[1]+\nMDI[1]-I/O, D Media Dependent Interface[1]. \nIn 1000BASE-T mode in MDI configuration, \nMDI[1]±  correspond to BI_DB±. \nIn MDIX configuration, MDI[1]±  correspond \nto BI_DA±.\nIn 100BASE-TX and 10BASE-T modes in \nMDI configuration, MDI[1]±  are used for the \nreceive pair. In MDIX configuration, MDI[1]±  \nare used for the transmit pair. \nMDI[1]± should be tied to ground if not used.\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 12 Document Classification: Propr ietary Information October 10, 2013 \nN6\nN7A21\nA2256\n57MDI[2]+\nMDI[2]-I/O, D Media Dependent Interface[2]. \nIn 1000BASE-T mode in MDI configuration, \nMDI[2]±  correspond to BI_DC±. \nIn MDIX configuration, MDI[2]± corresponds to BI_DD±. \nIn 100BASE-TX a nd 10BASE-T modes, \nMDI[2]±  are not used.\nMDI[2]± should be tied to ground if not used.\nN8\nN9B20\nA2361\n62MDI[3]+\nMDI[3]-I/O, D Media Dependent Interface[3]. \nIn 1000BASE-T mode in MDI configuration, \nMDI[3]± correspond to BI_DD±. In MDIX configuration, MDI[3]± correspond to BI_DC±. \nIn 100BASE-TX a nd 10BASE-T modes, \nMDI[3]± are not used.\nMDI[3]± should be tied to ground if not used.Table 1: Media Dependent Interface  (Continued)\n117-TFBGA \nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 13 Signal Description\nPin Description\nThe GMII interface supports both 1000BASE-T and 1000BASE- X modes of operation. The GMII interface pins are \nalso used for the TBI interface. See Table 3  for TBI pin definitions. The MAC interface pins are 3.3V tolerant. \nTable 2: GMII/MII Interfaces  \n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin\nTypeDescription\nE2 B4 14 GTX_CLK I GMII Transmit Clock. GTX_CLK provides a \n125 MHz clock reference for TX_EN, TX_ER, and TXD[7:0]. This clock can be stopped when the device is in 10/100BASE-T modes, and also during Auto-Negotiation.\nD1 B2 10 TX_CLK O, Z MII Transmit Clock. TX_CLK provides a 25 \nMHz clock reference for TX_EN, TX_ER, and TXD[3:0] in 100BASE-TX mode, and a 2.5 MHz clock reference in 10BASE-T mode. \nTX_CLK provides a 25 MHz, 2.5 MHz, or 0 \nMHz clock during 1000 Mbps Good Link, Auto-Negotiation, and Link Lost states depending on the setting of register 20.6:4.  The 2.5 MHz clock is the default rate, which may be programmed to another frequency by writing to register 20.6:4.\nE1 A5 16 TX_EN I GMII and MII Transmit Enable. In GMII/MII \nmode when TX_EN is asserted, data on TXD[7:0] along with TX_ER is encoded and transmitted onto the cable. \nTX_EN is synchronous to GTX_CLK, and \nsynchronous to TX_CLK  in 100BASE-TX \nand 10BASE-T modes.\nF2 A4 13 TX_ER I GMII and MII Transmit Error.   In GMII/MII \nmode when TX_ER and TX_EN are both asserted, the transmit error symbol is trans-mitted onto the cable. When TX_ER is asserted with TX_EN de-asserted, carrier extension symbol is transmitted onto the cable. \nTX_ER is synchronous to GTX_CLK, and \nsynchronous to TX_CLK  in 100BASE-TX \nand 10BASE-T modes. \n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 14 Document Classification: Propr ietary Information October 10, 2013 \nJ2\nJ1H3H1H2G3G2F1B10\nA10B9A9B8B7B6A629\n28262524201918TXD[7]\nTXD[6]TXD[5]TXD[4]TXD[3]/TXD[3]TXD[2]/TXD[2]TXD[1]/TXD[1]TXD[0]/TXD[0]I GMII and MII Transmit Data. In GMII mode, \nTXD[7:0] present the data byte to be trans-mitted onto the cable in 1000BASE-T mode. \nIn MII mode, TXD[3:0] present the data nib-\nble to be transmitted onto the cable in 100BASE-TX and 10BASE-T modes. TXD[7:4] are ignored in these modes, but should be driven either high or low. These pins must not float. TXD[7:0] are synchronous to GTX_CLK, and synchronous to TX_C LK in 100BASE-TX \nand 10BASE-T modes.\nInputs TXD[7:4] should be tied low if not \nused (e.g., RGMII mode).\nC1 B1 7 RX_CLK O, Z GMII and MII Receive Clock. RX_CLK pro-\nvides a 125 MHz clock reference for RX_DV, RX_ER, and RXD[7:0] in 1000BASE-T mode, a 25 MHz clock reference in 100BASE-TX mode, and a 2.5 MHz clock reference in 10BASE-T mode. \nTX_TCLK comes from the RX_CLK pins \nused in jitter testing. Refer to Register 9 for jitter test modes.\nB1 B44 4 RX_DV O, Z GMII and MII Receive Data Valid. When \nRX_DV is asserted, data received on the cable is decoded and presented on RXD[7:0] and RX_ER. \nRX_DV is synchronous to RX_CLK.\nD2 A2 8 RX_ER O, Z GMII and MII Receive Error. When RX_ER \nand RX_DV are both asserted, the signals indicate an error symbol is detected on the cable. \nWhen RX_ER is asserted with RX_DV de-\nasserted, a false carrier or carrier extension symbol is detected on the cable. \nRX_ER is synchronous to RX_CLK.Table 2: GMII/MII Interfaces  (Continued)\n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin\nTypeDescription\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 15 Signal Description\nPin Description\nC5\nA2A1C4B3C3D3B2B40\nA47A48B42A49A50B43A51120\n1211231241251261283RXD[7]\nRXD[6]RXD[5]RXD[4]RXD[3]/RXD[3]RXD[2]/RXD[2]RXD[1]/RXD[1]RXD[0]/RXD[0]O, Z GMII and MII Receive Data. Symbols \nreceived on the cable are decoded and pre-sented on RXD[7:0] in 1000BASE-T mode. \nIn MII mode, RXD[3:0] are used in \n100BASE-TX and 10BASE-T modes. In MII mode, RXD[7:4] are driven low. \nRXD[7:0] is synchronous to RX_CLK.\nB5 B39 115 CRS O, Z GMII and MII Carrier Sense. CRS asserts \nwhen the receive medium is non-idle. In half-duplex mode, CRS is also asserted during transmission. CRS assertion during half-duplex transmit can be disabled by program-ming register 16.11 to 0. \n CRS is asynchronous to RX_CLK, \nGTX_CLK, and TX_CLK. \nB6 A45 114 COL O, Z GMII and MII Collision. In 10/100/\n1000BASE-T full-duplex modes, COL is always low. In 10/100/1000BASE-T half-duplex modes, COL asserts only when both the transmit and receive media are non-idle. \nIn 10BASE-T half-duplex mode, COL is \nasserted to indicate signal quality error (SQE). SQE can be disabled by clearing reg-ister 16.2 to zero. \nCOL is asynchronous to RX_CLK, \nGTX_CLK, and TX_CLK. Table 2: GMII/MII Interfaces  (Continued)\n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin\nTypeDescription\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 16 Document Classification: Propr ietary Information October 10, 2013 \nThe TBI interface supports 1000BASE-T mode of oper ation. The TBI interface uses  the same pins as the GMII \ninterface. The MAC interfac e pins are 3.3V tolerant. \nTable 3: TBI Interface  \n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin\nTypeDescription\nE2 B4 14 GTX_CLK/\nTBI_TXCLKI TBI Transmit Clock. In TBI mode, GTX_CLK \nis used as TBI_TXCLK. TBI_TXCLK is a 125 MHz transmit clock.   \nTBI_TXCLK provides a 125 MHz clock refer-\nence for TX_EN, TX_ER, and TXD[7:0].\nD1 B2 10 TX_CLK/RCLK1 O, Z TBI 62.5 MHz Receive Clock- even code \ngroup. In TBI mode, TX_CLK is used as RCLK1.\nJ2\nJ1H3H1H2\nG3\nG2F1B10\nA10B9A9B8\nB7\nB6A629\n28262524\n20\n1918TXD[7]\nTXD[6]TXD[5]TXD[4]TXD[3]\nTXD[2]\nTXD[1]TXD[0]I TBI Transmit Data. TXD[7:0] presents the \ndata byte to be transmitted onto the cable. \nTXD[9:0] are synchronous to GTX_CLK.\nInputs TXD[7:4] should be tied low if not \nused (e.g., RTBI mode).\nE1 A5 16 TX_EN/\nTXD8I TBI Transmit Data. In TBI mode, TX_EN is \nused as TXD8. \nTXD[9:0] are synchronous to GTX_CLK.\nF2 A4 13 TX_ER/\nTXD9I TBI Transmit Data. In TBI mode, TX_ER is \nused as TXD9. \nTXD[9:0] are synchronous to GTX_CLK.TX_ER should be tied low if not used (e.g., \nRTBI mode).\nC1 B1 7 RX_CLK/\nRCLK0O, Z TBI 62.5 MHz Receive Clock- odd code \ngroup.   In the TBI mode, RX_CLK is used as RCLK0. \nC5\nA2A1C4B3C3D3B2B40\nA47A48B42A49A50B43A51120\n1211231241251261283RXD[7]\nRXD[6]RXD[5]RXD[4]RXD[3]RXD[2]RXD[1]RXD[0]O, Z TBI Receive Data code group [7:0]. In the \nTBI mode, RXD[7:0] present the data byte to be transmitted to the MAC. Symbols received on the cable are decoded and pre-sented on RXD[7:0]. \nRXD[7:0] are synchronous to RCLK0 and \nRCLK1.\nB1 B44 4 RX_DV/\nRXD8O, Z TBI Receive Data code group bit 8. In the \nTBI mode, RX_DV is used as RXD8. \nRXD[9:0] are synchronous to RCLK0 and \nRCLK1.\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 17 Signal Description\nPin Description\nD2 A2 8 RX_ER/\nRXD9O, Z TBI Receive Data code group bit 9. In the \nTBI mode, RX_ER is used as RXD9. \nRXD[9:0] are synchronous to RCLK0 and \nRCLK1.\nB5 B39 115 CRS/\nCOMMAO, Z TBI Valid Comma Detect. In the TBI mode, \nCRS is used as COMMA. \nB6 A45 114 COL/LPBK I TBI Mode Loopback. In the TBI mode, COL \nis used to indicate loopback on the TBI. When a "0 - 1" transition is sampled on this pin, bit 0.14 is set to 1. When a "1 - 0" is sampled on this pin, bit 0.14 is reset to 0. \nIf this feature is not used, the COL pin \nshould be driven low on the board. This pin should not be left floating in TBI mode. Table 3: TBI Interface  (Continued)\n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin\nTypeDescription\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 18 Document Classification: Propr ietary Information October 10, 2013 \nThe RGMII interface supports 10/100/1000BASE-T and 1000BASE-X modes of operation.The RGMII interface \npins are also used for the RTBI interface. See Table 5  for RTBI pin definitions. The MAC interface pins are 3.3V \ntolerant. \nTable 4: RGMII Interface  \n117-TFBGA \nPin #96-aQFN \nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nE2 B4 14 GTX_CLK/\nTXCI RGMII Transmit Clock provides a 125 MHz, \n25 MHz, or 2.5 MHz reference clock with ±  \n50 ppm tolerance depending on speed. In RGMII mode, GTX_CLK is used as TXC. \nH2\nG3G2F1B8\nB7B6A624\n201918TXD[3]/TD[3]\nTXD[2]/TD[2]TXD[1]/TD[1]TXD[0]/TD[0]I RGMII Transmit Data. In RGMII mode, \nTXD[3:0] are used as TD[3:0].In RGMII mode, TXD[3:0] run at double data rate with bits [3:0] presented on the rising edge of GTX_CLK, and bits [7:4] presented on the falling edge of GTX_CLK. In this mode, TXD[7:4] are ignored.\nIn RGMII 10/100BASE-T modes, the trans-\nmit data nibble is presented on TXD[3:0] on \nthe rising edge of GTX_CLK. \nE1 A5 16 TX_EN/\nTX_CTLI RGMII Transmit Control. In RGMII mode, \nTX_EN is used as TX_CTL. TX_EN is pre-sented on the rising edge of GTX_CLK. \nA logical derivative of TX_EN and TX_ER is \npresented on the falling edge of GTX_CLK. \nC1 B1 7 RX_CLK/\nRXCO, Z RGMII Receive Clock provides a 125 MHz, \n25 MHz, or 2.5 MHz reference clock with ±  \n50 ppm tolerance derived from the received data stream depending on speed. In RGMII mode, RX_CLK is used as RXC.\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 19 Signal Description\nPin Description\nB1 B44 4 RX_DV/\nRX_CTLO, Z RGMII Receive Control. In RGMII mode, \nRX_DV is used as RX_CTL. RX_DV is pre-sented on the rising edge of RX_CLK.\nA logical derivative of RX_DV and RX_ER is \npresented on the falling edge of RX_CLK. \nB3\nC3D3B2A49\nA50B43A51125\n1261283RXD[3]/RD[3]\nRXD[2]/RD[2]RXD[1]/RD[1]RXD[0]/RD[0]O, Z RGMII Receive Data. In RGMII mode, \nRXD[3:0] are used as RD[3:0]. In RGMII mode, RXD[3:0] run at double data rate with bits [3:0] presented on the rising edge of RX_CLK, and bits [7:4] presented on the fall-ing edge of RX_CLK. In this mode, RXD[7:4] are ignored. \nIn RGMII 10/100BASE-T modes, the receive \ndata nibble is presented on RXD[3:0] on the rising edge of RX_CLK.RXD[3:0] are synchronous to RX_CLK.Table 4: RGMII Interface  (Continued)\n117-TFBGA \nPin #96-aQFN \nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 20 Document Classification: Propr ietary Information October 10, 2013 \nThe RTBI interface supports 1000BASE-T  mode of operation. The RTBI inte rface uses the same pins as the \nRGMII interface. The MAC interf ace pins are 3.3V tolerant. \nTable 5: RTBI Interface  \n117-TFBGA \nPin #96-aQFN \nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nE2 B4 14 GTX _CLK/\nTXCI RGMII Transmit Clock provides a 125 MHz \nreference clock with ±  50 ppm tolerance. In \nRTBI mode, GTX_CLK is used as TXC. \nH2\nG3G2F1B8\nB7B6A624\n201918TXD[3]/TD[3]\nTXD[2]/TD[2]TXD[1]/TD[1]TXD[0]/TD[0]I RTBI Transmit Data. \nIn RTBI mode, TXD[3:0] are used as TD[3:0]. TD[3:0] run at double data rate with bits [3:0] presented on the rising edge of GTX_CLK, and bits [8:5] presented on the falling edge of GTX_CLK. In this mode, TXD[7:4] are ignored.\nE1 A5 16 TX_EN/\nTD4_TD9I RTBI Transmit Data.\nIn RTBI mode, TX_EN is used as TD4_TD9. TD4_TD9 runs at a double data rate with bit 4 presented on the rising edge of GTX_CLK, \nand bit 9 presented on the falling edge of \nGTX_CLK. \nC1 B1 7 RX_CLK/\nRXCO, Z RTBI Receive Clock provides a 125 MHz ref-\nerence clock with ± 50 ppm tolerance derived from the received data stream. In RTBI mode, RX_CLK is used as RXC.\nB3\nC3D3B291\nA50B43A51125\n1261283RXD[3]/RD[3]\nRXD[2]/RD[2]RXD[1]/RD[1]RXD[0]/RD[0]O, Z RTBI Receive Data. \nIn RTBI mode, RXD[3:0] are used as RD[3:0]. RD[3:0] runs at double data rate with bits [3:0] presented on the rising edge of RX_CLK, and bits [8:5] presented on the fall-ing edge of RX_CLK. In this mode, RXD[7:4] are ignored. \nB1 B44 4 RX_DV/\nRD4_RD9O, Z RTBI Receive Data. \nIn RTBI mode, RX_DV is used as RD4_RD9. RD4_RD9 runs at a double data rate with bit 4 presented on the rising edge of RX_CLK, and bit 9 presented on the fall-ing edge of RX_CLK. \nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 21 Signal Description\nPin Description\nTable 6: SGMII Interface  \n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nA3\nA4B38\nA44113\n112S_IN+\nS_IN-I SGMII Transmit Data. 1.25 GBaud input - \nPositive and Negative. \nInput impedance on the S_IN± pins may be \nprogrammed for 50 ohm or 75 ohm imped-ance by setting register 26.6. The input impedance default setting is determined by the 75/50 OHM configuration pin.\nA5\nA6A43\nB37110\n109S_CLK+\nS_CLK-I/O SGMII 625 MHz Receive Clock.\nFor Serial Interface modes \n(HWCFG_MODE[3:0] = 1x00) the S_CLK± pins become Signal Detect± (SD±) inputs.\nA7\nA8A42\nA41107\n105S_OUT+\nS_OUT-O, Z SGMII Receive Data. 1.25 GBaud output - \nPositive and Negative.\nOutput impedance on the S_OUT± pins may \nbe programmed for 50 ohm or 75 ohm impedance by setting register 26.5. Output amplitude can be adjusted via register 26.2:0. The output impedance default setting is determined by the 75/50 OHM configura-tion pin.\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 22 Document Classification: Propr ietary Information October 10, 2013 \nTable 7: 1.25 GHz Serial High Speed Interface \n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nA3\nA4B38\nA44113\n112S_IN+\nS_IN-I 1.25 GHz input - Positive and Negative. \nWhen this interface is used as a MAC inter-face, the MAC transmitter’s positive output connects to the S_IN+. The MAC transmit-ter’s negative output connects to the S_IN-. \nWhen this interface is used as a fiber inter-\nface, the fiber-optic transceiver’s positive output connects to the S_IN+. The fiber-optic transceiver’s negative output connects to the S_IN-.\nInput impedance on the S_IN± pins may be \nprogrammed for 50 ohm or 75 ohm imped-ance by setting register 26.6. The input impedance default setting is determined by \nthe 75/50 OHM configuration pin. \nA5\nA6A43\nB37110\n109S_CLK+/SD+\nS_CLK-/SD-I Signal Detect input.\nFor Serial Interface modes the S_CLK± pins \nbecome Signal Detect± (SD±) inputs.\nA7\nA8A42\nA41107\n105S_OUT+\nS_OUT-O, Z 1.25 GHz output − Positive and Negative. \nWhen this interface is used as a MAC inter-face, S_OUT+ connects to the MAC receiver’s positive input. S_OUT- connects to the MAC receiver’s negative input. \nWhen this interface is used as a fiber inter-\nface, S_OUT+ connects to the fiber-optic transceiver’s positive input. S_OUT- con-nects to the fiber-optic transceiver’s negative input.\nOutput impedance on the S_OUT± pins may \nbe programmed for 50 ohm or 75 ohm impedance by setting register 26.5. Output amplitude can be adjusted via register 26.2:0. The output impedance default setting is determined by the 75/50 OHM configura-tion pin. \nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 23 Signal Description\nPin Description\nB3 A49 125 RXD[3] O, Z Serial MAC interface Copper Link Status[1] \nconnection.1 = Copper link up0 = Copper link down\nC3 A50 126 RXD[2] O, Z Serial MAC interface Copper Link Status[0] \nconnection.1 = Copper link down0 = Copper link up\nD3 B43 128 RXD[1] O, Z Serial MAC interface PHY_SIGDET[1] con-\nnection.1 = S_OUT± valid code groups according to clause 36.0 = S_OUT± invalid\nB2 A51 3 RXD[0] O, Z Serial MAC interface PHY_SIGDET[0] con-\nnection.1 = S_OUT± invalid0 = S_OUT± valid code groups according to clause 36Table 7: 1.25 GHz Serial High Speed Interface (Continued)\n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 24 Document Classification: Propr ietary Information October 10, 2013 \nTable 8: Management Interface and Interrupt\n117-TFBGA\nPin #96-aQFN \nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nL3 A14 35 MDC I\n3.3V TolerantMDC is the management data clock refer-\nence for the serial management interface. A continuous clock stream is not expected. The maximum frequency supported is 8.3 MHz. \nM1 A13 33 MDIO I/O\n3.3V TolerantMDIO is the management data.   MDIO \ntransfers management data in and out of the device synchronously to MDC. This pin requires a pull-up resistor in a range from 1.5 kohm to 10 kohm.\nL1 A12 32 INTn D The polarity of the INTn pin may be pro-\ngrammed at hardware reset by setting the INT_POL bit.\nPolarity: \n0 = Active High 1 = Active Low \nTable 9: Two-Wire Serial Interface\n117-TFBGA\nPin #96-aQFN \nPin #128-PQFP \nPin #Pin Name Pin \nTypeDescription\nL3 A14 35 MDC/SCL I Two-Wire Serial  Interface (TWSI) serial \nclock line. When the 88E1111 device is con-nected to the bus, MDC connects to the serial clock line (SCL).Data is input on the rising edge of SCL, and output on the falling edge.\nM1 A13 33 MDIO/SDA I/O TWSI serial data line. When the 88E1111 \ndevice is connected to the bus, MDIO con-nects to the serial data line (SDA). This pin is open-drain and may be wire-ORed with any number of open-drain devices.\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 25 Signal Description\nPin Description\nTable 10: LED Interface  \n117-TFBGA\nPin #96-aQFN \nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nC8 B35 100 LED_LINK10 O, mA Parallel LED output for 10BASE-T link or \nspeed. This active low LED pin may be pro-grammed in direct drive or combined LED modes by programming register LED_LINK Control register 24.4:3.\nIn direct drive LED mode, this pin indicates \n10 Mbps link up or down.\nIn combined LED mode, the output from \nLED_LINK10, LED_LINK100, and LED_LINK1000 must be read together to determine link and speed status.\nLED_LINK10 is a multi-function pin used to \nconfigure the 88E1111 device at the de-assertion of hardware reset.\nB8 A40 99 LED_LINK100 O, mA Parallel LED output for 100BASE-TX link or \nspeed. This active low LED pin may be pro-grammed in direct drive or combined LED modes by programming register LED_LINK Control register 24.4:3.\nIn direct drive LED mode, this pin indicates \n100 Mbps link up or down.\nIn combined LED mode, the output from \nLED_LINK10, LED_LINK100, and LED_LINK1000 must be read together to determine link and speed status.\nLED_LINK100 is a multi-function pin used to \nconfigure the 88E1111 device at the de-assertion of hardware reset.\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 26 Document Classification: Propr ietary Information October 10, 2013 \nA9 A39 98 LED_LINK1000 O, mA Parallel LE D output for 1000BASE-T link/\nspeed or link indicator. This active low LED pin may be programmed in direct drive or combined LED modes by programming reg-ister LED_LINK Control register 24.4:3.\nIn direct drive LED mode, this pin indicates \n1000 Mbps link up or down.\nIn combined LED mode, the output from \nLED_LINK1000 indicates link status.\nLED_LINK1000 is a multi-function pin used \nto configure the 88E1111 device at the de-assertion of hardware reset.\nE8 B33 95 LED_DUPLEX O, mA Parallel LED duplex or duplex/collision \nmodes. The LED_DUPLEX pin may be pro-grammed to Mode 1 or Mode 2 by setting register bit 24.2.\nMode 1\nLow = Full-duplex High = Half-duplex Blink = Collision\nMode 2\nLow = Full-duplex High = Half-duplex\nMode 3\nLow = Fiber Link up High = Fiber Link down\nLED_DUPLEX is a multi-function pin used to \nconfigure the 88E1111 device at the de-assertion of hardware reset.Table 10: LED Interface  (Continued)\n117-TFBGA\nPin #96-aQFN \nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 27 Signal Description\nPin Description\nC9 A37 92 LED_RX O, mA Parallel LED Receive Activity or Receive \nActivity/Link modes. LED_RX may be pro-grammed to Mode 1 or Mode 2 by setting register bit 24.1.\nMode 1\nLow = Receiving High = Not receiving\nMode 2\nLow = Link upHigh = Link downBlink = Receiving\nLED_RX is a multi-function pin used to con-\nfigure the 88E1111 device at the de-asser-tion of hardware reset.\nD9 B32 91 LED_TX O, mA Parallel LED Transmit Activity or RX/TX \nActivity/Link modes. LED_TX may be pro-grammed to Mode 1 or Mode 2 by setting register bit 24.0.\nMode 1\nLow = TransmittingHigh = Not transmitting\nMode 2\nLow = Link upHigh = Link downBlink = Transmitting or receiving\nLED_TX is a multi-function pin used to con-\nfigure the 88E1111 device at the de-asser-tion of hardware reset.Table 10: LED Interface  (Continued)\n117-TFBGA\nPin #96-aQFN \nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 28 Document Classification: Propr ietary Information October 10, 2013 \nTable 11: JTAG Interface\n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Type Pin \nNameDescription\nL7 B21 67 TDI I, PU Boundary scan test data input. \nTDI contains an internal 150 kohm pull-up resistor. \nL8 B22 69 TMS I, PU Boundary scan test mode select input. \nTMS contains an internal 150 kohm pull-up resistor. \nL9 A26 70 TCK I, PU Boundary scan test clock input. \nTCK contains an internal 150 kohm pull-up resistor.\nM9 A25 68 TRSTn I, PU Boundary scan test reset input. Active low. \nTRSTn contains an internal 150 kohm pull-up resistor as per the 1149.1 specification. After power up, the JTAG state machine should be reset by applying a low signal on \nthis pin, or by keeping TMS high and apply-\ning 5 TCK pulses, or by pulling this pin low by a 4.7 kohm resistor.\nK8 A27 72 TDO O, Z Boundary scan test data output. \nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 29 Signal Description\nPin Description\nTable 12: Clock/Configuration/Reset/I/O  \n117-TFBGA\nPin #96-aQFN \nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nK2 B11 31 125CLK O Clock 125. A generic 125 MHz clock refer-\nence generated for use on the MAC device. This output can be disabled via DIS_125 through the CONFIG[3] pin.\nD8 A35 88 CONFIG[0] I CONFIG[0] pin configures PHY_ADR[2:0] \nbits of the physical address.\nEach LED pin is hardwired to a constant \nvalue. The values associated to the CON-FIG[0] pin are latched at the de-assertion of hardware reset.\nCONFIG[0] pin must be tied to one of the \npins based on the configuration options selected. They should not be left floating.\nFor the Two-Wire Serial Interface (TWSI) \ndevice address, the lower 5 bits, which are PHYADR[4:0], are latched during hardware reset, and the device address bits [6:5] are fixed at ‘10’. \nE9 B30 87 CONFIG[1] I CONFIG[1] pin configures PHY_ADR[4:3] \nand ENA_PAUSE options.\nEach LED pin is hardwired to a constant \nvalue. The values associated to the CON-FIG[1] pin are latched at the de-assertion of hardware reset.\nCONFIG[1] pin must be tied to one of the \npins based on the configuration options selected. They should not be left floating.\nFor the TWSI device address, the lower 5 \nbits, which are PHYADR[4:0], are latched during hardware reset, and the device address bits [6:5] are fixed at ‘10’.\n \n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 30 Document Classification: Propr ietary Information October 10, 2013 \nF8 A34 86 CONFIG[2] I CONFIG[2] pin configures ANEG[3:1] bits.\nEach LED pin is hardwired to a constant \nvalue. The values associated to the CON-FIG[2] pin are latched at the de-assertion of hardware reset.\nCONFIG[2] pin must be tied to one of the \npins based on the configuration options selected. They should not be left floating.\nG7 A33 82 CONFIG[3] I CONFIG[3] pin configures ANEG[0], \nENA_XC, and DIS_125 options.\nEach LED pin is hardwired to a constant \nvalue. The values associated to the CON-FIG[3] pin are latched at the de-assertion of hardware reset.\nCONFIG[3] pin must be tied to one of the \npins based on the configuration options selected. They should not be left floating.\nF9 B28 81 CONFIG[4] I CONFIG[4] pin configures \nHWCFG_MODE[2:0] options.\nG9 A32 80 CONFIG[5] I CONFIG[5] pin configures DIS_FC, \nDIS_SLEEP, and HWCFG_MODE[3] options.\nG8 B27 79 CONFIG[6] I CONFIG[6] pin configures SEL_TWSI, \nINT_POL, and 75/50 OHM options. \nH8 B26 77 SEL_FREQ Frequency Selection for XTAL1 input\nNC = Selects 25 MHz clock input.Tied low = Selects 125 MHz clock input. Internally divided to 25 MHz.SEL_FREQ is internally pulled up.\nH9 A30 76 XTAL1 I Reference Clock. 25 MHz ± 50 ppm or 125 \nMHz ± 50 ppm oscillator input. PLL clocks are not recommended.\nJ9 B25 75 XTAL2 0 Reference Clock. 25 MHz ± 50 ppm toler-\nance crystal reference. When the XTAL2 pin is not connected, it should be left floating. There is no option for a 125 MHz crystal. See "Crystal Oscillator" Application Note for details.Table 12: Clock/Configuration/Reset/I/O  (Continued)\n117-TFBGA\nPin #96-aQFN \nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 31 Signal Description\nPin Description\nK3 B13 36 RESETn I Hardware reset. Active low. XTAL1 must be \nactive for a minimum of 10 clock cycles before the rising edge of RESETn. RESETn must be pulled high for normal operation.\nL4 A15 37 COMA I COMA disables all active circuitry to draw \nabsolute minimum power. The COMA power mode can be activated by asserting high on the COMA pin. To deactivate the COMA power mode, tie the COMA pin low. Upon deactivating COMA mode, the 88E1111 device will continue normal operation. \nThe COMA power mode cannot be enabled \nas long as hardware reset is enabled.\nIn COMA mode, the PHY cannot wake up on \nits own by detecting activity on the CAT 5 cable.Table 12: Clock/Configuration/Reset/I/O  (Continued)\n117-TFBGA\nPin #96-aQFN \nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 32 Document Classification: Propr ietary Information October 10, 2013 \nTable 13: Test\n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nM5\nM6A20\nB1853\n54HSDAC+\nHSDAC-Analog\nPDTest pins. These pins should be left floating \nbut brought out for probing.\nTable 14: Control and Reference\n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nM2 B14 39 RSET Analog\nIConstant voltage reference. External 5.0 \nkohm 1% resistor connection to VSS required for each pin. \nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 33 Signal Description\nPin Description\nTable 15: Power & Ground  \n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nB7\nM3M4M7M8N5B15\nA19B17B19A24B3644\n49525964104AVDD Power Analog Power. 2.5V. \nC6\nC7D7E3E7F3J3J7A1\nB3B5A8A31B29A36A38A462\n61217232778859096117118DVDD Power Digital Power. 1.0V (Instead of 1.0V, 1.2V \ncan be used).\nB9\nF7J8B24\nB31B3473\n8997VDDOH Power 2.5V Power Supply for LED and CONFIG \npins.\nK9\nL2B12\nB2334\n71VDDOX Power 2.5V Supply for the MDC/MDIO, INTn, \n125CLK, RESETn, JTAG pin Power.\nB4\nC2K1A3\nA11B41A525\n1130122VDDO Power 2.5V I/O supply for the MAC interface pins.\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 34 Document Classification: Propr ietary Information October 10, 2013 \nD4\nD5D6E4E5E6F4F5F6G4G5G6H4H5H6J4J5J6K4K5K6L5L6EPAD 1\n915212238404345485155586063656683849394101102103106108111116119127VSS GND Global ground\nH7 A29 74 VSSC GND Ground reference for XTAL1 and XTAL2 \npins. This pin must be connected to the ground.\nG1\nK7A7\nA2850 NC NC No connect. Do not connect these pins to \nanything\nTable 15: Power & Ground  (Continued)\n117-TFBGA\nPin #96-aQFN\nPin #128-PQFP\nPin #Pin Name Pin \nTypeDescription\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 35 Signal Description\nI/O State at Various Test or Reset Modes\n1.5 I/O State at Various Test or Reset Modes\nPin(s) Isolate Loopback \nor Normal operationSoftware \nResetHardware \nResetPower Down Coma\nPower \nDown and Isolate\nMDI[3:0]± Active Active Tri-state Tri- state Tri-state Tri-state Tri-state \nTX_CLK Tri-state Active Reg. 16.3 \nstate0 = Low1 = ActiveLow Reg. 16.3 state\n0 = Low1 = ActiveReg. 16.3 \nstate0 = Low0 = Static but can be either high or lowTri-state\nRXD[0], \nRXD[2]Tri-state Active High High High High Tri-state\nRXD[7:3,1], \nRX_DV, RX_ER, CRSTri-state Active Low Low Low Low Tri-state\nCOL Tri-state TBI mode - \ninput else -activeTri-state Tri-state TBI mode - \ninput else - lowTBI mode - \ninput else - lowTri-state\nRX_CLK Tri-state Active Reg. 16.3 \nstate0 = Low1 = ActiveLow Reg. 16.3 state\n0 = Low1 = ActiveReg. 16.3 \nstate0 = Low0 = Static but can be either high or lowTri-state\nS_CLK±\nS_OUT±Active Active Tri-state Tri-state Reg. 16.3 state\n0 = Tri-state1 = ActiveTri-state Active\nMDIO Active Active Active Tri-state Active Tri-state Active\nINT Active Active Tri-state Tri-state Tri-state Tri-state Tri-state\nLED_*** Active Active High High High High High\nTDO Tri-state Tri-state Tri-state Tr i-state Tri-state Active Tri-state\n125CLK Reg. 16.4 \nstate0 = Toggle1 = LowReg. 16.4 \nstate0 = Toggle1 = LowReg. 16.4 \nstate0 = Toggle1 = LowToggle Reg. 16.4 state\n0 = Toggle1 = LowReg. 16.3 \nstate0 = Static but can be either high or low0 = LowReg. 16.4 \nstate0 = Toggle1 = Low\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 36 Document Classification: Propr ietary Information October 10, 2013 \n1.6 117-Pin TFBGA Pin Assignment List - Alphabetical by \nSignal Name \nPin # Pin Name Pin # Pin Name\nK2 125CLK A9 LED_LINK1000\nB7 AVDD C9 LED_RX\nM3 AVDD D9 LED_TX\nM4 AVDD L3 MDCM7 AVDD N2 MDI[0]-\nM8 AVDD N1 MDI[0]+\nN5 AVDD N4 MDI[1]-B6 COL N3 MDI[1]+\nL4 COMA N7 MDI[2]-\nD8 CONFIG[0] N6 MDI[2]+\nE9 CONFIG[1] N9 MDI[3]-\nF8 CONFIG[2] N8 MDI[3]+G7 CONFIG[3] M1 MDIO\nF9 CONFIG[4] G1 NC\nG9 CONFIG[5] K7 NCG8 CONFIG[6] K3 RESETn\nB5 CRS M2 RSET\nC6 DVDD B2 RXD0C7 DVDD D3 RXD1\nD7 DVDD C3 RXD2\nE3 DVDD B3 RXD3E7 DVDD C4 RXD4\nF3 DVDD A1 RXD5\nJ3 DVDD A2 RXD6J7 DVDD C5 RXD7\nE2 GTX_CLK C1 RX_CLK\nM6 HSDAC- B1 RX_DVM5 HSDAC+ D2 RX_ER\nL1 INTn A6 S_CLK- \nE8 LED_DUPLEX A5 S_CLK+ C8 LED_LINK10 A4 S_IN- \nB8 LED_LINK100 A3 S_IN+ \nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 37 Signal Description\n117-Pin TFBGA Pin Assignment List  - Alphabetical by Signal Name\nA8 S_OUT- D4 VSS\nA7 S_OUT+ D5 VSS\nH8 SEL_FREQ D6 VSS\nL9 TCK E4 VSSL7 TDI E5 VSS\nK8 TDO E6 VSS\nL8 TMS F4 VSSM9 TRSTn F5 VSS\nF1 TXD0 F6 VSS\nG2 TXD1 G4 VSSG3 TXD2 G5 VSS\nH2 TXD3 G6 VSS\nH1 TXD4 H4 VSS\nH3 TXD5 H5 VSS\nJ1 TXD6 H6 VSSJ2 TXD7 J4 VSS\nD1 TX_CLK J5 VSS\nE1 TX_EN J6 VSSF2 TX_ER K4 VSS\nB4 VDDO K5 VSS\nC2 VDDO K6 VSSK1 VDDO L5 VSS\nB9 VDDOH L6 VSS\nF7 VDDOH H7 VSSCJ8 VDDOH H9 XTAL1\nK9 VDDOX J9 XTAL2\nL2 VDDOX1.6 117-Pin TFBGA Pin Assignment List - Alphabetical by \nSignal Name (Continued)\nPin # Pin Name Pin # Pin Name\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 38 Document Classification: Propr ietary Information October 10, 2013 \n1.7 96-Pin aQFN Pin Assignment List - Alphabetical by Sig-\nnal Name \nNOTE: The 96-pin BCC package is obsolete and is no longer available. The 96-Pin aQFN package is a pin \ncompatible replacement for the 96-Pin BCC package.\n96- Pin \nBCC Pin # 96- Pin \naQFN Pin #Pin Name 96- Pin \nBCC Pin # 96- Pin \naQFN Pin #Pin Name\n22 B11 125CLK 74 A40 LED_LINK100\n32 B15 AVDD 73 A39 LED_LINK100035 A19 AVDD 69 A37 LED_RX\n36 B17 AVDD 68 B32 LED_TX\n40 B19 AVDD 25 A14 MDC45 A24 AVDD 31 A17 MDI[0]-\n78 B36 AVDD 29 A16 MDI[0]+\n83 A45 COL 34 B16 MDI[1]-27 A15 COMA 33 A18 MDI[1]+\n65 A35 CONFIG[0] 41 A22 MDI[2]-\n64 B30 CONFIG[1] 39 A21 MDI[2]+\n63 A34 CONFIG[2] 43 A23 MDI[3]-\n61 A33 CONFIG[3] 42 B20 MDI[3]+60 B28 CONFIG[4] 24 A13 MDIO\n59 A32 CONFIG[5] 13 A7 NC\n58 B27 CONFIG[6] 51 A28 NC84 B39 CRS 28 B13 RESETn\n1A 1 D V D D 3 0 B 1 4 R S E T\n6B 3 D V D D 9 5 A 5 1 R X D 010 B5 DVDD 92 B43 RXD1\n15 A8 DVDD 93 A50 RXD2\n57 A31 DVDD 91 A49 RXD362 B29 DVDD 90 B42 RXD4\n67 A36 DVDD 89 A48 RXD5\n71 A38 DVDD 87 A47 RXD685 A46 DVDD 86 B40 RXD7\n8 B4 GTX_CLK 2 B1 RX_CLK\n38 B18 HSDAC- 94 B44 RX_DV37 A20 HSDAC+ 3 A2 RX_ER\n23 A12 INTn 80 B37 S_CLK- \n70 B33 LED_DUPLEX 79 A43 S_CLK+ 76 B35 LED_LINK10 81 A44 S_IN- \nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 39 Signal Description\n96-Pin aQFN Pin Assignment List - Alphabetical by Signal Name\n82 B38 S_IN+ 4 B2 TX_CLK\n75 A41 S_OUT- 9 A5 TX_EN77 A42 S_OUT+ 7 A4 TX_ER\n56 B26 SEL_FREQ 5 A3 VDDO\n49 A26 TCK 21 A11 VDDO44 B21 TDI 88 B41 VDDO\n50 A27 TDO 96 A52 VDDO\n46 B22 TMS 52 B24 VDDOH47 A25 TRSTn 66 B31 VDDOH\n11 A6 TXD0 72 B34 VDDOH\n12 B6 TXD1 26 B12 VDDOX\n14 B7 TXD2 48 B23 VDDOX\n16 B8 TXD3 EPAD EPAD VSS17 A9 TXD4 53 A29 VSSC\n18 B9 TXD5 55 A30 XTAL1\n19 A10 TXD6 54 B25 XTAL220 B10 TXD71.7 96-Pin aQFN Pin Assignment List - Alphabetical by Sig-\nnal Name (Continued)\nNOTE: The 96-pin BCC package is obsolete and is no lo nger available. The 96-Pin aQFN package is a pin \ncompatible replacement for the 96-Pin BCC package.\n96- Pin \nBCC Pin # 96- Pin \naQFN Pin #Pin Name 96- Pin \nBCC Pin # 96- Pin \naQFN Pin #Pin Name\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A    Copyright © 2013 Marvell\nPage 40 Document Classification: Propr ietary Information October 10, 2013 \n1.8 128-Pin PQFP Pin Assignment List - Alphabetical by \nSignal Name \nPin # Pin Name Pin # Pin Name\n31 125CLK 32 INTn\n44 AVDD 95 LED_DUPLEX\n49 AVDD 100 LED_LINK10\n52 AVDD 99 LED_LINK10059 AVDD 98 LED_LINK1000\n64 AVDD 92 LED_RX\n104 AVDD 91 LED_TX114 COL 35 MDC\n37 COMA 41 MDI[0]+\n88 CONFIG[0] 42 MDI[0]-\n87 CONFIG[1] 46 MDI[1]+\n86 CONFIG[2] 47 MDI[1]-82 CONFIG[3] 56 MDI[2]+\n81 CONFIG[4] 57 MDI[2]-\n80 CONFIG[5] 61 MDI[3]+79 CONFIG[6] 62 MDI[3]-\n115 CRS 33 MDIO\n2D V D D 5 0 N C6 DVDD 36 RESETn\n12 DVDD 39 RSET\n17 DVDD 7 RX_CLK23 DVDD 4 RX_DV\n27 DVDD 8 RX_ER\n78 DVDD 3 RXD085 DVDD 128 RXD1\n90 DVDD 126 RXD2\n96 DVDD 125 RXD3117 DVDD 124 RXD4\n118 DVDD 123 RXD5\n14 GTX_CLK 121 RXD653 HSDAC+ 120 RXD7\n54 HSDAC- 110 S_CLK+\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 41 Signal Description\n128-Pin PQFP Pin Assignment List  - Alphabetical by Signal Name\n109 S_CLK- 9 VSS\n113 S_IN+ 15 VSS\n112 S_IN- 21 VSS\n107 S_OUT+ 22 VSS105 S_OUT- 38 VSS\n77 SEL_FREQ 40 VSS\n70 TCK 43 VSS67 TDI 45 VSS\n72 TDO 48 VSS\n69 TMS 51 VSS68 TRSTn 55 VSS\n10 TX_CLK 58 VSS\n16 TX_EN 60 VSS\n13 TX_ER 63 VSS\n18 TXD0 65 VSS19 TXD1 66 VSS\n20 TXD2 83 VSS\n24 TXD3 84 VSS25 TXD4 93 VSS\n26 TXD5 94 VSS\n28 TXD6 101 VSS29 TXD7 102 VSS\n5 VDDO 103 VSS\n11 VDDO 106 VSS30 VDDO 108 VSS\n122 VDDO 111 VSS\n73 VDDOH 116 VSS89 VDDOH 119 VSS\n97 VDDOH 127 VSS\n34 VDDOX 74 VSSC71 VDDOX 76 XTAL1\n1 VSS 75 XTAL21.8 128-Pin PQFP Pin Assignment List - Alphabetical by \nSignal Name (Continued)\nPin # Pin Name Pin # Pin Name\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A     Copyright © 2013 Marvell\nPage 42 Document Classification: Propr ietary Information October 10, 2013 \nSection 2.  Package Mechanical Dimensions\n2.1 117-pin TFBGA Package\n(All dimensions in mm.)\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 43 Package Mechanical Dimensions\n117-pin TFBGA Package\nTable 16: 117-Pin TFBGA Package Dimensions\nDimensions in mm\nSymbol MIN NOM MAX\nA- -- - 1 . 5 4\nA1 0.40 0.50 0.60\nA2 0.84 0.89 0.94\nc 0.32 0.36 0.40\nD 9.90 10.00 10.10\nE 13.90 14.00 14.10\nD1 -- 8.00 --\nE1 -- 12.00 --\ne- - 1 . 0 0 - -b 0.50 0.60 0.70\naaa 0.20\nbbb 0.25\nccc 0.35\nddd 0.15\nMD/ME\nNOTE:\n1. CONTROLLING DIMENSION: MILLIMETER.2. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE \nSPHERICAL CROWNS OF THE SOLDER BALLS.\n3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL \nDIAMETER, PARALLEL TO PRIMARY DATUM C.\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A     Copyright © 2013 Marvell\nPage 44 Document Classification: Propr ietary Information October 10, 2013 \n2.2 96-pin BCC Package - Top View - OBSOLETE - No Lon -\nger Available - Replaced by the 96-Pin aQFN Package\nNote\nThe 96-Pin aQFN package is a pin compatible r eplacement for the 96-Pin BCC package. See Product \nChange Notification 1210066 and Table 20  for details.9.00±0.10\nZY TOP VIEW0.150.670±0.0250.80 MAX\n0.075±0.025PIN 1 CORNER\nX9.00±0.10\n0.20\n0.051\n3\n50517173\n24\n9596\n747527\n494725230.30±0.05\nDETAIL "A" (1X)\n0.08 Z\nC0.2\n0.08 ZXY0.400±0.05XY\nMM\nZ\nZ\nOBSOLETE - NO LONGER AVAILABLE - REPLACED by 96-pin aQFN\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 45 Package Mechanical Dimensions\n96-Pin BCC Package - Bottom View - OBSOLE TE - No Longer Available - Replaced \n2.3 96-Pin BCC Package - Bottom View - OBSOLETE - No \nLonger Available - Replaced by the 96-Pin aQFN Pack -\nage\n0.40±0.05CL.(PKG.)\'\'A\'\'\n(PIN 1 CORNER)\nBOTTOM VIEW7.2007.00\n8.20\n9.000.2\n0.2"B"\n4.1000.600 TYP.9.00\n8.204.8007.20\n5.800\nCL.(PKG.)4.100\n0.600 TYP.3.50\n0.60±0.10\n0.60±0.10\n3.50\nDETAIL "B" (95X)0.30±0.05\nYXZ 0.08\nYXZ 0.08\nM\nM\nOBSOLETE - NO LONGER AVAILABLE - REPLACED by 96-pin aQFN\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A     Copyright © 2013 Marvell\nPage 46 Document Classification: Propr ietary Information October 10, 2013 \n2.4 96-pin aQFN Package - Top View\nSECTIONC-CSECTIONC-CTOP VIEW\nA\nBED\nCCC A\nA1 A2\nA3PIN 1 CORNER\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 47 Package Mechanical Dimensions\n96-Pin aQFN Package - Bottom View\n2.5 96-Pin aQFN Package - Bottom View\nBOTTOM VIEW\nDETAIL "A" 2:1 (96X)C.L(PKG.)\nC.L(PKG.)\n"A"\nE2D2\nK1\nK\nL\nLPKG. 4.500\nPKG. 4.500\neR\neR0.000\n0.000eT\neT\nPIN 1 CORNER4.100\n4.100\n3.600\n3.500\n3.600\n3.500\n3.300\n2.900\n2.400\n3.000\nB34B23 B12\nB1\nA1A14\nA12A13\nA7B10\nB9\nB8A11\nA10\nA9\nA8\nB7\nB6\nA6B11A15\nB17A19 A18 A17 A16\nB16 B15 B14 B13\nB5\nB2A5\nA4\nA3B4\nB3\nA2\nA52B44 B43 B42 B41\nA51 A50 A49 A48 A47B40\nA46 A40A38\nA39B32B31B30\nA37A36A35A34B29\nB33\nA41B39\nA45 A44 A43 A42B38 B37 B36 B35A27\nA28\nB28A32A31A30A29\nB27B26B25B24B22 B21 B20 B19A26 A25 A24 A23 A22 A21\nB18A20\nA33\nPKG. 4.5004.1003.6003.5002.800\n3.000\n3.000\n4.1003.6003.5003.3002.400\n3.000\nPKG. 4.500\nbb1\n3.300\n2.700\n2.700\n2.700\n2.400\n2.7002.400\n2.900\n2.400\n2.300\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A     Copyright © 2013 Marvell\nPage 48 Document Classification: Propr ietary Information October 10, 2013 \nTable 17: 96-Pin aQFN Package Dimensions\nControlling Dimension: MM\nSymbol MIN NOM MAX\nA- -- - 0 . 8 5\nA3 0.020 0.050 0.080\nA2 0.640 0.675 0.710A1 0.120 0.130 0.140\nb 0.250 0.300 0.350\nb1 0.350 0.400 0.450\nD 9.00 BSC\nD2 4.700 4.800 4.900\nE 9.00 BSC\nE2 5.700 5.800 5.900\neT 0.600\neR 0.600\nK 0.350\n0.400 0.450\nK1 0.850 0.900 0.950\nL 0.150 0.200 0.250\nTolerances of Form and Position\naaa 0.150bbb 0.100\nddd 0.050\nccc 0.080\neee 0.080\nfff 0.100\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 49 Package Mechanical Dimensions\n128-Pin PQFP Package\n2.6 128-Pin PQFP Package\n0.5 Basic0.25\nmin1.6 Nominal3839\n11286465 102\n103\nPIN1\nINDICATOR23.20 ±0.20\n20.00 ±0.10\n14.00 ±0.10\n17.20 ±0.20\n0.22 ±0.05 0.88 ±0.153.40 Max\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A     Copyright © 2013 Marvell \nPage 50 Document Classification: Propr ietary Information October 10, 2013 \nSection 3.  Order Information\n3.1 Ordering Part Numbers and Package Markings\nFigure 6  shows the ordering part numbering scheme for the 88E1111 devices. Contact Marvell® FAEs or sales \nrepresentatives for complete ordering information.\nFigure 6: Sample Part Number\nTable 18: 88E1111 Part Order Options - RoHS 6/6 Compliant Package\nPackage Type Part Order Number\n88E1111 117-pin TFBGA - Commercial 88E1111-XX-BAB1C00088E1111 117-pin TFBGA - Industrial 88E1111-XX-BAB1I000\n88E1111 96-pin BCC - Commercial (OBSOLETE - no \nlonger available - replaced by 96-pin aQFN)88E1111-XX-CAA1C000\n88E1111 96-pin BCC - Industrial (OBSOLETE - no lo nger \navailable - replaced by 96-pin aQFN)88E1111-XX-CAA1I000\n88E1111 128-pin PQFP - Commercial 88E1111-XX-RCJ1C000\nTable 19: 88E1111 Part Order Options - Green Compliant Package\nPackage Type Part Order Number\n88E1111 96-pin aQFN Commercial 88E1111-XX-NDC2C000\n88E1111 96-pin aQFN Industrial 88E1111-XX-NDC2I000 – xx – xxx – Cxxx - xxxx\nPart Number\n88E1111\nPackage Code\nBAB = 117-pin TFBGA\nCAA = 96-pin BCC (OBSOLETE - No Longer Available - The 96-Pin aQFN \npackage is a pin compatible replacem ent for the 96-Pin BCC package. See \nProduct Change Notification 1210066 and Table 20  for details.\nNDC = 96-pin aQFN\nRCJ - 128-pin PQFPEnvironmental\n“-” = RoHS 5/6 compliant package1 = RoHS 6/6 compliant package2 = GreenNOTE: RoHS 5/6 compliant packages are no longer available.Temperature Range\nC = CommercialI = IndustrialCustom CodeCustom Code (optional)88E1111\nCustom Code\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 51 Order Information\nOrdering Part Numbers and Package Markings\n3.1.1 RoHS 5/6 Compliant Marking Examples\nFigure 7  is an example of the package marking and pin 1 location for the 88E1111 117-pin TFBGA commercial \nRoHS 5/6 compliant package.\nFigure 7: 88E1111 117-pin TFBGA Commercial Ro HS 5/6 Compliant Package Marking and Pin \n1 LocationTable 20: 96-pin BCC Package Re placement Part Numbers\nExisting 96-pin BCC Package Part Numb er Recommended 96-pin aQFN Package \nReplacement Part Number\n88E1111-B0-CAA-C000 88E1111-B0-NDC2C000\n88E1111-B0-CAA1C000 88E1111-B0-NDC2C000\n88E1111-B2-CAA-C000 88E1111-B2-NDC2C000\n88E1111-B2-CAA-I000 88E1111-B2-NDC2I000\n88E1111-B2-CAA1C000 88E1111-B2-NDC2C000\n88E1111-B2-CAA1I000 88E1111-B2-NDC2I000\n88E1111-BAB\nLot Number\nYYWW xx@\nCountryCountry of origin\n(Contained in the mold ID or \nmarked as the last line on  \nthe package.)\nPin 1 location\nNote : The above example is not drawn to scale. Location of markings is approximate.Logo\nPart number, package code, environmental code\nEnvironmental Code - No code = RoHS 5/6\n1 = RoHS 6/6\nDate code, custom code, assembly plant code\nYYWW = Date code\nxx = Custom code\n@ = Assembly location code\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A     Copyright © 2013 Marvell \nPage 52 Document Classification: Propr ietary Information October 10, 2013 \nFigure 8  is an example of the package marking and pin 1 location for the 88E1111 117-pin TFBGA Industrial RoHS \n5/6 compliant package.\nFigure 8: 88E1111 117-pin TFBGA Industrial RoHS 5/6 Compliant Package Marking and Pin 1 \nLocation\nFigure 9  is an example of the package marking and pin 1 location for the 88E1111 128-pin PQFP Commercial \nRoHS 5/6 compliant package.\nFigure 9: 88E1111 128-pin PQFP Commercial RoHS 5/6 Compliant Package Marking and Pin 1 \nLocation88E1111-BAB\nLot Number\nYYWW xx@\nCountryCountry of origin\n(Contained in the mold ID or \nmarked as the last line on  \nthe package.)\nPin 1 location\nNote : The above example is not drawn to scale. Location of markings is approximate.ILogo\nPart number, package code, environmental code\nEnvironmental Code - No code = RoHS 5/6\n1 = RoHS 6/6\nDate code, custom code, assembly plant code\nYYWW = Date code\nxx = Custom code\n@ = Assembly location code\nIndustrial Grade Package Marking\n88E1111-RCJ\nLot Number\nYYWW xx@\nCountryCountry of origin\n(Contained in the mold ID or \nmarked as the last line on  \nthe package.)\nPin 1 location\nNote : The above example is not drawn to scale. Location of markings is approximate.Part number, package code, environmental code\nEnvironmental Code - No code = RoHS 5/6\n1 = RoHS 6/6\nDate code, custom code, assembly plant code\nYYWW = Date code\nxx = Custom code\n@ = Assembly location codeLogo\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 53 Order Information\nOrdering Part Numbers and Package Markings\n3.1.2 RoHS 6/6 Compliant Marking Examples\nFigure 10  is an example of the package marking and pin 1 location for the 88E1111 117-pin TFBGA commercial \nRoHS 6/6 compliant package.\nFigure 10: 88E1111 117-pin TFBGA Commercial RoHS 6/6 Compliant Package Marking and Pin \n1 Location\nFigure 11  is an example of the package marking and pin 1 location for the 88E1111 117-pin TFBGA industrial \nRoHS 6/6 compliant package.\nFigure 11: 88E1111 117-pin TFBGA Industrial Ro HS 6/6 Compliant Package Marking and Pin 1 \nLocation88E1111-BAB1\nLot Number\nYYWW xx@\nCountryCountry of origin\n(Contained in the mold ID or \nmarked as the last line on  \nthe package.)\nPin 1 location\nNote : The above example is not drawn to scale. Location of markings is approximate.Logo\nPart number, package code, environmental code\nEnvironmental Code - No code = RoHS 5/6\n1 = RoHS 6/6\nDate code, custom code, assembly plant code\nYYWW = Date code\nxx = Custom code\n@ = Assembly location code\n88E1111-BAB1\nLot Number\nYYWW xx@\nCountryCountry of origin\n(Contained in the mold ID or \nmarked as the last line on  \nthe package.)\nPin 1 location\nNote : The above example is not drawn to scale. Location of markings is approximate.ILogo\nPart number, package code, environmental code\nEnvironmental Code - No code = RoHS 5/6\n1 = RoHS 6/6\nDate code, custom code, assembly plant code\nYYWW = Date code\nxx = Custom code\n@ = Assembly location code\nIndustrial Grade Package Marking\n88E1111 Product Brief\nIntegrated 10/100/1000 Ultra Gigabit Ethernet Transceiver\nDoc. No. MV-S105540-00, Rev. A     Copyright © 2013 Marvell \nPage 54 Document Classification: Propr ietary Information October 10, 2013 \nFigure 12  is an example of the package marking and pin 1 location for the 88E1111 128-pin PQFP Commercial \nRoHS 6/6 compliant package.\nFigure 12: 88E1111 128-pin PQFP Commercial RoHS  6/6 Compliant Package Marking and Pin 1 \nLocation\n88E1111-RCJ1\nLot Number\nYYWW xx@\nCountryCountry of origin\n(Contained in the mold ID or \nmarked as the last line on  \nthe package.)\nNote : The above example is not drawn to scale. Location of markings is approximate.Pin 1 locationLogo\nPart number, package code, environmental code\nEnvironmental Code - No code = RoHS 5/6\n1 = RoHS 6/6\nDate code, custom code, assembly plant code\nYYWW = Date code\nxx = Custom code\n@ = Assembly location code\nCopyright © 2013 Marvell Doc. No. MV-S105540-00, Rev. A \nOctober 10, 2013 Document Classification: Proprietary Information  Page 55 Order Information\nOrdering Part Numbers and Package Markings\n3.1.3 Green Compliant Marking Examples\nFigure 13  is an example of the package marking and pin 1 location for the 88E1111 96-pin aQFN Commercial \nGreen compliant package.\nFigure 13: 88E1111 96-pin aQFN Commercial Green Compliant Package Marking and Pin 1 \nLocation\nFigure 14  is an example of the package marking and pin 1 loca tion for the 88E1111 96-pin aQFN Industrial Green \ncompliant package.\nFigure 14: 88E1111 96-pin aQFN Industrial Green Compliant Package Marking and Pin 1 Loca-\ntion88E1111-NDC2\nLot Number\nYYWW xx@\nCountryCountry of origin\n(Contained in the mold ID or \nmarked as the last line on  \nthe package.)\nNote : The above example is not drawn to scale. Location of markings is approximate.Pin 1 locationLogo\nPart number, package code, environmental code\nEnvironmental Code - No code = RoHS 5/6\n1 = RoHS 6/6\n2 = Green\nDate code, custom code, assembly plant code\nYYWW = Date code\nxx = Custom code\n@ = Assembly location code\n88E1111-NDC2\nLot Number\nYYWW xx@\nCountryCountry of origin\n(Contained in the mold ID or \nmarked as the last line on  \nthe package.)\nNote : The above example is not drawn to scale. Location of markings is approximate.I\nPin 1 locationLogo\nPart number, package code, environmental code\nEnvironmental Code - No code = RoHS 5/6\n1 = RoHS 6/6\n2 = Green\nDate code, custom code, assembly plant code\nYYWW = Date code\nxx = Custom code\n@ = Assembly location code\nIndustrial Grade Package Marking\nMarvell.  Moving Forward Faster\nMarvell Semiconductor, Inc. \n5488 Marvell Lane \nSanta Clara, CA 95054, USA\nTel: 1.408.222.2500 \nFax: 1.408.988.8279\nwww.marvell.comBack Cover\n'}]
!==============================================================================!
### Component Summary: 88E1111-B2-NDC2I000

#### Key Specifications:
- **Voltage Ratings**: 
  - Digital Power Supply: 1.0V (1.2V option available)
  - Analog Power Supply: 2.5V
  - I/O Supply: 2.5V
- **Current Ratings**: 
  - Power consumption: 0.75W (typical)
- **Power Consumption**: 0.75W
- **Operating Temperature Range**: 
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C
- **Package Type**: 
  - 96-Pin aQFN (also available in 117-Pin TFBGA and 128-PQFP)
- **Special Features**: 
  - Integrated Virtual Cable Tester (VCT) for cable diagnostics
  - Supports multiple interfaces: GMII, RGMII, SGMII, TBI, and RTBI
  - Automatic MDI/MDIX crossover
  - Low power modes (Energy Detect and Energy Detect+)
  - JTAG support for boundary scan
- **Moisture Sensitive Level**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The **88E1111** is an integrated **10/100/1000 Ultra Gigabit Ethernet Transceiver** designed for Ethernet applications including 1000BASE-T, 100BASE-TX, and 10BASE-T. It operates as a physical layer device, utilizing standard digital CMOS technology to manage the transmission and reception of data over standard CAT 5 unshielded twisted pair cables. The device is equipped with advanced mixed-signal processing capabilities, enabling it to perform equalization, echo cancellation, and error correction at gigabit speeds.

#### Typical Applications:
The 88E1111 is commonly used in:
- **Networking Equipment**: Such as switches and routers, where high-speed data transmission is essential.
- **Telecommunications**: For connecting various network devices in both copper and fiber-optic applications.
- **Data Centers**: To facilitate high-speed data transfer between servers and storage systems.
- **Consumer Electronics**: In devices requiring Ethernet connectivity for internet access.
- **Industrial Automation**: For reliable communication in industrial networks.

This transceiver's ability to detect and report potential cable issues through its VCT feature significantly reduces maintenance costs and enhances system reliability, making it a valuable component in modern networking solutions.