<profile>

<section name = "Vitis HLS Report for 'Kernel_Connector'" level="0">
<item name = "Date">Thu Jun 12 16:07:03 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">KernelConnector</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.713 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Kernel_Connector_Pipeline_VITIS_LOOP_6_1_fu_46">Kernel_Connector_Pipeline_VITIS_LOOP_6_1, ?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_Kernel_Connector_Pipeline_VITIS_LOOP_8_1_fu_53">Kernel_Connector_Pipeline_VITIS_LOOP_8_1, ?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, 5, 26, -</column>
<column name="Instance">-, 3, 38, 167, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 73, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Kernel_Connector_Pipeline_VITIS_LOOP_6_1_fu_46">Kernel_Connector_Pipeline_VITIS_LOOP_6_1, 0, 3, 3, 65, 0</column>
<column name="grp_Kernel_Connector_Pipeline_VITIS_LOOP_8_1_fu_53">Kernel_Connector_Pipeline_VITIS_LOOP_8_1, 0, 0, 35, 102, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="intermediateStream_fifo_U">0, 5, 0, -, 3, 32, 96</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="InputStream_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="OutStream_write">9, 2, 1, 2</column>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="intermediateStream_read">9, 2, 1, 2</column>
<column name="intermediateStream_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="grp_Kernel_Connector_Pipeline_VITIS_LOOP_6_1_fu_46_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Kernel_Connector_Pipeline_VITIS_LOOP_8_1_fu_53_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Kernel_Connector, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Kernel_Connector, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Kernel_Connector, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Kernel_Connector, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Kernel_Connector, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Kernel_Connector, return value</column>
<column name="InputStream_TDATA">in, 32, axis, InputStream, pointer</column>
<column name="InputStream_TVALID">in, 1, axis, InputStream, pointer</column>
<column name="InputStream_TREADY">out, 1, axis, InputStream, pointer</column>
<column name="OutStream_din">out, 32, ap_fifo, OutStream, pointer</column>
<column name="OutStream_full_n">in, 1, ap_fifo, OutStream, pointer</column>
<column name="OutStream_write">out, 1, ap_fifo, OutStream, pointer</column>
</table>
</item>
</section>
</profile>
