###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       200560   # Number of WRITE/WRITEP commands
num_reads_done                 =       634069   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       462196   # Number of read row buffer hits
num_read_cmds                  =       634066   # Number of READ/READP commands
num_writes_done                =       200560   # Number of read requests issued
num_write_row_hits             =       145222   # Number of write row buffer hits
num_act_cmds                   =       228085   # Number of ACT commands
num_pre_cmds                   =       228053   # Number of PRE commands
num_ondemand_pres              =       203055   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9445696   # Cyles of rank active rank.0
rank_active_cycles.1           =      9193148   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       554304   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       806852   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       779334   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8171   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2795   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3239   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3976   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7567   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5244   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1251   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1508   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2625   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18919   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          369   # Write cmd latency (cycles)
write_latency[40-59]           =          683   # Write cmd latency (cycles)
write_latency[60-79]           =         1418   # Write cmd latency (cycles)
write_latency[80-99]           =         2943   # Write cmd latency (cycles)
write_latency[100-119]         =         4078   # Write cmd latency (cycles)
write_latency[120-139]         =         6323   # Write cmd latency (cycles)
write_latency[140-159]         =         8305   # Write cmd latency (cycles)
write_latency[160-179]         =         9971   # Write cmd latency (cycles)
write_latency[180-199]         =        11081   # Write cmd latency (cycles)
write_latency[200-]            =       155380   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       253209   # Read request latency (cycles)
read_latency[40-59]            =        75761   # Read request latency (cycles)
read_latency[60-79]            =       107850   # Read request latency (cycles)
read_latency[80-99]            =        34597   # Read request latency (cycles)
read_latency[100-119]          =        27443   # Read request latency (cycles)
read_latency[120-139]          =        23855   # Read request latency (cycles)
read_latency[140-159]          =        13247   # Read request latency (cycles)
read_latency[160-179]          =        10086   # Read request latency (cycles)
read_latency[180-199]          =         7913   # Read request latency (cycles)
read_latency[200-]             =        80105   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.0012e+09   # Write energy
read_energy                    =  2.55655e+09   # Read energy
act_energy                     =  6.24041e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.66066e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.87289e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89411e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73652e+09   # Active standby energy rank.1
average_read_latency           =        110.6   # Average read request latency (cycles)
average_interarrival           =       11.981   # Average request interarrival latency (cycles)
total_energy                   =  1.71704e+10   # Total energy (pJ)
average_power                  =      1717.04   # Average power (mW)
average_bandwidth              =      7.12217   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       223018   # Number of WRITE/WRITEP commands
num_reads_done                 =       656977   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       471714   # Number of read row buffer hits
num_read_cmds                  =       656975   # Number of READ/READP commands
num_writes_done                =       223018   # Number of read requests issued
num_write_row_hits             =       158615   # Number of write row buffer hits
num_act_cmds                   =       250615   # Number of ACT commands
num_pre_cmds                   =       250585   # Number of PRE commands
num_ondemand_pres              =       226265   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9342911   # Cyles of rank active rank.0
rank_active_cycles.1           =      9277669   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       657089   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       722331   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       825994   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7125   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2729   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3129   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3891   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7470   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5417   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1268   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1512   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2624   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18836   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          353   # Write cmd latency (cycles)
write_latency[40-59]           =          578   # Write cmd latency (cycles)
write_latency[60-79]           =         1433   # Write cmd latency (cycles)
write_latency[80-99]           =         3241   # Write cmd latency (cycles)
write_latency[100-119]         =         4669   # Write cmd latency (cycles)
write_latency[120-139]         =         6988   # Write cmd latency (cycles)
write_latency[140-159]         =         9269   # Write cmd latency (cycles)
write_latency[160-179]         =        11130   # Write cmd latency (cycles)
write_latency[180-199]         =        12621   # Write cmd latency (cycles)
write_latency[200-]            =       172729   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       245720   # Read request latency (cycles)
read_latency[40-59]            =        74834   # Read request latency (cycles)
read_latency[60-79]            =       114134   # Read request latency (cycles)
read_latency[80-99]            =        37162   # Read request latency (cycles)
read_latency[100-119]          =        29349   # Read request latency (cycles)
read_latency[120-139]          =        25291   # Read request latency (cycles)
read_latency[140-159]          =        14591   # Read request latency (cycles)
read_latency[160-179]          =        11184   # Read request latency (cycles)
read_latency[180-199]          =         8673   # Read request latency (cycles)
read_latency[200-]             =        96037   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.11331e+09   # Write energy
read_energy                    =  2.64892e+09   # Read energy
act_energy                     =  6.85683e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.15403e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.46719e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82998e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78927e+09   # Active standby energy rank.1
average_read_latency           =       124.73   # Average read request latency (cycles)
average_interarrival           =      11.3634   # Average request interarrival latency (cycles)
total_energy                   =  1.74339e+10   # Total energy (pJ)
average_power                  =      1743.39   # Average power (mW)
average_bandwidth              =      7.50929   # Average bandwidth
