// Seed: 1235838436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8 = id_6;
  id_9 :
  assert property (@(posedge id_7) 1)
  else $display;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2, id_1
  );
  assign id_3 = 1;
  uwire id_6 = 1;
endmodule
