<stg><name>maxpool2</name>


<trans_list>

<trans id="311" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="3" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="35" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="37" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="41" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="42" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
pool2_i3_begin:0  call void (...)* @_ssdm_op_SpecInterface(i5* %pool2_pipe_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str339, i32 0, i32 0, [1 x i8]* @p_str340, [1 x i8]* @p_str341, [1 x i8]* @p_str342, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str343, [1 x i8]* @p_str344)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
pool2_i3_begin:1  call void (...)* @_ssdm_op_SpecInterface(i5* %relu2_pipe_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str332, i32 0, i32 0, [1 x i8]* @p_str333, [1 x i8]* @p_str334, [1 x i8]* @p_str335, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str336, [1 x i8]* @p_str337)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="64">
<![CDATA[
pool2_i3_begin:2  %pool2_line_buffer_V = alloca [10240 x i5], align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool2_i3_begin:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str78)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
pool2_i3_begin:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %h1_0_0 = phi i6 [ 0, %pool2_i3_begin ], [ %add_ln320, %pool2_h1_end ]

]]></Node>
<StgValue><ssdm name="h1_0_0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln320 = icmp eq i6 %h1_0_0, -24

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln320 = add i6 %h1_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln320"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln320, label %pool2_i3_end, label %pool2_h1_begin

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool2_h1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str79) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln320"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool2_h1_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str79)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
pool2_h1_begin:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool2_i3_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str78, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0">
<![CDATA[
pool2_i3_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln352"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i9 [ 0, %pool2_h1_begin ], [ %add_ln322_1, %pool2_line_col ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %line_row_0_0 = phi i2 [ 0, %pool2_h1_begin ], [ %select_ln326_1, %pool2_line_col ]

]]></Node>
<StgValue><ssdm name="line_row_0_0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %line_col_0_0 = phi i8 [ 0, %pool2_h1_begin ], [ %add_ln323, %pool2_line_col ]

]]></Node>
<StgValue><ssdm name="line_col_0_0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln322 = icmp eq i9 %indvar_flatten, -192

]]></Node>
<StgValue><ssdm name="icmp_ln322"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln322_1 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln322_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln322, label %.preheader.0.preheader.preheader, label %pool2_line_col

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
pool2_line_col:0  %add_ln322 = add i2 %line_row_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln322"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
pool2_line_col:3  %icmp_ln323 = icmp eq i8 %line_col_0_0, -96

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
pool2_line_col:4  %select_ln326 = select i1 %icmp_ln323, i8 0, i8 %line_col_0_0

]]></Node>
<StgValue><ssdm name="select_ln326"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
pool2_line_col:5  %select_ln326_1 = select i1 %icmp_ln323, i2 %add_ln322, i2 %line_row_0_0

]]></Node>
<StgValue><ssdm name="select_ln326_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
pool2_line_col:6  %tmp_19 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %select_ln326_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="9">
<![CDATA[
pool2_line_col:7  %zext_ln356 = zext i9 %tmp_19 to i10

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
pool2_line_col:8  %tmp_20 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %select_ln326_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="7">
<![CDATA[
pool2_line_col:9  %zext_ln356_21 = zext i7 %tmp_20 to i10

]]></Node>
<StgValue><ssdm name="zext_ln356_21"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
pool2_line_col:10  %add_ln356 = add i10 %zext_ln356_21, %zext_ln356

]]></Node>
<StgValue><ssdm name="add_ln356"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="8">
<![CDATA[
pool2_line_col:14  %zext_ln356_22 = zext i8 %select_ln326 to i10

]]></Node>
<StgValue><ssdm name="zext_ln356_22"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
pool2_line_col:15  %add_ln356_13 = add i10 %add_ln356, %zext_ln356_22

]]></Node>
<StgValue><ssdm name="add_ln356_13"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
pool2_line_col:16  %tmp_12 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln356_13, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:17  %zext_ln356_23 = zext i15 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_23"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:18  %pool2_line_buffer_V_13 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_23

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_13"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
pool2_line_col:112  %tmp_V = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:113  store i5 %tmp_V, i5* %pool2_line_buffer_V_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:19  %or_ln356 = or i15 %tmp_12, 1

]]></Node>
<StgValue><ssdm name="or_ln356"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:20  %zext_ln356_24 = zext i15 %or_ln356 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_24"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:21  %pool2_line_buffer_V_14 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_24

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_14"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:114  %tmp_V_10 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:115  store i5 %tmp_V_10, i5* %pool2_line_buffer_V_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:22  %or_ln356_1 = or i15 %tmp_12, 2

]]></Node>
<StgValue><ssdm name="or_ln356_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:23  %zext_ln356_25 = zext i15 %or_ln356_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_25"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:24  %pool2_line_buffer_V_15 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_25

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_15"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:116  %tmp_V_11 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:117  store i5 %tmp_V_11, i5* %pool2_line_buffer_V_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:25  %or_ln356_2 = or i15 %tmp_12, 3

]]></Node>
<StgValue><ssdm name="or_ln356_2"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:26  %zext_ln356_26 = zext i15 %or_ln356_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_26"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:27  %pool2_line_buffer_V_16 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_26

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_16"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:118  %tmp_V_12 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:119  store i5 %tmp_V_12, i5* %pool2_line_buffer_V_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:28  %or_ln356_3 = or i15 %tmp_12, 4

]]></Node>
<StgValue><ssdm name="or_ln356_3"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:29  %zext_ln356_27 = zext i15 %or_ln356_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_27"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:30  %pool2_line_buffer_V_17 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_27

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_17"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:120  %tmp_V_13 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:121  store i5 %tmp_V_13, i5* %pool2_line_buffer_V_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:31  %or_ln356_4 = or i15 %tmp_12, 5

]]></Node>
<StgValue><ssdm name="or_ln356_4"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:32  %zext_ln356_28 = zext i15 %or_ln356_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_28"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:33  %pool2_line_buffer_V_18 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_28

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_18"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:122  %tmp_V_14 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:123  store i5 %tmp_V_14, i5* %pool2_line_buffer_V_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:34  %or_ln356_5 = or i15 %tmp_12, 6

]]></Node>
<StgValue><ssdm name="or_ln356_5"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:35  %zext_ln356_29 = zext i15 %or_ln356_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_29"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:36  %pool2_line_buffer_V_19 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_29

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_19"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:124  %tmp_V_15 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:125  store i5 %tmp_V_15, i5* %pool2_line_buffer_V_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:37  %or_ln356_6 = or i15 %tmp_12, 7

]]></Node>
<StgValue><ssdm name="or_ln356_6"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:38  %zext_ln356_30 = zext i15 %or_ln356_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_30"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:39  %pool2_line_buffer_V_20 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_30

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_20"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:126  %tmp_V_16 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:127  store i5 %tmp_V_16, i5* %pool2_line_buffer_V_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:40  %or_ln356_7 = or i15 %tmp_12, 8

]]></Node>
<StgValue><ssdm name="or_ln356_7"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:41  %zext_ln356_31 = zext i15 %or_ln356_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_31"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:42  %pool2_line_buffer_V_21 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_31

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_21"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:128  %tmp_V_17 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:129  store i5 %tmp_V_17, i5* %pool2_line_buffer_V_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:43  %or_ln356_8 = or i15 %tmp_12, 9

]]></Node>
<StgValue><ssdm name="or_ln356_8"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:44  %zext_ln356_32 = zext i15 %or_ln356_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_32"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:45  %pool2_line_buffer_V_22 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_32

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_22"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:130  %tmp_V_18 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:131  store i5 %tmp_V_18, i5* %pool2_line_buffer_V_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:46  %or_ln356_9 = or i15 %tmp_12, 10

]]></Node>
<StgValue><ssdm name="or_ln356_9"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:47  %zext_ln356_33 = zext i15 %or_ln356_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_33"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:48  %pool2_line_buffer_V_23 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_33

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_23"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:132  %tmp_V_19 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:133  store i5 %tmp_V_19, i5* %pool2_line_buffer_V_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:49  %or_ln356_10 = or i15 %tmp_12, 11

]]></Node>
<StgValue><ssdm name="or_ln356_10"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:50  %zext_ln356_34 = zext i15 %or_ln356_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_34"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:51  %pool2_line_buffer_V_24 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_34

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_24"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:134  %tmp_V_21 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:135  store i5 %tmp_V_21, i5* %pool2_line_buffer_V_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:52  %or_ln356_11 = or i15 %tmp_12, 12

]]></Node>
<StgValue><ssdm name="or_ln356_11"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:53  %zext_ln356_35 = zext i15 %or_ln356_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_35"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:54  %pool2_line_buffer_V_25 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_35

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_25"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:136  %tmp_V_22 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:137  store i5 %tmp_V_22, i5* %pool2_line_buffer_V_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:55  %or_ln356_12 = or i15 %tmp_12, 13

]]></Node>
<StgValue><ssdm name="or_ln356_12"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:56  %zext_ln356_36 = zext i15 %or_ln356_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_36"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:57  %pool2_line_buffer_V_26 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_36

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_26"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:138  %tmp_V_23 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:139  store i5 %tmp_V_23, i5* %pool2_line_buffer_V_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:58  %or_ln356_13 = or i15 %tmp_12, 14

]]></Node>
<StgValue><ssdm name="or_ln356_13"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:59  %zext_ln356_37 = zext i15 %or_ln356_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_37"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:60  %pool2_line_buffer_V_27 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_37

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_27"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:140  %tmp_V_24 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:141  store i5 %tmp_V_24, i5* %pool2_line_buffer_V_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:61  %or_ln356_14 = or i15 %tmp_12, 15

]]></Node>
<StgValue><ssdm name="or_ln356_14"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:62  %zext_ln356_38 = zext i15 %or_ln356_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_38"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:63  %pool2_line_buffer_V_28 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_38

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_28"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:142  %tmp_V_25 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:143  store i5 %tmp_V_25, i5* %pool2_line_buffer_V_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:64  %or_ln356_15 = or i15 %tmp_12, 16

]]></Node>
<StgValue><ssdm name="or_ln356_15"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:65  %zext_ln356_39 = zext i15 %or_ln356_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_39"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:66  %pool2_line_buffer_V_29 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_39

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_29"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:144  %tmp_V_26 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:145  store i5 %tmp_V_26, i5* %pool2_line_buffer_V_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:67  %or_ln356_16 = or i15 %tmp_12, 17

]]></Node>
<StgValue><ssdm name="or_ln356_16"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:68  %zext_ln356_40 = zext i15 %or_ln356_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_40"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:69  %pool2_line_buffer_V_30 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_40

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_30"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:146  %tmp_V_27 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:147  store i5 %tmp_V_27, i5* %pool2_line_buffer_V_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:70  %or_ln356_17 = or i15 %tmp_12, 18

]]></Node>
<StgValue><ssdm name="or_ln356_17"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:71  %zext_ln356_41 = zext i15 %or_ln356_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_41"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:72  %pool2_line_buffer_V_31 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_41

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_31"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:148  %tmp_V_28 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:149  store i5 %tmp_V_28, i5* %pool2_line_buffer_V_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:73  %or_ln356_18 = or i15 %tmp_12, 19

]]></Node>
<StgValue><ssdm name="or_ln356_18"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:74  %zext_ln356_42 = zext i15 %or_ln356_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_42"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:75  %pool2_line_buffer_V_32 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_42

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_32"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:150  %tmp_V_29 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:151  store i5 %tmp_V_29, i5* %pool2_line_buffer_V_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:76  %or_ln356_19 = or i15 %tmp_12, 20

]]></Node>
<StgValue><ssdm name="or_ln356_19"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:77  %zext_ln356_43 = zext i15 %or_ln356_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_43"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:78  %pool2_line_buffer_V_33 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_43

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_33"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:152  %tmp_V_30 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:153  store i5 %tmp_V_30, i5* %pool2_line_buffer_V_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:79  %or_ln356_20 = or i15 %tmp_12, 21

]]></Node>
<StgValue><ssdm name="or_ln356_20"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:80  %zext_ln356_44 = zext i15 %or_ln356_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_44"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:81  %pool2_line_buffer_V_34 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_44

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_34"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:154  %tmp_V_31 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:155  store i5 %tmp_V_31, i5* %pool2_line_buffer_V_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="185" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:82  %or_ln356_21 = or i15 %tmp_12, 22

]]></Node>
<StgValue><ssdm name="or_ln356_21"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:83  %zext_ln356_45 = zext i15 %or_ln356_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_45"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:84  %pool2_line_buffer_V_35 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_45

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_35"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:156  %tmp_V_32 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_32"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:157  store i5 %tmp_V_32, i5* %pool2_line_buffer_V_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="190" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:85  %or_ln356_22 = or i15 %tmp_12, 23

]]></Node>
<StgValue><ssdm name="or_ln356_22"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:86  %zext_ln356_46 = zext i15 %or_ln356_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_46"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:87  %pool2_line_buffer_V_36 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_46

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_36"/></StgValue>
</operation>

<operation id="193" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:158  %tmp_V_33 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_33"/></StgValue>
</operation>

<operation id="194" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:159  store i5 %tmp_V_33, i5* %pool2_line_buffer_V_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="195" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:88  %or_ln356_23 = or i15 %tmp_12, 24

]]></Node>
<StgValue><ssdm name="or_ln356_23"/></StgValue>
</operation>

<operation id="196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:89  %zext_ln356_47 = zext i15 %or_ln356_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_47"/></StgValue>
</operation>

<operation id="197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:90  %pool2_line_buffer_V_37 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_47

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_37"/></StgValue>
</operation>

<operation id="198" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:160  %tmp_V_34 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_34"/></StgValue>
</operation>

<operation id="199" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:161  store i5 %tmp_V_34, i5* %pool2_line_buffer_V_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="200" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:91  %or_ln356_24 = or i15 %tmp_12, 25

]]></Node>
<StgValue><ssdm name="or_ln356_24"/></StgValue>
</operation>

<operation id="201" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:92  %zext_ln356_48 = zext i15 %or_ln356_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_48"/></StgValue>
</operation>

<operation id="202" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:93  %pool2_line_buffer_V_38 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_48

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_38"/></StgValue>
</operation>

<operation id="203" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:162  %tmp_V_35 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_35"/></StgValue>
</operation>

<operation id="204" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:163  store i5 %tmp_V_35, i5* %pool2_line_buffer_V_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="205" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:94  %or_ln356_25 = or i15 %tmp_12, 26

]]></Node>
<StgValue><ssdm name="or_ln356_25"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:95  %zext_ln356_49 = zext i15 %or_ln356_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_49"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:96  %pool2_line_buffer_V_39 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_49

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_39"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:164  %tmp_V_36 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_36"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:165  store i5 %tmp_V_36, i5* %pool2_line_buffer_V_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="210" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:97  %or_ln356_26 = or i15 %tmp_12, 27

]]></Node>
<StgValue><ssdm name="or_ln356_26"/></StgValue>
</operation>

<operation id="211" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:98  %zext_ln356_50 = zext i15 %or_ln356_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_50"/></StgValue>
</operation>

<operation id="212" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:99  %pool2_line_buffer_V_40 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_50

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_40"/></StgValue>
</operation>

<operation id="213" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:166  %tmp_V_37 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="214" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:167  store i5 %tmp_V_37, i5* %pool2_line_buffer_V_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="215" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:100  %or_ln356_27 = or i15 %tmp_12, 28

]]></Node>
<StgValue><ssdm name="or_ln356_27"/></StgValue>
</operation>

<operation id="216" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:101  %zext_ln356_51 = zext i15 %or_ln356_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_51"/></StgValue>
</operation>

<operation id="217" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:102  %pool2_line_buffer_V_41 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_51

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_41"/></StgValue>
</operation>

<operation id="218" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:168  %tmp_V_38 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_38"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:169  store i5 %tmp_V_38, i5* %pool2_line_buffer_V_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="220" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:103  %or_ln356_28 = or i15 %tmp_12, 29

]]></Node>
<StgValue><ssdm name="or_ln356_28"/></StgValue>
</operation>

<operation id="221" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:104  %zext_ln356_52 = zext i15 %or_ln356_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_52"/></StgValue>
</operation>

<operation id="222" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:105  %pool2_line_buffer_V_42 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_52

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_42"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:170  %tmp_V_39 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="224" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:171  store i5 %tmp_V_39, i5* %pool2_line_buffer_V_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="225" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:106  %or_ln356_29 = or i15 %tmp_12, 30

]]></Node>
<StgValue><ssdm name="or_ln356_29"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:107  %zext_ln356_53 = zext i15 %or_ln356_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_53"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:108  %pool2_line_buffer_V_43 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_53

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_43"/></StgValue>
</operation>

<operation id="228" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:172  %tmp_V_40 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="229" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:173  store i5 %tmp_V_40, i5* %pool2_line_buffer_V_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="230" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
pool2_line_col:177  %add_ln323 = add i8 %select_ln326, 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="231" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool2_line_col:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @pool2_line_row_pool2)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="232" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pool2_line_col:2  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="233" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool2_line_col:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str81) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln323"/></StgValue>
</operation>

<operation id="234" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool2_line_col:12  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str81)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="235" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
pool2_line_col:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln324"/></StgValue>
</operation>

<operation id="236" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool2_line_col:109  %or_ln356_30 = or i15 %tmp_12, 31

]]></Node>
<StgValue><ssdm name="or_ln356_30"/></StgValue>
</operation>

<operation id="237" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="15">
<![CDATA[
pool2_line_col:110  %zext_ln356_54 = zext i15 %or_ln356_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_54"/></StgValue>
</operation>

<operation id="238" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_line_col:111  %pool2_line_buffer_V_44 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_54

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_44"/></StgValue>
</operation>

<operation id="239" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_line_col:174  %tmp_V_41 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu2_pipe_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool2_line_col:175  store i5 %tmp_V_41, i5* %pool2_line_buffer_V_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool2_line_col:176  %empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str81, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
pool2_line_col:178  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="243" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader.preheader:0  br label %.preheader.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.0.preheader:0  %indvar_flatten7 = phi i12 [ %add_ln331_1, %pool2_c ], [ 0, %.preheader.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="245" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.0.preheader:1  %block_0_0 = phi i8 [ %select_ln337_1, %pool2_c ], [ 0, %.preheader.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="block_0_0"/></StgValue>
</operation>

<operation id="246" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.0.preheader:2  %c_0_0 = phi i6 [ %add_ln332, %pool2_c ], [ 0, %.preheader.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c_0_0"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0.preheader:3  %icmp_ln331 = icmp eq i12 %indvar_flatten7, -1536

]]></Node>
<StgValue><ssdm name="icmp_ln331"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0.preheader:4  %add_ln331_1 = add i12 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="add_ln331_1"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.preheader:5  br i1 %icmp_ln331, label %pool2_h1_end, label %pool2_c

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
pool2_c:0  %add_ln331 = add i8 %block_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln331"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
pool2_c:3  %icmp_ln332 = icmp eq i6 %c_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
pool2_c:4  %select_ln337 = select i1 %icmp_ln332, i6 0, i6 %c_0_0

]]></Node>
<StgValue><ssdm name="select_ln337"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
pool2_c:5  %select_ln337_1 = select i1 %icmp_ln332, i8 %add_ln331, i8 %block_0_0

]]></Node>
<StgValue><ssdm name="select_ln337_1"/></StgValue>
</operation>

<operation id="254" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
pool2_c:6  %tmp_21 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %select_ln337_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="255" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="13">
<![CDATA[
pool2_c:7  %zext_ln356_55 = zext i13 %tmp_21 to i14

]]></Node>
<StgValue><ssdm name="zext_ln356_55"/></StgValue>
</operation>

<operation id="256" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool2_c:8  %add_ln356_14 = add i14 %zext_ln356_55, 5120

]]></Node>
<StgValue><ssdm name="add_ln356_14"/></StgValue>
</operation>

<operation id="257" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
pool2_c:9  %or_ln337 = or i8 %select_ln337_1, 1

]]></Node>
<StgValue><ssdm name="or_ln337"/></StgValue>
</operation>

<operation id="258" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
pool2_c:10  %tmp_22 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %or_ln337, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="13">
<![CDATA[
pool2_c:11  %zext_ln356_56 = zext i13 %tmp_22 to i14

]]></Node>
<StgValue><ssdm name="zext_ln356_56"/></StgValue>
</operation>

<operation id="260" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool2_c:12  %add_ln356_15 = add i14 %zext_ln356_56, 5120

]]></Node>
<StgValue><ssdm name="add_ln356_15"/></StgValue>
</operation>

<operation id="261" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="6">
<![CDATA[
pool2_c:16  %zext_ln356_57 = zext i6 %select_ln337 to i14

]]></Node>
<StgValue><ssdm name="zext_ln356_57"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool2_c:17  %add_ln356_16 = add i14 %zext_ln356_57, %zext_ln356_55

]]></Node>
<StgValue><ssdm name="add_ln356_16"/></StgValue>
</operation>

<operation id="263" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="14">
<![CDATA[
pool2_c:18  %zext_ln356_58 = zext i14 %add_ln356_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_58"/></StgValue>
</operation>

<operation id="264" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_c:19  %pool2_line_buffer_V_s = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_58

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_s"/></StgValue>
</operation>

<operation id="265" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool2_c:20  %add_ln356_17 = add i14 %zext_ln356_57, %zext_ln356_56

]]></Node>
<StgValue><ssdm name="add_ln356_17"/></StgValue>
</operation>

<operation id="266" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="14">
<![CDATA[
pool2_c:21  %zext_ln356_59 = zext i14 %add_ln356_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_59"/></StgValue>
</operation>

<operation id="267" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_c:22  %pool2_line_buffer_V_1 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_59

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_1"/></StgValue>
</operation>

<operation id="268" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool2_c:23  %add_ln356_18 = add i14 %zext_ln356_57, %add_ln356_14

]]></Node>
<StgValue><ssdm name="add_ln356_18"/></StgValue>
</operation>

<operation id="269" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool2_c:26  %add_ln356_19 = add i14 %zext_ln356_57, %add_ln356_15

]]></Node>
<StgValue><ssdm name="add_ln356_19"/></StgValue>
</operation>

<operation id="270" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:29  %pool2_line_buffer_V_4 = load i5* %pool2_line_buffer_V_s, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_4"/></StgValue>
</operation>

<operation id="271" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:30  %pool2_line_buffer_V_5 = load i5* %pool2_line_buffer_V_1, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="272" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="14">
<![CDATA[
pool2_c:24  %zext_ln356_60 = zext i14 %add_ln356_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_60"/></StgValue>
</operation>

<operation id="273" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_c:25  %pool2_line_buffer_V_2 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_60

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_2"/></StgValue>
</operation>

<operation id="274" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:29  %pool2_line_buffer_V_4 = load i5* %pool2_line_buffer_V_s, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_4"/></StgValue>
</operation>

<operation id="275" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:30  %pool2_line_buffer_V_5 = load i5* %pool2_line_buffer_V_1, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_5"/></StgValue>
</operation>

<operation id="276" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:31  %pool2_line_buffer_V_6 = load i5* %pool2_line_buffer_V_2, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_6"/></StgValue>
</operation>

<operation id="277" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
pool2_c:33  %icmp_ln1494 = icmp ugt i5 %pool2_line_buffer_V_5, %pool2_line_buffer_V_4

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="278" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
pool2_c:34  %select_ln251 = select i1 %icmp_ln1494, i14 %add_ln356_17, i14 %add_ln356_16

]]></Node>
<StgValue><ssdm name="select_ln251"/></StgValue>
</operation>

<operation id="279" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="14">
<![CDATA[
pool2_c:35  %zext_ln251 = zext i14 %select_ln251 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251"/></StgValue>
</operation>

<operation id="280" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_c:36  %pool2_line_buffer_V_8 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln251

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_8"/></StgValue>
</operation>

<operation id="281" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:37  %pool2_line_buffer_V_9 = load i5* %pool2_line_buffer_V_8, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_9"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="282" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="14">
<![CDATA[
pool2_c:27  %zext_ln356_61 = zext i14 %add_ln356_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_61"/></StgValue>
</operation>

<operation id="283" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_c:28  %pool2_line_buffer_V_3 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln356_61

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_3"/></StgValue>
</operation>

<operation id="284" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:31  %pool2_line_buffer_V_6 = load i5* %pool2_line_buffer_V_2, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_6"/></StgValue>
</operation>

<operation id="285" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:32  %pool2_line_buffer_V_7 = load i5* %pool2_line_buffer_V_3, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_7"/></StgValue>
</operation>

<operation id="286" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:37  %pool2_line_buffer_V_9 = load i5* %pool2_line_buffer_V_8, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_9"/></StgValue>
</operation>

<operation id="287" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
pool2_c:38  %icmp_ln1494_1 = icmp ugt i5 %pool2_line_buffer_V_6, %pool2_line_buffer_V_9

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="288" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
pool2_c:39  %select_ln251_1 = select i1 %icmp_ln1494_1, i14 %add_ln356_18, i14 %select_ln251

]]></Node>
<StgValue><ssdm name="select_ln251_1"/></StgValue>
</operation>

<operation id="289" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="14">
<![CDATA[
pool2_c:40  %zext_ln251_1 = zext i14 %select_ln251_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251_1"/></StgValue>
</operation>

<operation id="290" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_c:41  %pool2_line_buffer_V_10 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln251_1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_10"/></StgValue>
</operation>

<operation id="291" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:42  %pool2_line_buffer_V_11 = load i5* %pool2_line_buffer_V_10, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_11"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="292" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:32  %pool2_line_buffer_V_7 = load i5* %pool2_line_buffer_V_3, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_7"/></StgValue>
</operation>

<operation id="293" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:42  %pool2_line_buffer_V_11 = load i5* %pool2_line_buffer_V_10, align 1

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_11"/></StgValue>
</operation>

<operation id="294" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
pool2_c:43  %icmp_ln1494_2 = icmp ugt i5 %pool2_line_buffer_V_7, %pool2_line_buffer_V_11

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="295" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
pool2_c:44  %select_ln251_2 = select i1 %icmp_ln1494_2, i14 %add_ln356_19, i14 %select_ln251_1

]]></Node>
<StgValue><ssdm name="select_ln251_2"/></StgValue>
</operation>

<operation id="296" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="14">
<![CDATA[
pool2_c:45  %zext_ln251_2 = zext i14 %select_ln251_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251_2"/></StgValue>
</operation>

<operation id="297" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_c:46  %pool2_line_buffer_V_12 = getelementptr [10240 x i5]* %pool2_line_buffer_V, i64 0, i64 %zext_ln251_2

]]></Node>
<StgValue><ssdm name="pool2_line_buffer_V_12"/></StgValue>
</operation>

<operation id="298" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:47  %tmp_V_42 = load i5* %pool2_line_buffer_V_12, align 1

]]></Node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="299" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
pool2_c:50  %add_ln332 = add i6 %select_ln337, 1

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="300" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool2_c:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @pool2_block_pool2_c_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="301" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pool2_c:2  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="302" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool2_c:13  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str84) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln332"/></StgValue>
</operation>

<operation id="303" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool2_c:14  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str84)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="304" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
pool2_c:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln333"/></StgValue>
</operation>

<operation id="305" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="14">
<![CDATA[
pool2_c:47  %tmp_V_42 = load i5* %pool2_line_buffer_V_12, align 1

]]></Node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="306" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool2_c:48  call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %pool2_pipe_4_V_V, i5 %tmp_V_42)

]]></Node>
<StgValue><ssdm name="write_ln347"/></StgValue>
</operation>

<operation id="307" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool2_c:49  %empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str84, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="308" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
pool2_c:51  br label %.preheader.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="309" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool2_h1_end:0  %empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str79, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="310" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
pool2_h1_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
