set top_level "aes128_core"
set clock "i_clk"

set CLK_PERIOD "9.0"
set IO_DELAY "0.5"
set CU "30"
set AR "2.0"
set PDN_HWIDTH "3"
set PDN_HSPACING "1.6"
set PDN_HPITCH "18"
set PDN_VWIDTH "2"
set PDN_VSPACING "1"
set PDN_VPITCH "18"