// Seed: 1653791345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_24, id_25;
  assign id_16 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial
    if (1) begin
      disable id_13;
    end
  wire id_14;
  module_0(
      id_12,
      id_12,
      id_10,
      id_5,
      id_12,
      id_14,
      id_7,
      id_14,
      id_6,
      id_3,
      id_10,
      id_10,
      id_6,
      id_8,
      id_5,
      id_14,
      id_10,
      id_8,
      id_7,
      id_2,
      id_6,
      id_10,
      id_14
  );
  supply1 id_15 = 1, id_16;
  always @(!id_6 or posedge id_2) begin
    disable id_17;
  end
endmodule
