HelpInfo,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:Top
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||Top.srr(22);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/22||spi_slave.vhd(427);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\hdl\spi_slave.vhd'/linenumber/427
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_12 -- not in use ... ||Top.srr(46);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/46||RAM.vhd(432);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/432
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_14 -- not in use ... ||Top.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/47||RAM.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/420
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_1 -- not in use ... ||Top.srr(48);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/48||RAM.vhd(416);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/416
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_13 -- not in use ... ||Top.srr(49);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/49||RAM.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/405
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_7 -- not in use ... ||Top.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/50||RAM.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/401
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_2 -- not in use ... ||Top.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/51||RAM.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/393
Implementation;Synthesis|| CL168 ||@W:Pruning instance         READEN_BFF1[1] -- not in use ... ||Top.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/52||RAM.vhd(381);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/381
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_8 -- not in use ... ||Top.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/53||RAM.vhd(373);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/373
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_15 -- not in use ... ||Top.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/54||RAM.vhd(369);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/369
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_5 -- not in use ... ||Top.srr(55);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/55||RAM.vhd(357);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/357
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_4 -- not in use ... ||Top.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/56||RAM.vhd(337);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/337
Implementation;Synthesis|| CL168 ||@W:Pruning instance         AFF1[0] -- not in use ... ||Top.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/57||RAM.vhd(329);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/329
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_10 -- not in use ... ||Top.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/58||RAM.vhd(296);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/296
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_3 -- not in use ... ||Top.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/59||RAM.vhd(288);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/288
Implementation;Synthesis|| CL168 ||@W:Pruning instance         ORA_READ_EN_GATE[0] -- not in use ... ||Top.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/60||RAM.vhd(281);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/281
Implementation;Synthesis|| CL168 ||@W:Pruning instance         ORA_READ_EN_GATE[1] -- not in use ... ||Top.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/61||RAM.vhd(270);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/270
Implementation;Synthesis|| CL168 ||@W:Pruning instance         ORB_READ_EN_GATE[1] -- not in use ... ||Top.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/62||RAM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/266
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_6 -- not in use ... ||Top.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/63||RAM.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/229
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_11 -- not in use ... ||Top.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/64||RAM.vhd(221);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/221
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_0 -- not in use ... ||Top.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/65||RAM.vhd(209);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/209
Implementation;Synthesis|| CL168 ||@W:Pruning instance BUFF_1 -- not in use ... ||Top.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/66||RAM.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/206
Implementation;Synthesis|| CL168 ||@W:Pruning instance MX2_9 -- not in use ... ||Top.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/67||RAM.vhd(202);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/202
Implementation;Synthesis|| CL168 ||@W:Pruning instance BUFF_3 -- not in use ... ||Top.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/68||RAM.vhd(187);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\smartgen\RAM\RAM.vhd'/linenumber/187
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Top|CLK which controls 307 sequential elements including Modulator_0.bit_idx[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/168||modulator.vhd(90);liberoaction://cross_probe/hdl/file/'c:\users\abdullah\projects\fpga\workplace\modbulb_modulation_fpga\hdl\modulator.vhd'/linenumber/90
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Top|spi_sck_i which controls 41 sequential elements including spi_slave_0.do_buffer_reg[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/169||spi_slave.vhd(331);liberoaction://cross_probe/hdl/file/'c:\users\abdullah\projects\fpga\workplace\modbulb_modulation_fpga\hdl\spi_slave.vhd'/linenumber/331
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Top|CLK with period 50.00ns. Please declare a user-defined clock on object "p:CLK"||Top.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/319||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Top|spi_sck_i with period 50.00ns. Please declare a user-defined clock on object "p:spi_sck_i"||Top.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/321||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||Top.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/338||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||Top.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\Abdullah\Projects\FPGA\Workplace\ModBulb_modulation_FPGA\synthesis\Top.srr'/linenumber/340||null;null
Implementation;Synthesis||(null)||Please refer to the log file for details about 28 Warning(s)||Top.srr;liberoaction://open_report/file/Top.srr||(null);(null)
Implementation;Compile;RootName:Top
Implementation;Compile||(null)||Please refer to the log file for details about 5 Warning(s)||Top_compile_log.rpt;liberoaction://open_report/file/Top_compile_log.rpt||(null);(null)
