Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 28 17:35:27 2022
| Host         : F223-PC23 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vgatest_control_sets_placed.rpt
| Design       : vgatest
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            3 |
|      8 |            1 |
|     10 |            2 |
|     13 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           16 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------+---------------------------+------------------+----------------+
|   Clock Signal   |      Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+-------------------------+---------------------------+------------------+----------------+
|  VGA/dif/clk4    |                         | VGA/H0                    |                1 |              1 |
|  VGA/dif/clk4    |                         | VGA/V0                    |                1 |              1 |
|  clock_IBUF_BUFG | VGA/horizontal_reg[7]_0 | PPB/green6_out            |                1 |              2 |
|  clock_IBUF_BUFG |                         | PPB/led_1_i_1_n_0         |                1 |              4 |
|  clock_IBUF_BUFG |                         | PPB/led_5_i_1_n_0         |                1 |              4 |
|  clock_IBUF_BUFG |                         | PPB/led_eight[6]_i_1_n_0  |                1 |              4 |
|  clock_IBUF_BUFG | PPB/REG                 |                           |                2 |              8 |
|  VGA/dif/clk4    |                         |                           |                5 |             10 |
|  VGA/dif/clk4    |                         | VGA/horizontal[9]_i_1_n_0 |                4 |             10 |
|  clock_IBUF_BUFG |                         |                           |                4 |             13 |
|  clock_IBUF_BUFG |                         | PPB/REG                   |                7 |             26 |
+------------------+-------------------------+---------------------------+------------------+----------------+


