library ieee;
use ieee.std_logic_1164.all;

entity sourceSelectMux is
	Port(
		ain: in std_logic_vector(0 to 7);
		zin: in std_logic_vector(0 to 7);
		mout: out std_logic_vector(0 to 7);
		source: in std_logic;
	);
end sourceSelectMux;