<dict>
  <key>main-file</key>
  <string>/primary/HLS/Alex_Net/Alex_Net/hls/.autopilot/db/Wrap_up.pp.0.cpp</string>
  <key>diagnostics</key>
  <array>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>36</integer>
      <key>column</key>
      <integer>34</integer>
      <key>message</key>
      <string>unexpected pragma argument &apos;fmul&apos;, expects function/operation</string>
      <key>ID</key>
      <integer>5570</integer>
      <key>WarningOption</key>
      <string>invalid-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>36</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=0_XLX_SEP_ PragmaType=allocation_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=instances=fmul_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>38</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>40</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>41</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>50</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=filter_local complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>59</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=window_3D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>61</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=right_col_3D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>63</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=right_col_3D_l complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>65</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=line_buffer_3D complete dim=2_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>67</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=new_pixels complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>69</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=new_pixels_l complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>72</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=lm complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>75</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>77</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum2 complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>79</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum3 complete dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>81</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum4 complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>83</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum5 complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>85</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=variable=sum6 complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>97</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>117</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp</string>
      <key>line</key>
      <integer>214</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>38</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>39</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=filter offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>40</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=bias offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>42</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>44</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=filter bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>45</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=bias bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>47</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>51</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=inp_image_local cyclic factor=155 dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>53</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=inp_img_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>55</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=filter_local cyclic factor=25_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>57</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=filter_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>59</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>61</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=conv_out cyclic factor=27 dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>63</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=sh complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>71</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>80</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>86</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>94</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>100</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>110</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>137</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>158</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>168</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>174</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>180</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>187</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>197</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>222</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>38</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>39</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=m_axi port=filter offset=slave bundle=gmem1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>40</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=m_axi port=bias offset=slave bundle=gmem1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>42</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>44</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=s_axilite port=filter bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>45</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=s_axilite port=bias bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>47</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>51</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=inp_image_local cyclic factor=25_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>53</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=inp_img_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>57</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=filter_local cyclic factor=9_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>59</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=filter_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>63</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>69</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=conv_out cyclic factor=169 dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>72</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=variable=sh complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>78</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>86</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>92</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>96</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>126</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp</string>
      <key>line</key>
      <integer>145</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv3_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>38</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>39</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=m_axi port=filter offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>40</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=m_axi port=bias offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>42</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>44</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=s_axilite port=filter bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>45</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=s_axilite port=bias bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>47</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>51</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=inp_image_local cyclic factor=25_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>53</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=inp_img_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>55</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=filter_local cyclic factor=9_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>57</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=filter_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>59</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=window complete dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>61</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>63</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=conv_out cyclic factor=169 dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>65</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=variable=sh complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>73</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>82</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>88</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>94</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>120</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>137</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>159</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>169</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>175</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>179</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>196</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>213</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp</string>
      <key>line</key>
      <integer>230</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>38</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>39</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=m_axi port=filter offset=slave bundle=gmem1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>40</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=m_axi port=bias offset=slave bundle=gmem1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>42</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>44</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=s_axilite port=filter bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>45</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=s_axilite port=bias bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>47</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>51</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=inp_image_local cyclic factor=25_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>53</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=inp_img_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>55</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=filter_local cyclic factor=9_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>57</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=filter_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>59</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>61</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=conv_out cyclic factor=169 dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>63</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=variable=sh complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>71</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>80</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>86</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>92</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>118</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>136</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>157</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>167</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>173</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>177</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>194</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>205</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp</string>
      <key>line</key>
      <integer>221</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>34</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>35</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>38</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>40</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=variable=inp_image complete dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>46</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=variable=sum complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>52</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>63</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>66</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>78</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>81</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>96</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>99</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>111</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>114</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>124</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp</string>
      <key>line</key>
      <integer>127</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>34</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>35</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>38</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>40</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=variable=inp_image complete dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>46</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=variable=sum complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>52</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>63</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>66</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>78</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>81</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>96</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>99</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>111</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>114</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>124</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.cpp</string>
      <key>line</key>
      <integer>127</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=norm2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pad1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pad2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pad3_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad4/src/pad4.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pad4_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>28</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem depth = 290400_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>29</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem depth = 69984_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>31</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>32</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>34</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>39</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=right_col_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>41</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=right_col_2D_l complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=line_buffer_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>45</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=new_pixels complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>47</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=variable=new_pixels_l complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>59</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.cpp</string>
      <key>line</key>
      <integer>73</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool1_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>28</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem depth = 290400_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>29</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem depth = 69984_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>31</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>32</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>34</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>39</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=right_col_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>41</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=right_col_2D_l complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=line_buffer_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>45</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=new_pixels complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>47</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=variable=new_pixels_l complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>59</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.cpp</string>
      <key>line</key>
      <integer>73</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>28</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem depth = 290400_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>29</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem depth = 69984_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>31</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>32</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>34</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>39</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=right_col_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>41</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=right_col_2D_l complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=line_buffer_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>45</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=new_pixels complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>47</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=variable=new_pixels_l complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>59</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.cpp</string>
      <key>line</key>
      <integer>73</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=pool5_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>directive</string>
      <key>line</key>
      <integer>1</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=NN_XLX_SEP_ PragmaOptions=name=NN_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>Wrap_up.cpp</string>
      <key>line</key>
      <integer>34</integer>
      <key>column</key>
      <integer>12</integer>
      <key>message</key>
      <string>unused parameter &apos;out_img&apos;</string>
      <key>ID</key>
      <integer>5292</integer>
      <key>WarningOption</key>
      <string>unused-parameter</string>
    </dict>
  </array>
</dict>
