# Reading E:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lcd1602display_demo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/src/LCD1602_Display {F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/src/LCD1602_Display/lcd1602_funcmod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:05 on Jun 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/src/LCD1602_Display" F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/src/LCD1602_Display/lcd1602_funcmod.v 
# -- Compiling module lcd1602_funcmod
# 
# Top level modules:
# 	lcd1602_funcmod
# End time: 17:49:05 on Jun 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/src/LCD1602_Display {F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/src/LCD1602_Display/lcd1602_basemod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:05 on Jun 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/src/LCD1602_Display" F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/src/LCD1602_Display/lcd1602_basemod.v 
# -- Compiling module lcd1602_basemod
# 
# Top level modules:
# 	lcd1602_basemod
# End time: 17:49:05 on Jun 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/dev/../src/TestBench {F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/dev/../src/TestBench/lcd1602_basemod_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:05 on Jun 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/dev/../src/TestBench" F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/dev/../src/TestBench/lcd1602_basemod_tb.v 
# -- Compiling module lcd1602_basemod_tb
# 
# Top level modules:
# 	lcd1602_basemod_tb
# End time: 17:49:05 on Jun 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lcd1602_basemod_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lcd1602_basemod_tb 
# Start time: 17:49:05 on Jun 29,2019
# Loading work.lcd1602_basemod_tb
# Loading work.lcd1602_basemod
# Loading work.lcd1602_funcmod
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/dev/../src/TestBench/lcd1602_basemod_tb.v(46)
#    Time: 500000200 ns  Iteration: 0  Instance: /lcd1602_basemod_tb
# Break in Module lcd1602_basemod_tb at F:/FILE/FPGA/FPGA_Interface/06_Display/04_LCD1602Display/dev/../src/TestBench/lcd1602_basemod_tb.v line 46
# End time: 19:07:08 on Jun 29,2019, Elapsed time: 1:18:03
# Errors: 0, Warnings: 0
