

================================================================
== Vivado HLS Report for 'MaxPooling1_layer'
================================================================
* Date:           Thu Feb 22 01:24:16 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        minst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     8.723|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6127|  6127|  6127|  6127|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                           |  6126|  6126|      2042|          -|          -|     3|    no    |
        | + Loop 1.1                        |  2040|  2040|       170|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1                    |   168|   168|        14|          -|          -|    12|    no    |
        |   +++ Loop 1.1.1.1                |    12|    12|         6|          -|          -|     2|    no    |
        |    ++++ MaxPooling1_layer_label1  |     4|     4|         2|          -|          -|     2|    no    |
        +-----------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    184|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     34|
|Register         |        -|      -|     136|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     202|    457|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |run_fcmp_32ns_32ndEe_U45  |run_fcmp_32ns_32ndEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |channels_2_fu_184_p2  |     +    |      0|  0|   3|           2|           1|
    |column_1_1_fu_319_p2  |     +    |      0|  0|   6|           4|           1|
    |i_2_fu_343_p2         |     +    |      0|  0|   3|           2|           1|
    |j_2_fu_422_p2         |     +    |      0|  0|   3|           2|           1|
    |row_1_1_fu_264_p2     |     +    |      0|  0|   6|           4|           1|
    |tmp_15_fu_349_p2      |     +    |      0|  0|   7|           5|           5|
    |tmp_18_fu_428_p2      |     +    |      0|  0|   7|           5|           5|
    |tmp_23_fu_282_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_25_fu_402_p2      |     +    |      0|  0|  10|          10|          10|
    |tmp_26_fu_358_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_28_fu_437_p2      |     +    |      0|  0|  12|          12|          12|
    |tmp_16_fu_214_p2      |     -    |      0|  0|   8|           8|           8|
    |tmp_22_fu_248_p2      |     -    |      0|  0|   7|           7|           7|
    |tmp_24_fu_307_p2      |     -    |      0|  0|  10|          10|          10|
    |tmp_27_fu_383_p2      |     -    |      0|  0|  12|          12|          12|
    |exitcond1_fu_337_p2   |   icmp   |      0|  0|   2|           2|           3|
    |exitcond2_fu_313_p2   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_258_p2   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond4_fu_178_p2   |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_416_p2    |   icmp   |      0|  0|   2|           2|           3|
    |maxn_2_fu_447_p3      |  select  |      0|  0|  32|           1|          32|
    |pool1_output_d0       |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 184|         116|         171|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   4|          8|    1|          8|
    |channels_reg_90    |   3|          2|    2|          4|
    |column_1_reg_112   |   3|          2|    4|          8|
    |grp_fu_170_opcode  |   3|          3|    5|         15|
    |grp_fu_170_p0      |   3|          3|   32|         96|
    |grp_fu_170_p1      |   3|          3|   32|         96|
    |i_reg_124          |   3|          2|    2|          4|
    |j_reg_147          |   3|          2|    2|          4|
    |maxn_1_reg_158     |   3|          2|   32|         64|
    |maxn_reg_135       |   3|          2|   32|         64|
    |row_1_reg_101      |   3|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  34|         31|  148|        371|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |channels_2_reg_458   |   2|   0|    2|          0|
    |channels_reg_90      |   2|   0|    2|          0|
    |column_1_1_reg_494   |   4|   0|    4|          0|
    |column_1_reg_112     |   4|   0|    4|          0|
    |i_2_reg_507          |   2|   0|    2|          0|
    |i_reg_124            |   2|   0|    2|          0|
    |j_2_reg_520          |   2|   0|    2|          0|
    |j_reg_147            |   2|   0|    2|          0|
    |maxn_1_reg_158       |  32|   0|   32|          0|
    |maxn_reg_135         |  32|   0|   32|          0|
    |row_1_1_reg_476      |   4|   0|    4|          0|
    |row_1_reg_101        |   4|   0|    4|          0|
    |tmp_11_reg_499       |   4|   0|    5|          1|
    |tmp_23_cast_reg_463  |   6|   0|    9|          3|
    |tmp_24_reg_486       |   8|   0|   10|          2|
    |tmp_26_cast_reg_468  |   6|   0|    8|          2|
    |tmp_27_reg_512       |   9|   0|   12|          3|
    |tmp_s_reg_481        |   4|   0|    5|          1|
    +---------------------+----+----+-----+-----------+
    |Total                | 136|   0|  148|         12|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|ap_start               |  in |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|ap_done                | out |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|ap_idle                | out |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|ap_ready               | out |    1| ap_ctrl_hs | MaxPooling1_layer | return value |
|conv1_output_address0  | out |   11|  ap_memory |    conv1_output   |     array    |
|conv1_output_ce0       | out |    1|  ap_memory |    conv1_output   |     array    |
|conv1_output_q0        |  in |   32|  ap_memory |    conv1_output   |     array    |
|pool1_output_address0  | out |    9|  ap_memory |    pool1_output   |     array    |
|pool1_output_ce0       | out |    1|  ap_memory |    pool1_output   |     array    |
|pool1_output_we0       | out |    1|  ap_memory |    pool1_output   |     array    |
|pool1_output_d0        | out |   32|  ap_memory |    pool1_output   |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

