#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Feb 05 15:42:37 2015
# Process ID: 15772
# Log file: Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1/top.vdi
# Journal file: Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/xfft_0_synth_1/xfft_0.dcp' for cell 'fft'
INFO: [Project 1-454] Reading design checkpoint 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/ila_1_synth_1/ila_1.dcp' for cell 'ila'
INFO: [Project 1-454] Reading design checkpoint 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'mem0'
INFO: [Project 1-454] Reading design checkpoint 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/vio_1_synth_1/vio_1.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'mem1'
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 17 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/U0/clkin1_ibufg, from the path connected to top-level port: clk100 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1/.Xil/Vivado-15772-COM1598/dcp_4/clk_wiz_0.edf:281]
Parsing XDC File [z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/ila_1/constraints/ila.xdc] for cell 'ila'
Finished Parsing XDC File [z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/ila_1/constraints/ila.xdc] for cell 'ila'
Parsing XDC File [z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 943.867 ; gain = 414.816
Finished Parsing XDC File [z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/U0'
Parsing XDC File [z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/U0'
Finished Parsing XDC File [z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/U0'
Parsing XDC File [z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/vio_1/vio_1.xdc] for cell 'vio/inst'
Finished Parsing XDC File [z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/sources_1/ip/vio_1/vio_1.xdc] for cell 'vio/inst'
Parsing XDC File [Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/constrs_1/imports/sources/Nexys4_audio_id.xdc]
Finished Parsing XDC File [Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.srcs/constrs_1/imports/sources/Nexys4_audio_id.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/xfft_0_synth_1/xfft_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/ila_1_synth_1/ila_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/vio_1_synth_1/vio_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 172 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 172 instances

link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 945.113 ; gain = 759.594
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 949.281 ; gain = 0.219

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.cache/02bda3ad".
INFO: [Common 17-87] Messaging disabled: WARNING limit exceeded.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 962.852 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1a34ca922

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 962.852 ; gain = 13.570

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1cd72434a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 962.852 ; gain = 13.570

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 11 load pin(s).
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
INFO: [Opt 31-10] Eliminated 682 cells.
Phase 3 Constant Propagation | Checksum: 27ea4d0c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 962.852 ; gain = 13.570

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1256 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 406 unconnected cells.
Phase 4 Sweep | Checksum: 270778574

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 962.852 ; gain = 13.570
Ending Logic Optimization Task | Checksum: 270778574

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 962.852 ; gain = 13.570
Implement Debug Cores | Checksum: 1a34ca922
Logic Optimization | Checksum: 1ddced5f3

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 95 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 89 newly gated: 0 Total Ports: 190
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 19a9eecf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1192.523 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19a9eecf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1192.523 ; gain = 229.672
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1192.523 ; gain = 247.410
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1192.523 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.523 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 191f94af1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: e22b3705

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.772 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: e22b3705

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.810 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: e22b3705

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 1a897ce9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 1a897ce9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 444af1ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1192.523 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 444af1ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 444af1ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 093a71c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cfa7095a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 12bab0db6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 17239333c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 1afb70bcb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 142cf3c52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 142cf3c52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 142cf3c52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 142cf3c52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 142cf3c52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 142cf3c52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1fcab7803

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1fcab7803

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 22c0c30e5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2943caefe

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 2635505df

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1ccbc5757

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1af42ad9b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1af42ad9b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1af42ad9b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 14aa76d86

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 1f6a0cc97

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 5.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.1.2 updateTiming after Restore Best Placement | Checksum: 1f6a0cc97

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1192.523 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.471. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1f6a0cc97

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 1f6a0cc97

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1f6a0cc97

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1f6a0cc97

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 1f6a0cc97

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 15b81c15f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1192.523 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 15b81c15f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1192.523 ; gain = 0.000
Ending Placer Task | Checksum: 10b37ad8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1192.523 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1192.523 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1192.523 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1192.523 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1192.523 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13f21fd39

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1192.523 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13f21fd39

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1192.523 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: dd31895f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1214.730 ; gain = 22.207
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.935  | TNS=0      | WHS=-2.3   | THS=-177   |

Phase 2 Router Initialization | Checksum: dd31895f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1214.730 ; gain = 22.207

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f509442f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1214.730 ; gain = 22.207

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 640
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e1dfc82

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1214.730 ; gain = 22.207
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.567  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1536a646b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1214.730 ; gain = 22.207

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1590fb635

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 1214.730 ; gain = 22.207
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.567  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1590fb635

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1214.730 ; gain = 22.207
Phase 4 Rip-up And Reroute | Checksum: 1590fb635

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1214.730 ; gain = 22.207

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1590fb635

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1214.730 ; gain = 22.207
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.567  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1590fb635

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1214.730 ; gain = 22.207

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1590fb635

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1214.730 ; gain = 22.207

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1590fb635

Time (s): cpu = 00:01:03 ; elapsed = 00:00:49 . Memory (MB): peak = 1214.730 ; gain = 22.207
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.567  | TNS=0      | WHS=-1.74  | THS=-8.35  |

Phase 7 Post Hold Fix | Checksum: 58074c00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 1214.730 ; gain = 22.207

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.01924 %
  Global Horizontal Routing Utilization  = 2.08241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 58074c00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 1214.730 ; gain = 22.207

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 58074c00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 1214.730 ; gain = 22.207

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 48f849f3

Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.730 ; gain = 22.207

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 48f849f3

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.730 ; gain = 22.207
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.567  | TNS=0      | WHS=0.053  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 48f849f3

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.730 ; gain = 22.207
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 48f849f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.730 ; gain = 22.207

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:51 . Memory (MB): peak = 1214.730 ; gain = 22.207
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1214.730 ; gain = 22.207
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1214.730 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.730 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/jtobin/adc_fft_to_pc2/adc_fft_to_pc2.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Feb 05 15:46:26 2015...
