# Detailed description of TIM15 timer modes and registers

**Source**: Page 45, Chunk 210  
**Category**: Detailed description of TIM15 timer modes and registers  
**Chunk Index**: 210

---

RM0433 Contents
41.4.20 Slave mode â€“ combined reset + trigger mode . . . . . . . . . . . . . . . . . . 1796
41.4.21 DMA burst mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1796
41.4.22 Timer synchronization (TIM15) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1798
41.4.23 Using timer output as trigger for other timers (TIM16/TIM17) . . . . . . 1798
41.4.24 Debug mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1798
41.5 TIM15 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1799
41.5.1 TIM15 control register 1 (TIM15_CR1) . . . . . . . . . . . . . . . . . . . . . . . 1799
41.5.2 TIM15 control register 2 (TIM15_CR2) . . . . . . . . . . . . . . . . . . . . . . . 1800
41.5.3 TIM15 slave mode control register (TIM15_SMCR) . . . . . . . . . . . . . 1802
41.5.4 TIM15 DMA/interrupt enable register (TIM15_DIER) . . . . . . . . . . . . 1803
41.5.5 TIM15 status register (TIM15_SR) . . . . . . . . . . . . . . . . . . . . . . . . . . 1804
41.5.6 TIM15 event generation register (TIM15_EGR) . . . . . . . . . . . . . . . . 1806
41.5.7 TIM15 capture/compare mode register 1 (TIM15_CCMR1) . . . . . . . 1807
41.5.8 TIM15 capture/compare mode register 1 [alternate]
41.5.9 TIM15 capture/compare enable register (TIM15_CCER) . . . . . . . . . 1811
41.5.10 TIM15 counter (TIM15_CNT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1814

---

**AI Reasoning**: The content chunk focuses on the TIM15 timer, detailing its modes and registers. Grouping it under 'features/timers' makes it easy to locate for those interested in timer functionalities. The filename captures the essence of the content, emphasizing both the modes and registers of TIM15.
