.include "macros.s"

.section .text, "ax"  # 0x800058A0 - 0x800764A0 ; 0x00070C00


.global usr_put_initialize
usr_put_initialize:
/* 80015954 00012774  4E 80 00 20 */	blr

.global usr_puts_serial
usr_puts_serial:
/* 80015958 00012778  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8001595C 0001277C  7C 08 02 A6 */	mflr r0
/* 80015960 00012780  90 01 00 24 */	stw r0, 0x24(r1)
/* 80015964 00012784  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80015968 00012788  3B E0 00 00 */	li r31, 0x0
/* 8001596C 0001278C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80015970 00012790  93 A1 00 14 */	stw r29, 0x14(r1)
/* 80015974 00012794  7C 7D 1B 78 */	mr r29, r3
/* 80015978 00012798  38 60 00 00 */	li r3, 0x0
/* 8001597C 0001279C  48 00 00 30 */	b lbl_800159AC
lbl_80015980:
/* 80015980 000127A0  48 00 29 4D */	bl GetTRKConnected
/* 80015984 000127A4  9B C1 00 08 */	stb r30, 0x8(r1)
/* 80015988 000127A8  7C 7E 1B 78 */	mr r30, r3
/* 8001598C 000127AC  38 60 00 00 */	li r3, 0x0
/* 80015990 000127B0  9B E1 00 09 */	stb r31, 0x9(r1)
/* 80015994 000127B4  48 00 29 2D */	bl SetTRKConnected
/* 80015998 000127B8  38 61 00 08 */	addi r3, r1, 0x8
/* 8001599C 000127BC  48 02 7F 1D */	bl OSReport
/* 800159A0 000127C0  7F C3 F3 78 */	mr r3, r30
/* 800159A4 000127C4  48 00 29 1D */	bl SetTRKConnected
/* 800159A8 000127C8  38 60 00 00 */	li r3, 0x0
lbl_800159AC:
/* 800159AC 000127CC  2C 03 00 00 */	cmpwi r3, 0x0
/* 800159B0 000127D0  40 82 00 14 */	bne lbl_800159C4
/* 800159B4 000127D4  88 1D 00 00 */	lbz r0, 0x0(r29)
/* 800159B8 000127D8  3B BD 00 01 */	addi r29, r29, 0x1
/* 800159BC 000127DC  7C 1E 07 75 */	extsb. r30, r0
/* 800159C0 000127E0  40 82 FF C0 */	bne lbl_80015980
lbl_800159C4:
/* 800159C4 000127E4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800159C8 000127E8  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800159CC 000127EC  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800159D0 000127F0  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 800159D4 000127F4  7C 08 03 A6 */	mtlr r0
/* 800159D8 000127F8  38 21 00 20 */	addi r1, r1, 0x20
/* 800159DC 000127FC  4E 80 00 20 */	blr
