#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov  1 13:48:05 2018
# Process ID: 11356
# Current directory: C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.runs/synth_1
# Command line: vivado.exe -log led_driver_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_driver_tb.tcl
# Log file: C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.runs/synth_1/led_driver_tb.vds
# Journal file: C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source led_driver_tb.tcl -notrace
Command: synth_design -top led_driver_tb -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1948 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 357.422 ; gain = 98.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_driver_tb' [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver_tb.vhd:37]
INFO: [Synth 8-3491] module 'led_driver' declared at 'C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd:34' bound to instance 'DUT' of component 'led_driver' [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver_tb.vhd:80]
INFO: [Synth 8-638] synthesizing module 'led_driver' [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd:49]
INFO: [Synth 8-3491] module 'timer' declared at 'C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/timer.vhd:34' bound to instance 'module' of component 'timer' [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd:67]
INFO: [Synth 8-638] synthesizing module 'timer' [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/timer.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'timer' (1#1) [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/timer.vhd:45]
WARNING: [Synth 8-614] signal 't_timer' is read in the process but is not in the sensitivity list [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd:85]
WARNING: [Synth 8-3848] Net green in module/entity led_driver does not have driver. [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd:44]
WARNING: [Synth 8-3848] Net blue in module/entity led_driver does not have driver. [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd:45]
WARNING: [Synth 8-3848] Net t_alarm in module/entity led_driver does not have driver. [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd:62]
WARNING: [Synth 8-3848] Net t_speed in module/entity led_driver does not have driver. [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'led_driver' (2#1) [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd:49]
INFO: [Synth 8-3491] module 'timer' declared at 'C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/timer.vhd:34' bound to instance 'UUT' of component 'timer' [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver_tb.vhd:93]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver_tb.vhd:108]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver_tb.vhd:117]
WARNING: [Synth 8-3848] Net alarm in module/entity led_driver_tb does not have driver. [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver_tb.vhd:64]
WARNING: [Synth 8-3848] Net t_reset in module/entity led_driver_tb does not have driver. [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver_tb.vhd:73]
WARNING: [Synth 8-3848] Net t_alarm in module/entity led_driver_tb does not have driver. [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver_tb.vhd:74]
WARNING: [Synth 8-3848] Net t_speed in module/entity led_driver_tb does not have driver. [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver_tb.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'led_driver_tb' (3#1) [C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.srcs/sources_1/new/led_driver_tb.vhd:37]
WARNING: [Synth 8-3331] design timer has unconnected port t_alarm
WARNING: [Synth 8-3331] design timer has unconnected port t_speed[1]
WARNING: [Synth 8-3331] design timer has unconnected port t_speed[0]
WARNING: [Synth 8-3331] design led_driver has unconnected port green[7]
WARNING: [Synth 8-3331] design led_driver has unconnected port green[6]
WARNING: [Synth 8-3331] design led_driver has unconnected port green[5]
WARNING: [Synth 8-3331] design led_driver has unconnected port green[4]
WARNING: [Synth 8-3331] design led_driver has unconnected port green[3]
WARNING: [Synth 8-3331] design led_driver has unconnected port green[2]
WARNING: [Synth 8-3331] design led_driver has unconnected port green[1]
WARNING: [Synth 8-3331] design led_driver has unconnected port green[0]
WARNING: [Synth 8-3331] design led_driver has unconnected port blue[7]
WARNING: [Synth 8-3331] design led_driver has unconnected port blue[6]
WARNING: [Synth 8-3331] design led_driver has unconnected port blue[5]
WARNING: [Synth 8-3331] design led_driver has unconnected port blue[4]
WARNING: [Synth 8-3331] design led_driver has unconnected port blue[3]
WARNING: [Synth 8-3331] design led_driver has unconnected port blue[2]
WARNING: [Synth 8-3331] design led_driver has unconnected port blue[1]
WARNING: [Synth 8-3331] design led_driver has unconnected port blue[0]
WARNING: [Synth 8-3331] design led_driver has unconnected port iter
WARNING: [Synth 8-3331] design led_driver has unconnected port alarm
WARNING: [Synth 8-3331] design led_driver has unconnected port speed[1]
WARNING: [Synth 8-3331] design led_driver has unconnected port speed[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 412.266 ; gain = 153.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 412.266 ; gain = 153.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 412.266 ; gain = 153.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5545] ROM "v_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "red" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 412.266 ; gain = 153.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module timer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module led_driver 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "DUT/module/v_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DUT/module/v_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "UUT/v_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "UUT/v_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 530.406 ; gain = 271.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 530.406 ; gain = 271.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 530.406 ; gain = 271.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 530.406 ; gain = 271.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 530.406 ; gain = 271.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 530.406 ; gain = 271.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 530.406 ; gain = 271.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 530.406 ; gain = 271.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 530.406 ; gain = 271.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 530.406 ; gain = 271.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 530.406 ; gain = 271.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 530.406 ; gain = 271.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 639.980 ; gain = 394.387
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/waitee/Documents/koodit/vivado/HDL_based_design/led_driver/led_driver.runs/synth_1/led_driver_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_driver_tb_utilization_synth.rpt -pb led_driver_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 639.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  1 13:48:35 2018...
