/* Arbitrary ASM chart implementation to examine output timings */
module hw3p3 (clk, reset, X, Ya, Yb, Yc, Z1, Z2);
	
	// for you to implement
	
endmodule  // hw3p3


/* Testbench for Homework 3 Problem 3 */
module hw3p3_testbench ();
	
	// for you to implement
	
	hw3p3 dut (.*);
	
	initial begin
		
		// for you to implement
		
	end  // initial
	
endmodule  // hw3p3_testbench
