Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar  8 20:19:14 2025
| Host         : NeerajPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: Clock_1_kHz/my_clk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: Clock_25_MHz/my_clk_reg/Q (HIGH)

 There are 181 register/latch pins with no clock driven by root clock pin: Clock_6_25_MHz/my_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: part_c/clock_15Hz_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: part_c/clock_45Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 590 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.632        0.000                      0                  569        0.104        0.000                      0                  569        4.500        0.000                       0                   301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.632        0.000                      0                  569        0.104        0.000                      0                  569        4.500        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 square_movement/green_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square_movement/green_y_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.188ns (23.271%)  route 3.917ns (76.728%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.636     5.157    square_movement/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  square_movement/green_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  square_movement/green_x_reg[5]/Q
                         net (fo=15, routed)          1.531     7.144    square_movement/green_x_reg__0[5]
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  square_movement/green_y[5]_i_11/O
                         net (fo=2, routed)           0.849     8.117    square_movement/green_y[5]_i_11_n_0
    SLICE_X0Y43          LUT5 (Prop_lut5_I3_O)        0.152     8.269 f  square_movement/green_y[5]_i_8/O
                         net (fo=1, routed)           0.570     8.840    square_movement/green_y[5]_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.332     9.172 r  square_movement/green_y[5]_i_3/O
                         net (fo=1, routed)           0.292     9.464    square_movement/green_y[5]_i_3_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.588 r  square_movement/green_y[5]_i_1/O
                         net (fo=6, routed)           0.674    10.262    square_movement/green_y
    SLICE_X0Y44          FDPE                                         r  square_movement/green_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.519    14.860    square_movement/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  square_movement/green_y_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDPE (Setup_fdpe_C_CE)      -0.205    14.894    square_movement/green_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 square_movement/green_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square_movement/green_y_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.188ns (23.271%)  route 3.917ns (76.728%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.636     5.157    square_movement/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  square_movement/green_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  square_movement/green_x_reg[5]/Q
                         net (fo=15, routed)          1.531     7.144    square_movement/green_x_reg__0[5]
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  square_movement/green_y[5]_i_11/O
                         net (fo=2, routed)           0.849     8.117    square_movement/green_y[5]_i_11_n_0
    SLICE_X0Y43          LUT5 (Prop_lut5_I3_O)        0.152     8.269 f  square_movement/green_y[5]_i_8/O
                         net (fo=1, routed)           0.570     8.840    square_movement/green_y[5]_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.332     9.172 r  square_movement/green_y[5]_i_3/O
                         net (fo=1, routed)           0.292     9.464    square_movement/green_y[5]_i_3_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.588 r  square_movement/green_y[5]_i_1/O
                         net (fo=6, routed)           0.674    10.262    square_movement/green_y
    SLICE_X0Y44          FDCE                                         r  square_movement/green_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.519    14.860    square_movement/clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  square_movement/green_y_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDCE (Setup_fdce_C_CE)      -0.205    14.894    square_movement/green_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 square_movement/green_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square_movement/green_y_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.188ns (23.271%)  route 3.917ns (76.728%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.636     5.157    square_movement/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  square_movement/green_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  square_movement/green_x_reg[5]/Q
                         net (fo=15, routed)          1.531     7.144    square_movement/green_x_reg__0[5]
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  square_movement/green_y[5]_i_11/O
                         net (fo=2, routed)           0.849     8.117    square_movement/green_y[5]_i_11_n_0
    SLICE_X0Y43          LUT5 (Prop_lut5_I3_O)        0.152     8.269 f  square_movement/green_y[5]_i_8/O
                         net (fo=1, routed)           0.570     8.840    square_movement/green_y[5]_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.332     9.172 r  square_movement/green_y[5]_i_3/O
                         net (fo=1, routed)           0.292     9.464    square_movement/green_y[5]_i_3_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.588 r  square_movement/green_y[5]_i_1/O
                         net (fo=6, routed)           0.674    10.262    square_movement/green_y
    SLICE_X0Y44          FDPE                                         r  square_movement/green_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.519    14.860    square_movement/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  square_movement/green_y_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDPE (Setup_fdpe_C_CE)      -0.205    14.894    square_movement/green_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 square_movement/green_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square_movement/green_y_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.188ns (23.271%)  route 3.917ns (76.728%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.636     5.157    square_movement/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  square_movement/green_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  square_movement/green_x_reg[5]/Q
                         net (fo=15, routed)          1.531     7.144    square_movement/green_x_reg__0[5]
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  square_movement/green_y[5]_i_11/O
                         net (fo=2, routed)           0.849     8.117    square_movement/green_y[5]_i_11_n_0
    SLICE_X0Y43          LUT5 (Prop_lut5_I3_O)        0.152     8.269 f  square_movement/green_y[5]_i_8/O
                         net (fo=1, routed)           0.570     8.840    square_movement/green_y[5]_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.332     9.172 r  square_movement/green_y[5]_i_3/O
                         net (fo=1, routed)           0.292     9.464    square_movement/green_y[5]_i_3_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.588 r  square_movement/green_y[5]_i_1/O
                         net (fo=6, routed)           0.674    10.262    square_movement/green_y
    SLICE_X0Y44          FDPE                                         r  square_movement/green_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.519    14.860    square_movement/clk_IBUF_BUFG
    SLICE_X0Y44          FDPE                                         r  square_movement/green_y_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDPE (Setup_fdpe_C_CE)      -0.205    14.894    square_movement/green_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 square_movement/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square_movement/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.338ns (43.437%)  route 3.044ns (56.563%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.631     5.152    square_movement/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  square_movement/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  square_movement/counter_reg[9]/Q
                         net (fo=3, routed)           1.059     6.730    square_movement/counter_reg[9]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.854 f  square_movement/green_x[6]_i_17/O
                         net (fo=1, routed)           0.485     7.338    square_movement/green_x[6]_i_17_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.462 r  square_movement/green_x[6]_i_12/O
                         net (fo=1, routed)           0.770     8.232    square_movement/green_x[6]_i_12_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.356 f  square_movement/green_x[6]_i_4/O
                         net (fo=25, routed)          0.731     9.087    square_movement/green_x[6]_i_4_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.211 r  square_movement/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.211    square_movement/counter[0]_i_5_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.744 r  square_movement/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.744    square_movement/counter_reg[0]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  square_movement/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.861    square_movement/counter_reg[4]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  square_movement/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    square_movement/counter_reg[8]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  square_movement/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    square_movement/counter_reg[12]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  square_movement/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    square_movement/counter_reg[16]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.535 r  square_movement/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.535    square_movement/counter_reg[20]_i_1_n_6
    SLICE_X2Y37          FDCE                                         r  square_movement/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.515    14.856    square_movement/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  square_movement/counter_reg[21]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.109    15.204    square_movement/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 square_movement/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square_movement/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.244ns (42.432%)  route 3.044ns (57.568%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.631     5.152    square_movement/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  square_movement/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  square_movement/counter_reg[9]/Q
                         net (fo=3, routed)           1.059     6.730    square_movement/counter_reg[9]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.854 f  square_movement/green_x[6]_i_17/O
                         net (fo=1, routed)           0.485     7.338    square_movement/green_x[6]_i_17_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.462 r  square_movement/green_x[6]_i_12/O
                         net (fo=1, routed)           0.770     8.232    square_movement/green_x[6]_i_12_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.356 f  square_movement/green_x[6]_i_4/O
                         net (fo=25, routed)          0.731     9.087    square_movement/green_x[6]_i_4_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.211 r  square_movement/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.211    square_movement/counter[0]_i_5_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.744 r  square_movement/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.744    square_movement/counter_reg[0]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  square_movement/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.861    square_movement/counter_reg[4]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  square_movement/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    square_movement/counter_reg[8]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  square_movement/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    square_movement/counter_reg[12]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  square_movement/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    square_movement/counter_reg[16]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.441 r  square_movement/counter_reg[20]_i_1/CO[2]
                         net (fo=1, routed)           0.000    10.441    square_movement/counter_reg[20]_i_1_n_1
    SLICE_X2Y37          FDCE                                         r  square_movement/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.515    14.856    square_movement/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  square_movement/counter_reg[22]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.094    15.189    square_movement/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 square_movement/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square_movement/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 2.234ns (42.323%)  route 3.044ns (57.677%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.631     5.152    square_movement/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  square_movement/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  square_movement/counter_reg[9]/Q
                         net (fo=3, routed)           1.059     6.730    square_movement/counter_reg[9]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.854 f  square_movement/green_x[6]_i_17/O
                         net (fo=1, routed)           0.485     7.338    square_movement/green_x[6]_i_17_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.462 r  square_movement/green_x[6]_i_12/O
                         net (fo=1, routed)           0.770     8.232    square_movement/green_x[6]_i_12_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.356 f  square_movement/green_x[6]_i_4/O
                         net (fo=25, routed)          0.731     9.087    square_movement/green_x[6]_i_4_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.211 r  square_movement/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.211    square_movement/counter[0]_i_5_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.744 r  square_movement/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.744    square_movement/counter_reg[0]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  square_movement/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.861    square_movement/counter_reg[4]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  square_movement/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    square_movement/counter_reg[8]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  square_movement/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    square_movement/counter_reg[12]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  square_movement/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    square_movement/counter_reg[16]_i_1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.431 r  square_movement/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.431    square_movement/counter_reg[20]_i_1_n_7
    SLICE_X2Y37          FDCE                                         r  square_movement/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.515    14.856    square_movement/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  square_movement/counter_reg[20]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.109    15.204    square_movement/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 square_movement/green_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square_movement/green_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.188ns (23.942%)  route 3.774ns (76.058%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.636     5.157    square_movement/clk_IBUF_BUFG
    SLICE_X1Y40          FDCE                                         r  square_movement/green_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  square_movement/green_x_reg[5]/Q
                         net (fo=15, routed)          1.531     7.144    square_movement/green_x_reg__0[5]
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.268 r  square_movement/green_y[5]_i_11/O
                         net (fo=2, routed)           0.849     8.117    square_movement/green_y[5]_i_11_n_0
    SLICE_X0Y43          LUT5 (Prop_lut5_I3_O)        0.152     8.269 f  square_movement/green_y[5]_i_8/O
                         net (fo=1, routed)           0.570     8.840    square_movement/green_y[5]_i_8_n_0
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.332     9.172 r  square_movement/green_y[5]_i_3/O
                         net (fo=1, routed)           0.292     9.464    square_movement/green_y[5]_i_3_n_0
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.124     9.588 r  square_movement/green_y[5]_i_1/O
                         net (fo=6, routed)           0.531    10.119    square_movement/green_y
    SLICE_X0Y43          FDCE                                         r  square_movement/green_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.519    14.860    square_movement/clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  square_movement/green_y_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.894    square_movement/green_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 square_movement/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square_movement/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.221ns (42.181%)  route 3.044ns (57.819%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.631     5.152    square_movement/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  square_movement/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  square_movement/counter_reg[9]/Q
                         net (fo=3, routed)           1.059     6.730    square_movement/counter_reg[9]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.854 f  square_movement/green_x[6]_i_17/O
                         net (fo=1, routed)           0.485     7.338    square_movement/green_x[6]_i_17_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.462 r  square_movement/green_x[6]_i_12/O
                         net (fo=1, routed)           0.770     8.232    square_movement/green_x[6]_i_12_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.356 f  square_movement/green_x[6]_i_4/O
                         net (fo=25, routed)          0.731     9.087    square_movement/green_x[6]_i_4_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.211 r  square_movement/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.211    square_movement/counter[0]_i_5_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.744 r  square_movement/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.744    square_movement/counter_reg[0]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  square_movement/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.861    square_movement/counter_reg[4]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  square_movement/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    square_movement/counter_reg[8]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  square_movement/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    square_movement/counter_reg[12]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.418 r  square_movement/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.418    square_movement/counter_reg[16]_i_1_n_6
    SLICE_X2Y36          FDCE                                         r  square_movement/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.514    14.855    square_movement/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  square_movement/counter_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.109    15.203    square_movement/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 square_movement/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            square_movement/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 2.213ns (42.093%)  route 3.044ns (57.907%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.631     5.152    square_movement/clk_IBUF_BUFG
    SLICE_X2Y34          FDCE                                         r  square_movement/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.518     5.670 f  square_movement/counter_reg[9]/Q
                         net (fo=3, routed)           1.059     6.730    square_movement/counter_reg[9]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.854 f  square_movement/green_x[6]_i_17/O
                         net (fo=1, routed)           0.485     7.338    square_movement/green_x[6]_i_17_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.462 r  square_movement/green_x[6]_i_12/O
                         net (fo=1, routed)           0.770     8.232    square_movement/green_x[6]_i_12_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.356 f  square_movement/green_x[6]_i_4/O
                         net (fo=25, routed)          0.731     9.087    square_movement/green_x[6]_i_4_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.124     9.211 r  square_movement/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     9.211    square_movement/counter[0]_i_5_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.744 r  square_movement/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.744    square_movement/counter_reg[0]_i_1_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.861 r  square_movement/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.861    square_movement/counter_reg[4]_i_1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.978 r  square_movement/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    square_movement/counter_reg[8]_i_1_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.095 r  square_movement/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    square_movement/counter_reg[12]_i_1_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.410 r  square_movement/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.410    square_movement/counter_reg[16]_i_1_n_4
    SLICE_X2Y36          FDCE                                         r  square_movement/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.514    14.855    square_movement/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  square_movement/counter_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.109    15.203    square_movement/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Clock_6_25_MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_6_25_MHz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.391%)  route 0.122ns (25.609%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.564     1.447    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  Clock_6_25_MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_6_25_MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.122     1.710    Clock_6_25_MHz/count_reg[18]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  Clock_6_25_MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    Clock_6_25_MHz/count_reg[16]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  Clock_6_25_MHz/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    Clock_6_25_MHz/count_reg[20]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  Clock_6_25_MHz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.959    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  Clock_6_25_MHz/count_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    Clock_6_25_MHz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Clock_6_25_MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_6_25_MHz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.968%)  route 0.122ns (25.032%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.564     1.447    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  Clock_6_25_MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_6_25_MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.122     1.710    Clock_6_25_MHz/count_reg[18]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  Clock_6_25_MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    Clock_6_25_MHz/count_reg[16]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  Clock_6_25_MHz/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    Clock_6_25_MHz/count_reg[20]_i_1_n_5
    SLICE_X29Y50         FDRE                                         r  Clock_6_25_MHz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.959    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  Clock_6_25_MHz/count_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    Clock_6_25_MHz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Clock_6_25_MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_6_25_MHz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.187%)  route 0.122ns (23.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.564     1.447    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  Clock_6_25_MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_6_25_MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.122     1.710    Clock_6_25_MHz/count_reg[18]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  Clock_6_25_MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    Clock_6_25_MHz/count_reg[16]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  Clock_6_25_MHz/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    Clock_6_25_MHz/count_reg[20]_i_1_n_6
    SLICE_X29Y50         FDRE                                         r  Clock_6_25_MHz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.959    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  Clock_6_25_MHz/count_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    Clock_6_25_MHz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Clock_6_25_MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_6_25_MHz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.187%)  route 0.122ns (23.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.564     1.447    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  Clock_6_25_MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_6_25_MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.122     1.710    Clock_6_25_MHz/count_reg[18]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  Clock_6_25_MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    Clock_6_25_MHz/count_reg[16]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  Clock_6_25_MHz/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    Clock_6_25_MHz/count_reg[20]_i_1_n_4
    SLICE_X29Y50         FDRE                                         r  Clock_6_25_MHz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.959    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  Clock_6_25_MHz/count_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    Clock_6_25_MHz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Clock_6_25_MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_6_25_MHz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.326%)  route 0.122ns (23.674%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.564     1.447    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  Clock_6_25_MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_6_25_MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.122     1.710    Clock_6_25_MHz/count_reg[18]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  Clock_6_25_MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    Clock_6_25_MHz/count_reg[16]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  Clock_6_25_MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    Clock_6_25_MHz/count_reg[20]_i_1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  Clock_6_25_MHz/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    Clock_6_25_MHz/count_reg[24]_i_1_n_7
    SLICE_X29Y51         FDRE                                         r  Clock_6_25_MHz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.959    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  Clock_6_25_MHz/count_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    Clock_6_25_MHz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Clock_6_25_MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_6_25_MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.820%)  route 0.122ns (23.180%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.564     1.447    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  Clock_6_25_MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_6_25_MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.122     1.710    Clock_6_25_MHz/count_reg[18]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  Clock_6_25_MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    Clock_6_25_MHz/count_reg[16]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  Clock_6_25_MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    Clock_6_25_MHz/count_reg[20]_i_1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  Clock_6_25_MHz/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    Clock_6_25_MHz/count_reg[24]_i_1_n_5
    SLICE_X29Y51         FDRE                                         r  Clock_6_25_MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.959    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  Clock_6_25_MHz/count_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    Clock_6_25_MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 part_c/db/btn_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            part_c/db/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.587     1.470    part_c/db/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  part_c/db/btn_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  part_c/db/btn_sync_reg/Q
                         net (fo=2, routed)           0.111     1.722    part_c/db/btn_sync
    SLICE_X6Y32          LUT3 (Prop_lut3_I2_O)        0.045     1.767 r  part_c/db/btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.767    part_c/db/btn_out_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  part_c/db/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.856     1.983    part_c/db/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  part_c/db/btn_out_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.120     1.604    part_c/db/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 select_frequency/Clock_5_Hz/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            select_frequency/Clock_5_Hz/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.303%)  route 0.315ns (57.697%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.563     1.446    select_frequency/Clock_5_Hz/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  select_frequency/Clock_5_Hz/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  select_frequency/Clock_5_Hz/count_reg[30]/Q
                         net (fo=2, routed)           0.069     1.657    select_frequency/Clock_5_Hz/count_reg[30]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.702 r  select_frequency/Clock_5_Hz/count[0]_i_6__3/O
                         net (fo=2, routed)           0.246     1.947    select_frequency/Clock_5_Hz/count[0]_i_6__3_n_0
    SLICE_X34Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.992 r  select_frequency/Clock_5_Hz/my_clk_i_1__2/O
                         net (fo=1, routed)           0.000     1.992    select_frequency/Clock_5_Hz/my_clk_i_1__2_n_0
    SLICE_X34Y41         FDRE                                         r  select_frequency/Clock_5_Hz/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.830     1.957    select_frequency/Clock_5_Hz/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  select_frequency/Clock_5_Hz/my_clk_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.120     1.828    select_frequency/Clock_5_Hz/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Clock_6_25_MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_6_25_MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.869%)  route 0.122ns (22.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.564     1.447    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  Clock_6_25_MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_6_25_MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.122     1.710    Clock_6_25_MHz/count_reg[18]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  Clock_6_25_MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    Clock_6_25_MHz/count_reg[16]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  Clock_6_25_MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    Clock_6_25_MHz/count_reg[20]_i_1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.999 r  Clock_6_25_MHz/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.999    Clock_6_25_MHz/count_reg[24]_i_1_n_6
    SLICE_X29Y51         FDRE                                         r  Clock_6_25_MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.959    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  Clock_6_25_MHz/count_reg[25]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    Clock_6_25_MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Clock_6_25_MHz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_6_25_MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.869%)  route 0.122ns (22.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.564     1.447    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  Clock_6_25_MHz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_6_25_MHz/count_reg[18]/Q
                         net (fo=3, routed)           0.122     1.710    Clock_6_25_MHz/count_reg[18]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  Clock_6_25_MHz/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    Clock_6_25_MHz/count_reg[16]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  Clock_6_25_MHz/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    Clock_6_25_MHz/count_reg[20]_i_1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.999 r  Clock_6_25_MHz/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.999    Clock_6_25_MHz/count_reg[24]_i_1_n_4
    SLICE_X29Y51         FDRE                                         r  Clock_6_25_MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.832     1.959    Clock_6_25_MHz/clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  Clock_6_25_MHz/count_reg[27]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    Clock_6_25_MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   Clock_1_kHz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y44   Clock_1_kHz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y44   Clock_1_kHz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   Clock_1_kHz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   Clock_1_kHz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   Clock_1_kHz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y45   Clock_1_kHz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   Clock_1_kHz/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   Clock_1_kHz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   Clock_1_kHz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   Clock_1_kHz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   Clock_1_kHz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   Clock_1_kHz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   Clock_1_kHz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   Clock_1_kHz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   Clock_1_kHz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   Clock_1_kHz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   Clock_1_kHz/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   Clock_1_kHz/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32   Clock_25_MHz/count_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32   Clock_25_MHz/count_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32   Clock_25_MHz/count_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32   Clock_25_MHz/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33   Clock_25_MHz/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33   Clock_25_MHz/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33   Clock_25_MHz/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33   Clock_25_MHz/count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y27   Clock_25_MHz/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y27   Clock_25_MHz/count_reg[5]/C



