Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 10 17:45:50 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 467 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.337        0.000                      0                  180        0.167        0.000                      0                  180        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.337        0.000                      0                  104        0.167        0.000                      0                  104        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.600        0.000                      0                   76        0.699        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.927ns (28.726%)  route 2.300ns (71.274%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/Q
                         net (fo=6, routed)           0.736     6.294    kd/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[3]
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.296     6.590 f  kd/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           0.883     7.473    kd/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I4_O)        0.153     7.626 r  kd/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.681     8.307    kd/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X52Y55         FDCE (Setup_fdce_C_CE)      -0.376    14.644    kd/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.927ns (28.726%)  route 2.300ns (71.274%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/Q
                         net (fo=6, routed)           0.736     6.294    kd/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[3]
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.296     6.590 f  kd/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           0.883     7.473    kd/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I4_O)        0.153     7.626 r  kd/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.681     8.307    kd/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X52Y55         FDCE (Setup_fdce_C_CE)      -0.376    14.644    kd/inst/inst/Ps2Interface_i/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.927ns (28.726%)  route 2.300ns (71.274%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/Q
                         net (fo=6, routed)           0.736     6.294    kd/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[3]
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.296     6.590 f  kd/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           0.883     7.473    kd/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I4_O)        0.153     7.626 r  kd/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.681     8.307    kd/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X52Y55         FDCE (Setup_fdce_C_CE)      -0.376    14.644    kd/inst/inst/Ps2Interface_i/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.927ns (28.726%)  route 2.300ns (71.274%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/Q
                         net (fo=6, routed)           0.736     6.294    kd/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[3]
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.296     6.590 f  kd/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           0.883     7.473    kd/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I4_O)        0.153     7.626 r  kd/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.681     8.307    kd/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X52Y55         FDCE (Setup_fdce_C_CE)      -0.376    14.644    kd/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.927ns (28.726%)  route 2.300ns (71.274%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/Q
                         net (fo=6, routed)           0.736     6.294    kd/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[3]
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.296     6.590 f  kd/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           0.883     7.473    kd/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I4_O)        0.153     7.626 r  kd/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.681     8.307    kd/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X52Y55         FDCE (Setup_fdce_C_CE)      -0.376    14.644    kd/inst/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.927ns (28.726%)  route 2.300ns (71.274%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/Q
                         net (fo=6, routed)           0.736     6.294    kd/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[3]
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.296     6.590 f  kd/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           0.883     7.473    kd/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I4_O)        0.153     7.626 r  kd/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.681     8.307    kd/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X52Y55         FDCE (Setup_fdce_C_CE)      -0.376    14.644    kd/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.927ns (28.726%)  route 2.300ns (71.274%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/Q
                         net (fo=6, routed)           0.736     6.294    kd/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[3]
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.296     6.590 f  kd/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           0.883     7.473    kd/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I4_O)        0.153     7.626 r  kd/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.681     8.307    kd/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X52Y55         FDCE (Setup_fdce_C_CE)      -0.376    14.644    kd/inst/inst/Ps2Interface_i/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 kd/inst/inst/Ps2Interface_i/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.191ns (33.426%)  route 2.372ns (66.574%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.558     5.079    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y54         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  kd/inst/inst/Ps2Interface_i/counter_reg[13]/Q
                         net (fo=6, routed)           0.857     6.355    kd/inst/inst/Ps2Interface_i/counter[13]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.320     6.675 r  kd/inst/inst/Ps2Interface_i/counter[13]_i_4/O
                         net (fo=1, routed)           0.845     7.520    kd/inst/inst/Ps2Interface_i/counter[13]_i_4_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.328     7.848 f  kd/inst/inst/Ps2Interface_i/counter[13]_i_3/O
                         net (fo=14, routed)          0.670     8.518    kd/inst/inst/Ps2Interface_i/counter[13]_i_3_n_0
    SLICE_X49Y53         LUT4 (Prop_lut4_I3_O)        0.124     8.642 r  kd/inst/inst/Ps2Interface_i/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.642    kd/inst/inst/Ps2Interface_i/counter[7]_i_1_n_0
    SLICE_X49Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.441    14.782    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y53         FDCE (Setup_fdce_C_D)        0.029    15.048    kd/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.406    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 kd/inst/inst/Ps2Interface_i/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.191ns (33.618%)  route 2.352ns (66.382%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.558     5.079    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y54         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  kd/inst/inst/Ps2Interface_i/counter_reg[13]/Q
                         net (fo=6, routed)           0.857     6.355    kd/inst/inst/Ps2Interface_i/counter[13]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.320     6.675 r  kd/inst/inst/Ps2Interface_i/counter[13]_i_4/O
                         net (fo=1, routed)           0.845     7.520    kd/inst/inst/Ps2Interface_i/counter[13]_i_4_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.328     7.848 f  kd/inst/inst/Ps2Interface_i/counter[13]_i_3/O
                         net (fo=14, routed)          0.649     8.498    kd/inst/inst/Ps2Interface_i/counter[13]_i_3_n_0
    SLICE_X49Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.622 r  kd/inst/inst/Ps2Interface_i/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.622    kd/inst/inst/Ps2Interface_i/counter[3]_i_1_n_0
    SLICE_X49Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y52         FDCE (Setup_fdce_C_D)        0.031    15.051    kd/inst/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 kd/inst/inst/Ps2Interface_i/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.191ns (33.627%)  route 2.351ns (66.373%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.558     5.079    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y54         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.419     5.498 r  kd/inst/inst/Ps2Interface_i/counter_reg[13]/Q
                         net (fo=6, routed)           0.857     6.355    kd/inst/inst/Ps2Interface_i/counter[13]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.320     6.675 r  kd/inst/inst/Ps2Interface_i/counter[13]_i_4/O
                         net (fo=1, routed)           0.845     7.520    kd/inst/inst/Ps2Interface_i/counter[13]_i_4_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.328     7.848 f  kd/inst/inst/Ps2Interface_i/counter[13]_i_3/O
                         net (fo=14, routed)          0.648     8.497    kd/inst/inst/Ps2Interface_i/counter[13]_i_3_n_0
    SLICE_X49Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.621 r  kd/inst/inst/Ps2Interface_i/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.621    kd/inst/inst/Ps2Interface_i/counter[4]_i_1_n_0
    SLICE_X49Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y52         FDCE (Setup_fdce_C_D)        0.032    15.052    kd/inst/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  6.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a1/CLK
    SLICE_X40Y50         FDRE                                         r  a1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  a1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.098     1.684    a1/shift_reg[1]
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.048     1.732 r  a1/pb_out_i_1/O
                         net (fo=1, routed)           0.000     1.732    a2/pb_out_reg_0
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.107     1.565    a2/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a1/CLK
    SLICE_X40Y50         FDRE                                         r  a1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  a1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.098     1.684    a1/shift_reg[1]
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.729 r  a1/pb_debounced/O
                         net (fo=1, routed)           0.000     1.729    a2/rst1
    SLICE_X41Y50         FDRE                                         r  a2/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_in_delay_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.091     1.549    a2/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.760%)  route 0.131ns (48.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X53Y54         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.131     1.720    kd/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X52Y55         FDCE (Hold_fdce_C_D)         0.076     1.539    kd/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.561     1.444    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.131     1.717    kd/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  kd/inst/inst/Ps2Interface_i/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    kd/inst/inst/Ps2Interface_i/clk_count[0]_i_1_n_0
    SLICE_X46Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X46Y57         FDCE (Hold_fdce_C_D)         0.120     1.577    kd/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.561     1.444    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.083     1.691    kd/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.736 r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.736    kd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X47Y57         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y57         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.501     1.457    
    SLICE_X47Y57         FDPE (Hold_fdpe_C_D)         0.092     1.549    kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.561     1.444    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.135     1.721    kd/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X46Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.766 r  kd/inst/inst/Ps2Interface_i/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    kd/inst/inst/Ps2Interface_i/clk_count[1]_i_1_n_0
    SLICE_X46Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X46Y57         FDCE (Hold_fdce_C_D)         0.121     1.578    kd/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.561     1.444    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.084     1.692    kd/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  kd/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.737    kd/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X47Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X47Y57         FDCE (Hold_fdce_C_D)         0.091     1.548    kd/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.143     1.732    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[5]
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X52Y56         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y56         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X52Y56         FDPE (Hold_fdpe_C_D)         0.121     1.584    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.630%)  route 0.114ns (35.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  kd/inst/inst/Ps2Interface_i/frame_reg[10]/Q
                         net (fo=1, routed)           0.114     1.726    kd/inst/inst/Ps2Interface_i/frame_reg_n_0_[10]
    SLICE_X52Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.771 r  kd/inst/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.771    kd/inst/inst/Ps2Interface_i/p_1_in[9]
    SLICE_X52Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X52Y53         FDCE (Hold_fdce_C_D)         0.121     1.568    kd/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y55         FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDPE (Prop_fdpe_C_Q)         0.128     1.573 r  kd/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.069     1.642    kd/inst/inst/Ps2Interface_i/data_inter
    SLICE_X47Y55         LUT6 (Prop_lut6_I4_O)        0.099     1.741 r  kd/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.741    kd/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X47Y55         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.959    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y55         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y55         FDPE (Hold_fdpe_C_D)         0.091     1.536    kd/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y50   a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y50   a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y50   a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y50   a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y50   a2/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y56   kd/inst/inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   a1/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   a1/shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   a1/shift_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   a1/shift_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   a1/shift_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   a2/pb_in_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   a1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   a1/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   a1/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   a2/pb_in_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   a2/pb_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y57   kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   kd/inst/inst/Ps2Interface_i/clk_inter_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.419ns (15.266%)  route 2.326ns (84.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555     5.076    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          2.326     7.821    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X47Y57         FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.437    14.778    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X47Y57         FDCE (Recov_fdce_C_CLR)     -0.580    14.421    kd/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.419ns (15.266%)  route 2.326ns (84.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555     5.076    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          2.326     7.821    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X47Y57         FDPE                                         f  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.437    14.778    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y57         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X47Y57         FDPE (Recov_fdpe_C_PRE)     -0.534    14.467    kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.419ns (15.266%)  route 2.326ns (84.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555     5.076    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          2.326     7.821    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X46Y57         FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.437    14.778    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.494    14.507    kd/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.419ns (15.266%)  route 2.326ns (84.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555     5.076    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          2.326     7.821    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X46Y57         FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.437    14.778    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.494    14.507    kd/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.419ns (15.266%)  route 2.326ns (84.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555     5.076    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          2.326     7.821    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X46Y57         FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.437    14.778    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y57         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.494    14.507    kd/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.419ns (15.266%)  route 2.326ns (84.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555     5.076    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          2.326     7.821    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X46Y57         FDPE                                         f  kd/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.437    14.778    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y57         FDPE                                         r  kd/inst/inst/Ps2Interface_i/clk_inter_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X46Y57         FDPE (Recov_fdpe_C_PRE)     -0.494    14.507    kd/inst/inst/Ps2Interface_i/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.419ns (16.106%)  route 2.183ns (83.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555     5.076    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          2.183     7.677    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X47Y55         FDPE                                         f  kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y55         FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y55         FDPE (Recov_fdpe_C_PRE)     -0.534    14.468    kd/inst/inst/Ps2Interface_i/data_inter_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.790    

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.419ns (16.106%)  route 2.183ns (83.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555     5.076    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          2.183     7.677    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X47Y55         FDPE                                         f  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y55         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X47Y55         FDPE (Recov_fdpe_C_PRE)     -0.534    14.468    kd/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.790    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.419ns (16.106%)  route 2.183ns (83.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555     5.076    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          2.183     7.677    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X46Y55         FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y55         FDCE (Recov_fdce_C_CLR)     -0.494    14.508    kd/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.419ns (16.106%)  route 2.183ns (83.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.555     5.076    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          2.183     7.677    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X46Y55         FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.438    14.779    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y55         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X46Y55         FDCE (Recov_fdce_C_CLR)     -0.494    14.508    kd/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  6.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.128ns (21.613%)  route 0.464ns (78.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          0.464     2.037    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X49Y52         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y52         FDCE (Remov_fdce_C_CLR)     -0.146     1.338    kd/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.128ns (21.613%)  route 0.464ns (78.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          0.464     2.037    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X49Y52         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y52         FDCE (Remov_fdce_C_CLR)     -0.146     1.338    kd/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.128ns (21.613%)  route 0.464ns (78.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          0.464     2.037    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X49Y52         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y52         FDCE (Remov_fdce_C_CLR)     -0.146     1.338    kd/inst/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.128ns (21.613%)  route 0.464ns (78.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          0.464     2.037    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X49Y52         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y52         FDCE (Remov_fdce_C_CLR)     -0.146     1.338    kd/inst/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.367%)  route 0.533ns (80.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          0.533     2.106    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X50Y53         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X50Y53         FDCE (Remov_fdce_C_CLR)     -0.121     1.363    kd/inst/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.367%)  route 0.533ns (80.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          0.533     2.106    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X50Y53         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X50Y53         FDCE (Remov_fdce_C_CLR)     -0.121     1.363    kd/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.128ns (19.526%)  route 0.528ns (80.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          0.528     2.101    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X49Y53         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.833     1.961    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X49Y53         FDCE (Remov_fdce_C_CLR)     -0.146     1.337    kd/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.128ns (19.526%)  route 0.528ns (80.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          0.528     2.101    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X49Y53         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.833     1.961    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X49Y53         FDCE (Remov_fdce_C_CLR)     -0.146     1.337    kd/inst/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.367%)  route 0.533ns (80.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          0.533     2.106    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X51Y53         FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X51Y53         FDCE (Remov_fdce_C_CLR)     -0.146     1.338    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.367%)  route 0.533ns (80.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    a2/CLK
    SLICE_X41Y50         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  a2/pb_out_reg/Q
                         net (fo=80, routed)          0.533     2.106    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X51Y53         FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.962    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y53         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X51Y53         FDCE (Remov_fdce_C_CLR)     -0.146     1.338    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.768    





