# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../General_Training.srcs/sources_1/new/Training.vhd" \

# Do not sort compile order
nosort
