$date
	Sun Oct 23 03:39:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#844742
b100 &
b100 %
1$
b100 !
1"
#844743
0"
#844746
b10 &
b10 %
#844750
b1 &
1#
b1 %
#844754
b0 &
b0 %
0#
0$
#1832955
b11110 !
1"
#1832958
b11110 &
b11110 %
1$
#1832959
0"
#1832962
b1111 &
b1111 %
#1832966
b101110 &
b101110 %
#1832970
b10111 &
b10111 %
#1832974
b1000110 &
b1000110 %
#1832978
b100011 &
b100011 %
#1832982
b1101010 &
b1101010 %
#1832986
b110101 &
b110101 %
#1832990
b10100000 &
b10100000 %
#1832994
b1010000 &
b1010000 %
#1832998
b101000 &
b101000 %
#1833002
b10100 &
b10100 %
#1833006
b1010 &
b1010 %
#1833010
b101 &
b101 %
#1833014
b10000 &
b10000 %
#1833018
b1000 &
b1000 %
#1833022
b100 &
b100 %
#1833026
b10 &
b10 %
#1833030
b1 &
1#
b1 %
#1833034
b0 &
b0 %
0#
0$
#2813215
b10 !
1"
#2813218
b10 &
b10 %
1$
#2813219
0"
#2813222
b1 &
1#
b1 %
#2813226
b0 &
b0 %
0#
0$
#4500012
