<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-2" LaunchTime="1720700529">
  <File Type="PA-TCL" Name="zynq_blk_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="zynq_blk_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="zynq_blk_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="zynq_blk_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="zynq_blk_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="zynq_blk_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/tdc_control.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/hit_src_chg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/zynq_blk/zynq_blk.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/zynq_blk/hdl/zynq_blk_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="zynq_blk_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/tdc.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/tdc.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_smartconnect_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_TDCchannel_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_TDCchannel_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_tdc_ctl_fromps_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_tdc_control_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_hit_src_chg_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="zynq_blk_hit_src_chg_1_0"/>
</GenRun>
