{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761380527085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 03:22:06 2025 " "Processing started: Sat Oct 25 03:22:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761380527086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761380527086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761380527086 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761380528765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761380529951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761380529951 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1761380529981 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1761380529982 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1761380533868 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761380534725 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761380534770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761380553452 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761380553452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.995 " "Worst-case setup slack is -26.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380553457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380553457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.995         -487860.693 iCLK  " "  -26.995         -487860.693 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380553457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761380553457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.408 " "Worst-case hold slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380553796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380553796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 iCLK  " "    0.408               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380553796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761380553796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761380553809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761380553822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380553863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380553863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380553863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761380553863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -26.995 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -26.995" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556670 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380556670 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -26.995 (VIOLATED) " "Path #1: Setup slack is -26.995 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:FETCH_PC\|s_PC_current\[7\] " "From Node    : fetch:FETCH_PC\|s_PC_current\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q " "To Node      : RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      3.081  R        clock network delay " "     3.081      3.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.313      0.232     uTco  fetch:FETCH_PC\|s_PC_current\[7\] " "     3.313      0.232     uTco  fetch:FETCH_PC\|s_PC_current\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.313      0.000 FF  CELL  FETCH_PC\|s_PC_current\[7\]\|q " "     3.313      0.000 FF  CELL  FETCH_PC\|s_PC_current\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.680      0.367 FF    IC  s_IMemAddr\[7\]~1\|datad " "     3.680      0.367 FF    IC  s_IMemAddr\[7\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.125 FF  CELL  s_IMemAddr\[7\]~1\|combout " "     3.805      0.125 FF  CELL  s_IMemAddr\[7\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.086      2.281 FF    IC  IMem\|ram~42805\|dataa " "     6.086      2.281 FF    IC  IMem\|ram~42805\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.510      0.424 FF  CELL  IMem\|ram~42805\|combout " "     6.510      0.424 FF  CELL  IMem\|ram~42805\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.778      0.268 FF    IC  IMem\|ram~42806\|datab " "     6.778      0.268 FF    IC  IMem\|ram~42806\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.170      0.392 FR  CELL  IMem\|ram~42806\|combout " "     7.170      0.392 FR  CELL  IMem\|ram~42806\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.976      3.806 RR    IC  IMem\|ram~42809\|datad " "    10.976      3.806 RR    IC  IMem\|ram~42809\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.131      0.155 RR  CELL  IMem\|ram~42809\|combout " "    11.131      0.155 RR  CELL  IMem\|ram~42809\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.366      0.235 RR    IC  IMem\|ram~42812\|dataa " "    11.366      0.235 RR    IC  IMem\|ram~42812\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.794      0.428 RF  CELL  IMem\|ram~42812\|combout " "    11.794      0.428 RF  CELL  IMem\|ram~42812\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.069      0.275 FF    IC  IMem\|ram~42813\|dataa " "    12.069      0.275 FF    IC  IMem\|ram~42813\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.473      0.404 FF  CELL  IMem\|ram~42813\|combout " "    12.473      0.404 FF  CELL  IMem\|ram~42813\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.740      0.267 FF    IC  IMem\|ram~42824\|datab " "    12.740      0.267 FF    IC  IMem\|ram~42824\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.144      0.404 FF  CELL  IMem\|ram~42824\|combout " "    13.144      0.404 FF  CELL  IMem\|ram~42824\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.370      0.226 FF    IC  IMem\|ram~42825\|datad " "    13.370      0.226 FF    IC  IMem\|ram~42825\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.495      0.125 FF  CELL  IMem\|ram~42825\|combout " "    13.495      0.125 FF  CELL  IMem\|ram~42825\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.219      0.724 FF    IC  IMem\|ram~42868\|datac " "    14.219      0.724 FF    IC  IMem\|ram~42868\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.500      0.281 FF  CELL  IMem\|ram~42868\|combout " "    14.500      0.281 FF  CELL  IMem\|ram~42868\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.726      0.226 FF    IC  IMem\|ram~42869\|datad " "    14.726      0.226 FF    IC  IMem\|ram~42869\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.851      0.125 FF  CELL  IMem\|ram~42869\|combout " "    14.851      0.125 FF  CELL  IMem\|ram~42869\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.078      0.227 FF    IC  IMem\|ram~43040\|datad " "    15.078      0.227 FF    IC  IMem\|ram~43040\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.203      0.125 FF  CELL  IMem\|ram~43040\|combout " "    15.203      0.125 FF  CELL  IMem\|ram~43040\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.977      1.774 FF    IC  s_ALU_A\[6\]~559\|dataa " "    16.977      1.774 FF    IC  s_ALU_A\[6\]~559\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.406      0.429 FR  CELL  s_ALU_A\[6\]~559\|combout " "    17.406      0.429 FR  CELL  s_ALU_A\[6\]~559\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.609      0.203 RR    IC  s_ALU_A\[6\]~560\|datad " "    17.609      0.203 RR    IC  s_ALU_A\[6\]~560\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.764      0.155 RR  CELL  s_ALU_A\[6\]~560\|combout " "    17.764      0.155 RR  CELL  s_ALU_A\[6\]~560\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.696      0.932 RR    IC  s_ALU_A\[6\]~563\|datad " "    18.696      0.932 RR    IC  s_ALU_A\[6\]~563\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.851      0.155 RR  CELL  s_ALU_A\[6\]~563\|combout " "    18.851      0.155 RR  CELL  s_ALU_A\[6\]~563\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.323      1.472 RR    IC  s_ALU_A\[6\]~566\|datad " "    20.323      1.472 RR    IC  s_ALU_A\[6\]~566\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.478      0.155 RR  CELL  s_ALU_A\[6\]~566\|combout " "    20.478      0.155 RR  CELL  s_ALU_A\[6\]~566\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.682      0.204 RR    IC  s_ALU_A\[6\]~576\|datad " "    20.682      0.204 RR    IC  s_ALU_A\[6\]~576\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.837      0.155 RR  CELL  s_ALU_A\[6\]~576\|combout " "    20.837      0.155 RR  CELL  s_ALU_A\[6\]~576\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.879      1.042 RR    IC  u_ALU\|u_sh\|s2RA\[3\]~58\|dataa " "    21.879      1.042 RR    IC  u_ALU\|u_sh\|s2RA\[3\]~58\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.296      0.417 RR  CELL  u_ALU\|u_sh\|s2RA\[3\]~58\|combout " "    22.296      0.417 RR  CELL  u_ALU\|u_sh\|s2RA\[3\]~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.500      0.204 RR    IC  u_ALU\|u_sh\|s2RA\[3\]~59\|datac " "    22.500      0.204 RR    IC  u_ALU\|u_sh\|s2RA\[3\]~59\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.787      0.287 RR  CELL  u_ALU\|u_sh\|s2RA\[3\]~59\|combout " "    22.787      0.287 RR  CELL  u_ALU\|u_sh\|s2RA\[3\]~59\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.565      0.778 RR    IC  u_ALU\|u_sh\|s3RA\[3\]~41\|datad " "    23.565      0.778 RR    IC  u_ALU\|u_sh\|s3RA\[3\]~41\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.720      0.155 RR  CELL  u_ALU\|u_sh\|s3RA\[3\]~41\|combout " "    23.720      0.155 RR  CELL  u_ALU\|u_sh\|s3RA\[3\]~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.923      0.203 RR    IC  u_ALU\|u_sh\|s3RA\[3\]~42\|datad " "    23.923      0.203 RR    IC  u_ALU\|u_sh\|s3RA\[3\]~42\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.078      0.155 RR  CELL  u_ALU\|u_sh\|s3RA\[3\]~42\|combout " "    24.078      0.155 RR  CELL  u_ALU\|u_sh\|s3RA\[3\]~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.465      1.387 RR    IC  u_ALU\|u_sh\|s4RA\[3\]~23\|datac " "    25.465      1.387 RR    IC  u_ALU\|u_sh\|s4RA\[3\]~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.752      0.287 RR  CELL  u_ALU\|u_sh\|s4RA\[3\]~23\|combout " "    25.752      0.287 RR  CELL  u_ALU\|u_sh\|s4RA\[3\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.452      0.700 RR    IC  u_ALU\|u_sh\|s5RA\[3\]~14\|datac " "    26.452      0.700 RR    IC  u_ALU\|u_sh\|s5RA\[3\]~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.739      0.287 RR  CELL  u_ALU\|u_sh\|s5RA\[3\]~14\|combout " "    26.739      0.287 RR  CELL  u_ALU\|u_sh\|s5RA\[3\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.942      0.203 RR    IC  u_ALU\|u_sh\|s5RA\[3\]~15\|datac " "    26.942      0.203 RR    IC  u_ALU\|u_sh\|s5RA\[3\]~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.229      0.287 RR  CELL  u_ALU\|u_sh\|s5RA\[3\]~15\|combout " "    27.229      0.287 RR  CELL  u_ALU\|u_sh\|s5RA\[3\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.455      0.226 RR    IC  u_ALU\|Mux28~4\|datac " "    27.455      0.226 RR    IC  u_ALU\|Mux28~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.742      0.287 RR  CELL  u_ALU\|Mux28~4\|combout " "    27.742      0.287 RR  CELL  u_ALU\|Mux28~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.946      0.204 RR    IC  u_ALU\|Mux28~5\|datad " "    27.946      0.204 RR    IC  u_ALU\|Mux28~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.101      0.155 RR  CELL  u_ALU\|Mux28~5\|combout " "    28.101      0.155 RR  CELL  u_ALU\|Mux28~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.249      8.148 RR    IC  DMem\|ram~36499\|datad " "    36.249      8.148 RR    IC  DMem\|ram~36499\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.388      0.139 RF  CELL  DMem\|ram~36499\|combout " "    36.388      0.139 RF  CELL  DMem\|ram~36499\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.664      0.276 FF    IC  DMem\|ram~36500\|dataa " "    36.664      0.276 FF    IC  DMem\|ram~36500\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.088      0.424 FF  CELL  DMem\|ram~36500\|combout " "    37.088      0.424 FF  CELL  DMem\|ram~36500\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.365      0.277 FF    IC  DMem\|ram~36501\|dataa " "    37.365      0.277 FF    IC  DMem\|ram~36501\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.769      0.404 FF  CELL  DMem\|ram~36501\|combout " "    37.769      0.404 FF  CELL  DMem\|ram~36501\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.996      0.227 FF    IC  DMem\|ram~36504\|datad " "    37.996      0.227 FF    IC  DMem\|ram~36504\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.121      0.125 FF  CELL  DMem\|ram~36504\|combout " "    38.121      0.125 FF  CELL  DMem\|ram~36504\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.352      0.231 FF    IC  DMem\|ram~36505\|datac " "    38.352      0.231 FF    IC  DMem\|ram~36505\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.633      0.281 FF  CELL  DMem\|ram~36505\|combout " "    38.633      0.281 FF  CELL  DMem\|ram~36505\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.861      0.228 FF    IC  DMem\|ram~36516\|datad " "    38.861      0.228 FF    IC  DMem\|ram~36516\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.011      0.150 FR  CELL  DMem\|ram~36516\|combout " "    39.011      0.150 FR  CELL  DMem\|ram~36516\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.212      0.201 RR    IC  DMem\|ram~36517\|datac " "    39.212      0.201 RR    IC  DMem\|ram~36517\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.499      0.287 RR  CELL  DMem\|ram~36517\|combout " "    39.499      0.287 RR  CELL  DMem\|ram~36517\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.522      1.023 RR    IC  DMem\|ram~36560\|datad " "    40.522      1.023 RR    IC  DMem\|ram~36560\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.661      0.139 RF  CELL  DMem\|ram~36560\|combout " "    40.661      0.139 RF  CELL  DMem\|ram~36560\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.896      0.235 FF    IC  DMem\|ram~36731\|datac " "    40.896      0.235 FF    IC  DMem\|ram~36731\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.177      0.281 FF  CELL  DMem\|ram~36731\|combout " "    41.177      0.281 FF  CELL  DMem\|ram~36731\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.406      0.229 FF    IC  DMem\|ram~36902\|datad " "    41.406      0.229 FF    IC  DMem\|ram~36902\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.556      0.150 FR  CELL  DMem\|ram~36902\|combout " "    41.556      0.150 FR  CELL  DMem\|ram~36902\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.766      0.210 RR    IC  u_LoadType\|Mux0~0\|datad " "    41.766      0.210 RR    IC  u_LoadType\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.921      0.155 RR  CELL  u_LoadType\|Mux0~0\|combout " "    41.921      0.155 RR  CELL  u_LoadType\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.446      5.525 RR    IC  Mux14~0\|datad " "    47.446      5.525 RR    IC  Mux14~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.601      0.155 RR  CELL  Mux14~0\|combout " "    47.601      0.155 RR  CELL  Mux14~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.805      0.204 RR    IC  Mux14~1\|datad " "    47.805      0.204 RR    IC  Mux14~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.960      0.155 RR  CELL  Mux14~1\|combout " "    47.960      0.155 RR  CELL  Mux14~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.166      0.206 RR    IC  Add1~28\|datad " "    48.166      0.206 RR    IC  Add1~28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.321      0.155 RR  CELL  Add1~28\|combout " "    48.321      0.155 RR  CELL  Add1~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.162      1.841 RR    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|datad " "    50.162      1.841 RR    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.317      0.155 RR  CELL  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|combout " "    50.317      0.155 RR  CELL  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.317      0.000 RR    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q\|d " "    50.317      0.000 RR    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.404      0.087 RR  CELL  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q " "    50.404      0.087 RR  CELL  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.403      3.403  R        clock network delay " "    23.403      3.403  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.411      0.008           clock pessimism removed " "    23.411      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.391     -0.020           clock uncertainty " "    23.391     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.409      0.018     uTsu  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q " "    23.409      0.018     uTsu  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    50.404 " "Data Arrival Time  :    50.404" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.409 " "Data Required Time :    23.409" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -26.995 (VIOLATED) " "Slack              :   -26.995 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380556672 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380556672 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.408 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.408" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380557066 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.408  " "Path #1: Hold slack is 0.408 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:FETCH_PC\|s_PC_current\[2\] " "From Node    : fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:FETCH_PC\|s_PC_current\[2\] " "To Node      : fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      2.969  R        clock network delay " "     2.969      2.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      0.232     uTco  fetch:FETCH_PC\|s_PC_current\[2\] " "     3.201      0.232     uTco  fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      0.000 FF  CELL  FETCH_PC\|s_PC_current\[2\]\|q " "     3.201      0.000 FF  CELL  FETCH_PC\|s_PC_current\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      0.000 FF    IC  FETCH_PC\|s_PC_current\[2\]~6\|datac " "     3.201      0.000 FF    IC  FETCH_PC\|s_PC_current\[2\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.373 FR  CELL  FETCH_PC\|s_PC_current\[2\]~6\|combout " "     3.574      0.373 FR  CELL  FETCH_PC\|s_PC_current\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.000 RR    IC  FETCH_PC\|s_PC_current\[2\]\|d " "     3.574      0.000 RR    IC  FETCH_PC\|s_PC_current\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.643      0.069 RR  CELL  fetch:FETCH_PC\|s_PC_current\[2\] " "     3.643      0.069 RR  CELL  fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      3.081  R        clock network delay " "     3.081      3.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049     -0.032           clock pessimism removed " "     3.049     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049      0.000           clock uncertainty " "     3.049      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.235      0.186      uTh  fetch:FETCH_PC\|s_PC_current\[2\] " "     3.235      0.186      uTh  fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.643 " "Data Arrival Time  :     3.643" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.235 " "Data Required Time :     3.235" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.408  " "Slack              :     0.408 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380557066 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380557066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761380557068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761380557192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761380562915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761380566391 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761380566391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.419 " "Worst-case setup slack is -23.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380566395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380566395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.419         -398135.367 iCLK  " "  -23.419         -398135.367 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380566395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761380566395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380566717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380566717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 iCLK  " "    0.365               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380566717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761380566717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761380566724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761380566731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380566772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380566772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380566772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761380566772 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -23.419 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -23.419" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380569585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -23.419 (VIOLATED) " "Path #1: Setup slack is -23.419 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:FETCH_PC\|s_PC_current\[7\] " "From Node    : fetch:FETCH_PC\|s_PC_current\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q " "To Node      : RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.792      2.792  R        clock network delay " "     2.792      2.792  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.005      0.213     uTco  fetch:FETCH_PC\|s_PC_current\[7\] " "     3.005      0.213     uTco  fetch:FETCH_PC\|s_PC_current\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.005      0.000 FF  CELL  FETCH_PC\|s_PC_current\[7\]\|q " "     3.005      0.000 FF  CELL  FETCH_PC\|s_PC_current\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.337      0.332 FF    IC  s_IMemAddr\[7\]~1\|datad " "     3.337      0.332 FF    IC  s_IMemAddr\[7\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.447      0.110 FF  CELL  s_IMemAddr\[7\]~1\|combout " "     3.447      0.110 FF  CELL  s_IMemAddr\[7\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.510      2.063 FF    IC  IMem\|ram~42805\|dataa " "     5.510      2.063 FF    IC  IMem\|ram~42805\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.887      0.377 FF  CELL  IMem\|ram~42805\|combout " "     5.887      0.377 FF  CELL  IMem\|ram~42805\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.130      0.243 FF    IC  IMem\|ram~42806\|datab " "     6.130      0.243 FF    IC  IMem\|ram~42806\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.480      0.350 FR  CELL  IMem\|ram~42806\|combout " "     6.480      0.350 FR  CELL  IMem\|ram~42806\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.040      3.560 RR    IC  IMem\|ram~42809\|datad " "    10.040      3.560 RR    IC  IMem\|ram~42809\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.184      0.144 RR  CELL  IMem\|ram~42809\|combout " "    10.184      0.144 RR  CELL  IMem\|ram~42809\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.402      0.218 RR    IC  IMem\|ram~42812\|dataa " "    10.402      0.218 RR    IC  IMem\|ram~42812\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.791      0.389 RF  CELL  IMem\|ram~42812\|combout " "    10.791      0.389 RF  CELL  IMem\|ram~42812\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.039      0.248 FF    IC  IMem\|ram~42813\|dataa " "    11.039      0.248 FF    IC  IMem\|ram~42813\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.399      0.360 FF  CELL  IMem\|ram~42813\|combout " "    11.399      0.360 FF  CELL  IMem\|ram~42813\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.641      0.242 FF    IC  IMem\|ram~42824\|datab " "    11.641      0.242 FF    IC  IMem\|ram~42824\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.984      0.343 FR  CELL  IMem\|ram~42824\|combout " "    11.984      0.343 FR  CELL  IMem\|ram~42824\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.171      0.187 RR    IC  IMem\|ram~42825\|datad " "    12.171      0.187 RR    IC  IMem\|ram~42825\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.315      0.144 RR  CELL  IMem\|ram~42825\|combout " "    12.315      0.144 RR  CELL  IMem\|ram~42825\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.985      0.670 RR    IC  IMem\|ram~42868\|datac " "    12.985      0.670 RR    IC  IMem\|ram~42868\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.250      0.265 RR  CELL  IMem\|ram~42868\|combout " "    13.250      0.265 RR  CELL  IMem\|ram~42868\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.437      0.187 RR    IC  IMem\|ram~42869\|datad " "    13.437      0.187 RR    IC  IMem\|ram~42869\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.581      0.144 RR  CELL  IMem\|ram~42869\|combout " "    13.581      0.144 RR  CELL  IMem\|ram~42869\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.768      0.187 RR    IC  IMem\|ram~43040\|datad " "    13.768      0.187 RR    IC  IMem\|ram~43040\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.912      0.144 RR  CELL  IMem\|ram~43040\|combout " "    13.912      0.144 RR  CELL  IMem\|ram~43040\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.466      1.554 RR    IC  s_ALU_A\[6\]~559\|dataa " "    15.466      1.554 RR    IC  s_ALU_A\[6\]~559\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.860      0.394 RF  CELL  s_ALU_A\[6\]~559\|combout " "    15.860      0.394 RF  CELL  s_ALU_A\[6\]~559\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.066      0.206 FF    IC  s_ALU_A\[6\]~560\|datad " "    16.066      0.206 FF    IC  s_ALU_A\[6\]~560\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.200      0.134 FR  CELL  s_ALU_A\[6\]~560\|combout " "    16.200      0.134 FR  CELL  s_ALU_A\[6\]~560\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.075      0.875 RR    IC  s_ALU_A\[6\]~563\|datad " "    17.075      0.875 RR    IC  s_ALU_A\[6\]~563\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.219      0.144 RR  CELL  s_ALU_A\[6\]~563\|combout " "    17.219      0.144 RR  CELL  s_ALU_A\[6\]~563\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.617      1.398 RR    IC  s_ALU_A\[6\]~566\|datad " "    18.617      1.398 RR    IC  s_ALU_A\[6\]~566\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.761      0.144 RR  CELL  s_ALU_A\[6\]~566\|combout " "    18.761      0.144 RR  CELL  s_ALU_A\[6\]~566\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.948      0.187 RR    IC  s_ALU_A\[6\]~576\|datad " "    18.948      0.187 RR    IC  s_ALU_A\[6\]~576\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.092      0.144 RR  CELL  s_ALU_A\[6\]~576\|combout " "    19.092      0.144 RR  CELL  s_ALU_A\[6\]~576\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.067      0.975 RR    IC  u_ALU\|u_sh\|s2RA\[3\]~58\|dataa " "    20.067      0.975 RR    IC  u_ALU\|u_sh\|s2RA\[3\]~58\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.447      0.380 RR  CELL  u_ALU\|u_sh\|s2RA\[3\]~58\|combout " "    20.447      0.380 RR  CELL  u_ALU\|u_sh\|s2RA\[3\]~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.634      0.187 RR    IC  u_ALU\|u_sh\|s2RA\[3\]~59\|datac " "    20.634      0.187 RR    IC  u_ALU\|u_sh\|s2RA\[3\]~59\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.899      0.265 RR  CELL  u_ALU\|u_sh\|s2RA\[3\]~59\|combout " "    20.899      0.265 RR  CELL  u_ALU\|u_sh\|s2RA\[3\]~59\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.626      0.727 RR    IC  u_ALU\|u_sh\|s3RA\[3\]~41\|datad " "    21.626      0.727 RR    IC  u_ALU\|u_sh\|s3RA\[3\]~41\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.770      0.144 RR  CELL  u_ALU\|u_sh\|s3RA\[3\]~41\|combout " "    21.770      0.144 RR  CELL  u_ALU\|u_sh\|s3RA\[3\]~41\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.957      0.187 RR    IC  u_ALU\|u_sh\|s3RA\[3\]~42\|datad " "    21.957      0.187 RR    IC  u_ALU\|u_sh\|s3RA\[3\]~42\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.101      0.144 RR  CELL  u_ALU\|u_sh\|s3RA\[3\]~42\|combout " "    22.101      0.144 RR  CELL  u_ALU\|u_sh\|s3RA\[3\]~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.398      1.297 RR    IC  u_ALU\|u_sh\|s4RA\[3\]~23\|datac " "    23.398      1.297 RR    IC  u_ALU\|u_sh\|s4RA\[3\]~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.663      0.265 RR  CELL  u_ALU\|u_sh\|s4RA\[3\]~23\|combout " "    23.663      0.265 RR  CELL  u_ALU\|u_sh\|s4RA\[3\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.327      0.664 RR    IC  u_ALU\|u_sh\|s5RA\[3\]~14\|datac " "    24.327      0.664 RR    IC  u_ALU\|u_sh\|s5RA\[3\]~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.592      0.265 RR  CELL  u_ALU\|u_sh\|s5RA\[3\]~14\|combout " "    24.592      0.265 RR  CELL  u_ALU\|u_sh\|s5RA\[3\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.778      0.186 RR    IC  u_ALU\|u_sh\|s5RA\[3\]~15\|datac " "    24.778      0.186 RR    IC  u_ALU\|u_sh\|s5RA\[3\]~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.043      0.265 RR  CELL  u_ALU\|u_sh\|s5RA\[3\]~15\|combout " "    25.043      0.265 RR  CELL  u_ALU\|u_sh\|s5RA\[3\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.251      0.208 RR    IC  u_ALU\|Mux28~4\|datac " "    25.251      0.208 RR    IC  u_ALU\|Mux28~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.516      0.265 RR  CELL  u_ALU\|Mux28~4\|combout " "    25.516      0.265 RR  CELL  u_ALU\|Mux28~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.704      0.188 RR    IC  u_ALU\|Mux28~5\|datad " "    25.704      0.188 RR    IC  u_ALU\|Mux28~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.848      0.144 RR  CELL  u_ALU\|Mux28~5\|combout " "    25.848      0.144 RR  CELL  u_ALU\|Mux28~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.462      7.614 RR    IC  DMem\|ram~36499\|datad " "    33.462      7.614 RR    IC  DMem\|ram~36499\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.587      0.125 RF  CELL  DMem\|ram~36499\|combout " "    33.587      0.125 RF  CELL  DMem\|ram~36499\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.836      0.249 FF    IC  DMem\|ram~36500\|dataa " "    33.836      0.249 FF    IC  DMem\|ram~36500\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.213      0.377 FF  CELL  DMem\|ram~36500\|combout " "    34.213      0.377 FF  CELL  DMem\|ram~36500\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.463      0.250 FF    IC  DMem\|ram~36501\|dataa " "    34.463      0.250 FF    IC  DMem\|ram~36501\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.823      0.360 FF  CELL  DMem\|ram~36501\|combout " "    34.823      0.360 FF  CELL  DMem\|ram~36501\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.029      0.206 FF    IC  DMem\|ram~36504\|datad " "    35.029      0.206 FF    IC  DMem\|ram~36504\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.163      0.134 FR  CELL  DMem\|ram~36504\|combout " "    35.163      0.134 FR  CELL  DMem\|ram~36504\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.346      0.183 RR    IC  DMem\|ram~36505\|datac " "    35.346      0.183 RR    IC  DMem\|ram~36505\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.611      0.265 RR  CELL  DMem\|ram~36505\|combout " "    35.611      0.265 RR  CELL  DMem\|ram~36505\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.800      0.189 RR    IC  DMem\|ram~36516\|datad " "    35.800      0.189 RR    IC  DMem\|ram~36516\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.944      0.144 RR  CELL  DMem\|ram~36516\|combout " "    35.944      0.144 RR  CELL  DMem\|ram~36516\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.128      0.184 RR    IC  DMem\|ram~36517\|datac " "    36.128      0.184 RR    IC  DMem\|ram~36517\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.393      0.265 RR  CELL  DMem\|ram~36517\|combout " "    36.393      0.265 RR  CELL  DMem\|ram~36517\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.351      0.958 RR    IC  DMem\|ram~36560\|datad " "    37.351      0.958 RR    IC  DMem\|ram~36560\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.476      0.125 RF  CELL  DMem\|ram~36560\|combout " "    37.476      0.125 RF  CELL  DMem\|ram~36560\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.690      0.214 FF    IC  DMem\|ram~36731\|datac " "    37.690      0.214 FF    IC  DMem\|ram~36731\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.942      0.252 FF  CELL  DMem\|ram~36731\|combout " "    37.942      0.252 FF  CELL  DMem\|ram~36731\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.150      0.208 FF    IC  DMem\|ram~36902\|datad " "    38.150      0.208 FF    IC  DMem\|ram~36902\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.284      0.134 FR  CELL  DMem\|ram~36902\|combout " "    38.284      0.134 FR  CELL  DMem\|ram~36902\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.477      0.193 RR    IC  u_LoadType\|Mux0~0\|datad " "    38.477      0.193 RR    IC  u_LoadType\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.621      0.144 RR  CELL  u_LoadType\|Mux0~0\|combout " "    38.621      0.144 RR  CELL  u_LoadType\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.774      5.153 RR    IC  Mux14~0\|datad " "    43.774      5.153 RR    IC  Mux14~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.918      0.144 RR  CELL  Mux14~0\|combout " "    43.918      0.144 RR  CELL  Mux14~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.106      0.188 RR    IC  Mux14~1\|datad " "    44.106      0.188 RR    IC  Mux14~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.250      0.144 RR  CELL  Mux14~1\|combout " "    44.250      0.144 RR  CELL  Mux14~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.440      0.190 RR    IC  Add1~28\|datad " "    44.440      0.190 RR    IC  Add1~28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.584      0.144 RR  CELL  Add1~28\|combout " "    44.584      0.144 RR  CELL  Add1~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.300      1.716 RR    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|datad " "    46.300      1.716 RR    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.444      0.144 RR  CELL  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|combout " "    46.444      0.144 RR  CELL  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.444      0.000 RR    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q\|d " "    46.444      0.000 RR    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.524      0.080 RR  CELL  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q " "    46.524      0.080 RR  CELL  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.099      3.099  R        clock network delay " "    23.099      3.099  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.106      0.007           clock pessimism removed " "    23.106      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.086     -0.020           clock uncertainty " "    23.086     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.105      0.019     uTsu  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q " "    23.105      0.019     uTsu  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    46.524 " "Data Arrival Time  :    46.524" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.105 " "Data Required Time :    23.105" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -23.419 (VIOLATED) " "Slack              :   -23.419 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380569586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380569586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.365 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.365" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380570022 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.365  " "Path #1: Hold slack is 0.365 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:FETCH_PC\|s_PC_current\[2\] " "From Node    : fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:FETCH_PC\|s_PC_current\[2\] " "To Node      : fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.692      2.692  R        clock network delay " "     2.692      2.692  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.905      0.213     uTco  fetch:FETCH_PC\|s_PC_current\[2\] " "     2.905      0.213     uTco  fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.905      0.000 FF  CELL  FETCH_PC\|s_PC_current\[2\]\|q " "     2.905      0.000 FF  CELL  FETCH_PC\|s_PC_current\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.905      0.000 FF    IC  FETCH_PC\|s_PC_current\[2\]~6\|datac " "     2.905      0.000 FF    IC  FETCH_PC\|s_PC_current\[2\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.333 FR  CELL  FETCH_PC\|s_PC_current\[2\]~6\|combout " "     3.238      0.333 FR  CELL  FETCH_PC\|s_PC_current\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.000 RR    IC  FETCH_PC\|s_PC_current\[2\]\|d " "     3.238      0.000 RR    IC  FETCH_PC\|s_PC_current\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.300      0.062 RR  CELL  fetch:FETCH_PC\|s_PC_current\[2\] " "     3.300      0.062 RR  CELL  fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.792      2.792  R        clock network delay " "     2.792      2.792  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.764     -0.028           clock pessimism removed " "     2.764     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.764      0.000           clock uncertainty " "     2.764      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.935      0.171      uTh  fetch:FETCH_PC\|s_PC_current\[2\] " "     2.935      0.171      uTh  fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.300 " "Data Arrival Time  :     3.300" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.935 " "Data Required Time :     2.935" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.365  " "Slack              :     0.365 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380570022 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380570022 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761380570023 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761380571937 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761380571937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.600 " "Worst-case setup slack is -4.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380571943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380571943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.600           -3044.186 iCLK  " "   -4.600           -3044.186 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380571943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761380571943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380572262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380572262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 iCLK  " "    0.189               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380572262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761380572262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761380572269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761380572276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380572318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380572318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761380572318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761380572318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.600 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.600" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380575176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.600 (VIOLATED) " "Path #1: Setup slack is -4.600 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:FETCH_PC\|s_PC_current\[7\] " "From Node    : fetch:FETCH_PC\|s_PC_current\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q " "To Node      : RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.636      1.636  R        clock network delay " "     1.636      1.636  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.741      0.105     uTco  fetch:FETCH_PC\|s_PC_current\[7\] " "     1.741      0.105     uTco  fetch:FETCH_PC\|s_PC_current\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.741      0.000 FF  CELL  FETCH_PC\|s_PC_current\[7\]\|q " "     1.741      0.000 FF  CELL  FETCH_PC\|s_PC_current\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.916      0.175 FF    IC  s_IMemAddr\[7\]~1\|datad " "     1.916      0.175 FF    IC  s_IMemAddr\[7\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.979      0.063 FF  CELL  s_IMemAddr\[7\]~1\|combout " "     1.979      0.063 FF  CELL  s_IMemAddr\[7\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      1.339 FF    IC  IMem\|ram~43199\|dataa " "     3.318      1.339 FF    IC  IMem\|ram~43199\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.523      0.205 FR  CELL  IMem\|ram~43199\|combout " "     3.523      0.205 FR  CELL  IMem\|ram~43199\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.613      0.090 RR    IC  IMem\|ram~43200\|datad " "     3.613      0.090 RR    IC  IMem\|ram~43200\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.679      0.066 RF  CELL  IMem\|ram~43200\|combout " "     3.679      0.066 RF  CELL  IMem\|ram~43200\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.646      0.967 FF    IC  IMem\|ram~43208\|dataa " "     4.646      0.967 FF    IC  IMem\|ram~43208\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.850      0.204 FF  CELL  IMem\|ram~43208\|combout " "     4.850      0.204 FF  CELL  IMem\|ram~43208\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.986      0.136 FF    IC  IMem\|ram~43209\|dataa " "     4.986      0.136 FF    IC  IMem\|ram~43209\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.159      0.173 FF  CELL  IMem\|ram~43209\|combout " "     5.159      0.173 FF  CELL  IMem\|ram~43209\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.365      2.206 FF    IC  IMem\|ram~43210\|datad " "     7.365      2.206 FF    IC  IMem\|ram~43210\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.428      0.063 FF  CELL  IMem\|ram~43210\|combout " "     7.428      0.063 FF  CELL  IMem\|ram~43210\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.564      0.136 FF    IC  IMem\|ram~43723\|dataa " "     7.564      0.136 FF    IC  IMem\|ram~43723\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.768      0.204 FF  CELL  IMem\|ram~43723\|combout " "     7.768      0.204 FF  CELL  IMem\|ram~43723\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.487      3.719 FF    IC  s_ALU_A\[2\]~688\|dataa " "    11.487      3.719 FF    IC  s_ALU_A\[2\]~688\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.666      0.179 FF  CELL  s_ALU_A\[2\]~688\|combout " "    11.666      0.179 FF  CELL  s_ALU_A\[2\]~688\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.775      0.109 FF    IC  s_ALU_A\[2\]~661\|datac " "    11.775      0.109 FF    IC  s_ALU_A\[2\]~661\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.908      0.133 FF  CELL  s_ALU_A\[2\]~661\|combout " "    11.908      0.133 FF  CELL  s_ALU_A\[2\]~661\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.027      0.119 FF    IC  s_ALU_A\[2\]~662\|datad " "    12.027      0.119 FF    IC  s_ALU_A\[2\]~662\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.090      0.063 FF  CELL  s_ALU_A\[2\]~662\|combout " "    12.090      0.063 FF  CELL  s_ALU_A\[2\]~662\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.197      0.107 FF    IC  s_ALU_A\[2\]~663\|datad " "    12.197      0.107 FF    IC  s_ALU_A\[2\]~663\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.260      0.063 FF  CELL  s_ALU_A\[2\]~663\|combout " "    12.260      0.063 FF  CELL  s_ALU_A\[2\]~663\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.926      0.666 FF    IC  u_ALU\|u_sh\|s2L\[3\]~0\|datad " "    12.926      0.666 FF    IC  u_ALU\|u_sh\|s2L\[3\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.989      0.063 FF  CELL  u_ALU\|u_sh\|s2L\[3\]~0\|combout " "    12.989      0.063 FF  CELL  u_ALU\|u_sh\|s2L\[3\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.129      0.140 FF    IC  u_ALU\|u_sh\|s3L\[7\]~6\|datab " "    13.129      0.140 FF    IC  u_ALU\|u_sh\|s3L\[7\]~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.305      0.176 FF  CELL  u_ALU\|u_sh\|s3L\[7\]~6\|combout " "    13.305      0.176 FF  CELL  u_ALU\|u_sh\|s3L\[7\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.440      0.135 FF    IC  u_ALU\|u_sh\|s3L\[7\]~7\|dataa " "    13.440      0.135 FF    IC  u_ALU\|u_sh\|s3L\[7\]~7\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.644      0.204 FF  CELL  u_ALU\|u_sh\|s3L\[7\]~7\|combout " "    13.644      0.204 FF  CELL  u_ALU\|u_sh\|s3L\[7\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.769      0.125 FF    IC  u_ALU\|u_sh\|s5L\[19\]~6\|datad " "    13.769      0.125 FF    IC  u_ALU\|u_sh\|s5L\[19\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.832      0.063 FF  CELL  u_ALU\|u_sh\|s5L\[19\]~6\|combout " "    13.832      0.063 FF  CELL  u_ALU\|u_sh\|s5L\[19\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.247      0.415 FF    IC  u_ALU\|u_sh\|s5L\[19\]~7\|datac " "    14.247      0.415 FF    IC  u_ALU\|u_sh\|s5L\[19\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.380      0.133 FF  CELL  u_ALU\|u_sh\|s5L\[19\]~7\|combout " "    14.380      0.133 FF  CELL  u_ALU\|u_sh\|s5L\[19\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.502      0.122 FF    IC  u_ALU\|Mux28~4\|datad " "    14.502      0.122 FF    IC  u_ALU\|Mux28~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.565      0.063 FF  CELL  u_ALU\|Mux28~4\|combout " "    14.565      0.063 FF  CELL  u_ALU\|Mux28~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.674      0.109 FF    IC  u_ALU\|Mux28~5\|datad " "    14.674      0.109 FF    IC  u_ALU\|Mux28~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.737      0.063 FF  CELL  u_ALU\|Mux28~5\|combout " "    14.737      0.063 FF  CELL  u_ALU\|Mux28~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.828      5.091 FF    IC  DMem\|ram~36842\|datab " "    19.828      5.091 FF    IC  DMem\|ram~36842\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.035      0.207 FF  CELL  DMem\|ram~36842\|combout " "    20.035      0.207 FF  CELL  DMem\|ram~36842\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.143      0.108 FF    IC  DMem\|ram~36845\|datad " "    20.143      0.108 FF    IC  DMem\|ram~36845\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.206      0.063 FF  CELL  DMem\|ram~36845\|combout " "    20.206      0.063 FF  CELL  DMem\|ram~36845\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.315      0.109 FF    IC  DMem\|ram~36846\|datac " "    20.315      0.109 FF    IC  DMem\|ram~36846\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.448      0.133 FF  CELL  DMem\|ram~36846\|combout " "    20.448      0.133 FF  CELL  DMem\|ram~36846\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.582      0.134 FF    IC  DMem\|ram~36857\|dataa " "    20.582      0.134 FF    IC  DMem\|ram~36857\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.775      0.193 FF  CELL  DMem\|ram~36857\|combout " "    20.775      0.193 FF  CELL  DMem\|ram~36857\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.883      0.108 FF    IC  DMem\|ram~36858\|datad " "    20.883      0.108 FF    IC  DMem\|ram~36858\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.946      0.063 FF  CELL  DMem\|ram~36858\|combout " "    20.946      0.063 FF  CELL  DMem\|ram~36858\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.056      0.110 FF    IC  DMem\|ram~36901\|datac " "    21.056      0.110 FF    IC  DMem\|ram~36901\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.189      0.133 FF  CELL  DMem\|ram~36901\|combout " "    21.189      0.133 FF  CELL  DMem\|ram~36901\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.588      0.399 FF    IC  DMem\|ram~36902\|datab " "    21.588      0.399 FF    IC  DMem\|ram~36902\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.764      0.176 FF  CELL  DMem\|ram~36902\|combout " "    21.764      0.176 FF  CELL  DMem\|ram~36902\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.876      0.112 FF    IC  u_LoadType\|Mux0~0\|datad " "    21.876      0.112 FF    IC  u_LoadType\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.939      0.063 FF  CELL  u_LoadType\|Mux0~0\|combout " "    21.939      0.063 FF  CELL  u_LoadType\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.914      2.975 FF    IC  Mux14~0\|datad " "    24.914      2.975 FF    IC  Mux14~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.977      0.063 FF  CELL  Mux14~0\|combout " "    24.977      0.063 FF  CELL  Mux14~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.085      0.108 FF    IC  Mux14~1\|datad " "    25.085      0.108 FF    IC  Mux14~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.148      0.063 FF  CELL  Mux14~1\|combout " "    25.148      0.063 FF  CELL  Mux14~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.258      0.110 FF    IC  Add1~28\|datad " "    25.258      0.110 FF    IC  Add1~28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.321      0.063 FF  CELL  Add1~28\|combout " "    25.321      0.063 FF  CELL  Add1~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.279      0.958 FF    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|datad " "    26.279      0.958 FF    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.342      0.063 FF  CELL  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|combout " "    26.342      0.063 FF  CELL  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.342      0.000 FF    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q\|d " "    26.342      0.000 FF    IC  u_RegFile\|\\gen_regs:17:u_reg\|\\Ndffg_Reg:18:dffg_N\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.392      0.050 FF  CELL  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q " "    26.392      0.050 FF  CELL  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.800      1.800  R        clock network delay " "    21.800      1.800  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.805      0.005           clock pessimism removed " "    21.805      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.785     -0.020           clock uncertainty " "    21.785     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.792      0.007     uTsu  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q " "    21.792      0.007     uTsu  RegFile:u_RegFile\|RegN:\\gen_regs:17:u_reg\|dffg:\\Ndffg_Reg:18:dffg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.392 " "Data Arrival Time  :    26.392" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.792 " "Data Required Time :    21.792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.600 (VIOLATED) " "Slack              :    -4.600 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575178 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380575178 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.189 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.189" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380575572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.189  " "Path #1: Hold slack is 0.189 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:FETCH_PC\|s_PC_current\[2\] " "From Node    : fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:FETCH_PC\|s_PC_current\[2\] " "To Node      : fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.575      1.575  R        clock network delay " "     1.575      1.575  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.105     uTco  fetch:FETCH_PC\|s_PC_current\[2\] " "     1.680      0.105     uTco  fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.000 FF  CELL  FETCH_PC\|s_PC_current\[2\]\|q " "     1.680      0.000 FF  CELL  FETCH_PC\|s_PC_current\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.000 FF    IC  FETCH_PC\|s_PC_current\[2\]~6\|datac " "     1.680      0.000 FF    IC  FETCH_PC\|s_PC_current\[2\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.858      0.178 FR  CELL  FETCH_PC\|s_PC_current\[2\]~6\|combout " "     1.858      0.178 FR  CELL  FETCH_PC\|s_PC_current\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.858      0.000 RR    IC  FETCH_PC\|s_PC_current\[2\]\|d " "     1.858      0.000 RR    IC  FETCH_PC\|s_PC_current\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.889      0.031 RR  CELL  fetch:FETCH_PC\|s_PC_current\[2\] " "     1.889      0.031 RR  CELL  fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.636      1.636  R        clock network delay " "     1.636      1.636  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.616     -0.020           clock pessimism removed " "     1.616     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.616      0.000           clock uncertainty " "     1.616      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.084      uTh  fetch:FETCH_PC\|s_PC_current\[2\] " "     1.700      0.084      uTh  fetch:FETCH_PC\|s_PC_current\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.889 " "Data Arrival Time  :     1.889" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.700 " "Data Required Time :     1.700" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.189  " "Slack              :     0.189 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1761380575572 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761380575572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761380615620 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761380657035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2541 " "Peak virtual memory: 2541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761380659812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 03:24:19 2025 " "Processing ended: Sat Oct 25 03:24:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761380659812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761380659812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:31 " "Total CPU time (on all processors): 00:02:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761380659812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761380659812 ""}
