// Generated by CIRCT unknown git version
module test(	// <stdin>:2:10
  input         clock,
                reset,
  input  [25:0] in,
  output [31:0] out);

  assign out = {6'h25, in};	// <stdin>:2:10, Cat.scala:33:92
endmodule

