// Seed: 1399432514
module module_0;
  uwire id_1 = id_1;
  tri1  id_2;
  always @(posedge "" < 1) id_2 = id_1;
  assign id_1 = 1;
  always $display(id_1, 1'b0 - 1'h0 ? $display(1, {1{id_2}}) : id_1, id_2);
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  uwire id_3 = (id_3) == 1'd0, id_4;
  wire  id_5;
  id_6(
      id_3, {id_2} - id_4, id_5, 1'b0
  );
  wire id_7, id_8;
  assign id_3 = 1;
  module_0();
  wire id_9;
  final cover (id_3 <-> 1) #1;
endmodule
