// Seed: 322266896
module module_0 (
    input  tri0 id_0,
    output tri0 id_1
);
endmodule
module module_1 #(
    parameter id_1 = 32'd42
) (
    output tri id_0,
    input wand _id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output logic id_6,
    input supply1 id_7
);
  wire [-1 'd0 : id_1  -  id_1] id_9;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  always @(posedge id_9) id_6 = -1'b0;
endmodule
module module_2;
  logic [1 : -1] id_1;
  assign id_1 = id_1 | -1;
endmodule
module module_3;
  parameter id_1 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_2 :
  assert property (@(posedge 1) 1)
  else $clog2(70);
  ;
  wire [-1 'd0 : 1] id_3;
endmodule
