#ifndef _HI_GLOBAL_MEM_MAP_INCLUDE_H_
#define _HI_GLOBAL_MEM_MAP_INCLUDE_H_ 
#define HISI_RESERVED_FASTBOOT_PHYMEM_BASE (0x3A400000)
#ifdef CONFIG_HISI_GCOV_FASTBOOT
#define HISI_RESERVED_FASTBOOT_PHYMEM_SIZE (0x800000)
#else
#define HISI_RESERVED_FASTBOOT_PHYMEM_SIZE (0x500000)
#define HISI_RESERVED_FASTBOOT_DTB_PHYMEM_BASE (HISI_RESERVED_FASTBOOT_PHYMEM_BASE + HISI_RESERVED_FASTBOOT_PHYMEM_SIZE)
#define HISI_RESERVED_FASTBOOT_DTB_PHYMEM_SIZE (0x4000000)
#endif
#define HISI_RESERVED_FASTBOOT_AVB_HEAP_PHYMEM_BASE 0x40000000
#define HISI_RESERVED_FASTBOOT_AVB_HEAP_PHYMEM_SIZE (0x50000000 - 0x40000000)
#define HISI_RESERVED_FASTBOOT_CMA_PHYMEM_BASE (0x3A400000)
#define HISI_RESERVED_FASTBOOT_CMA_PHYMEM_SIZE (0x4000000)
#define HISI_RESERVED_DTB_PHYMEM_BASE 0x07A00000
#define HISI_RESERVED_DTB_PHYMEM_SIZE (0x07C00000 - 0x07A00000)
#define HISI_RESERVED_BOOT_CAN_RUN_BASE 0
#define HISI_RESERVED_BOOT_CAN_RUN_END (0x10000000)
#define HISI_RESERVED_MODEM_SHARE_PHYMEM_BASE 0x10000000
#define HISI_RESERVED_MODEM_SHARE_PHYMEM_SIZE (0xB00000)
#define HISI_RESERVED_MODEM_MNTN_PHYMEM_BASE 0x10B00000
#define HISI_RESERVED_MODEM_MNTN_PHYMEM_SIZE (0x100000)
#define HISI_RESERVED_DRM_PGTABLE_BASE 0x10D00000
#define HISI_RESERVED_DRM_PGTABLE_SIZE (0x200000)
#define HISI_RESERVED_HHEE_PHYMEM_BASE 0x10F00000
#define HISI_RESERVED_HHEE_PHYMEM_SIZE (0x600000)
#define HISI_HHEE_LOG_SIZE (0x20000)
#define HISI_HHEE_LOG_ADDR (HISI_RESERVED_HHEE_PHYMEM_BASE + HISI_RESERVED_HHEE_PHYMEM_SIZE - HISI_HHEE_LOG_SIZE)
#define HISI_RESERVED_FAST_KER_AND_PHYMEM_BASE 0x11500000
#define HISI_RESERVED_FAST_KER_AND_PHYMEM_SIZE (0x40000)
#define HISI_SUB_RESERVED_FASTBOOT_LOG_PYHMEM_BASE 0x11540000
#define HISI_SUB_RESERVED_FASTBOOT_LOG_PYHMEM_SIZE (0x20000)
#define HISI_SUB_RESERVED_SCHARGE_PYHMEM_BASE 0x11560000
#define HISI_SUB_RESERVED_SCHARGE_PYHMEM_SIZE (0x1000)
#define HISI_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_BASE 0x11561000
#define HISI_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_SIZE (0x10000)
#define HISI_SUB_RESERVED_LCD_GAMMA_MEM_PHYMEM_BASE 0x11571000
#define HISI_SUB_RESERVED_LCD_GAMMA_MEM_PHYMEM_SIZE (0x1000)
#define HISI_SUB_RESERVED_BRIGHTNESS_CHROMA_MEM_PHYMEM_BASE 0x11572000
#define HISI_SUB_RESERVED_BRIGHTNESS_CHROMA_MEM_PHYMEM_SIZE (0x1000)
#define HISI_SUB_RESERVED_UNUSED_PHYMEM_BASE 0x11573000
#define HISI_SUB_RESERVED_UNUSED_PHYMEM_SIZE (0x115FF000 - 0x11573000)
#define HISI_SUB_RESERVED_MNTN_DUMP_PHYMEM_BASE 0x115FF000
#define HISI_SUB_RESERVED_MNTN_DUMP_PHYMEM_SIZE (0x1000)
#define HISI_RESERVED_IVP_PHYMEM_BASE 0x11600000
#define HISI_RESERVED_IVP_PHYMEM_SIZE (0x100000)
#define HISI_RESERVED_SENSORHUB_SHMEMEXT_PHYMEM_BASE 0x11700000
#define HISI_RESERVED_SENSORHUB_SHMEMEXT_PHYMEM_SIZE (0x200000)
#define HISI_RESERVED_SENSORHUB_SHMEM_PHYMEM_BASE 0x11900000
#define HISI_RESERVED_SENSORHUB_SHMEM_PHYMEM_SIZE (0x40000)
#define HISI_RESERVED_SENSORHUB_SHARE_MEM_PHYMEM_BASE 0x11940000
#define HISI_RESERVED_SENSORHUB_SHARE_MEM_PHYMEM_SIZE (0x80000)
#define HISI_RESERVED_LPMX_CORE_PHYMEM_BASE 0x119C0000
#define HISI_RESERVED_LPMX_CORE_PHYMEM_SIZE (0x100000)
#define HISI_RESERVED_LPMCU_PHYMEM_BASE 0x11AC0000
#define HISI_RESERVED_LPMCU_PHYMEM_SIZE 0x40000
#define HISI_RESERVED_SENSORHUB_PHYMEM_BASE 0x11B00000
#define HISI_RESERVED_SENSORHUB_PHYMEM_SIZE (0x700000)
#define HISI_RESERVED_BL31_PHYMEM_BASE 0x12200000
#define HISI_RESERVED_BL31_PHYMEM_SIZE (0x600000)
#define HISI_RESERVED_SECOS_PHYMEM_BASE 0x12800000
#define HISI_RESERVED_SECOS_PHYMEM_SIZE (0x3000000)
#define HISI_RESERVED_VOICEID_PHYMEM_BASE 0x15800000
#define HISI_RESERVED_VOICEID_PHYMEM_SIZE (0x500000)
#define HISI_RESERVED_TD_FACE_DETECT_PHYMEM_BASE 0x15D00000
#define HISI_RESERVED_TD_FACE_DETECT_PHYMEM_SIZE (0x3900000)
#define HISI_RESERVED_MODEM_PHYMEM_BASE 0x20000000
#define HISI_RESERVED_MODEM_PHYMEM_SIZE (0xAC80000)
#define HISI_RESERVED_SUPERSONIC_PHYMEM_BASE 0x2C400000
#define HISI_RESERVED_SUPERSONIC_PHYMEM_SIZE (0xA00000)
#define HISI_RESERVED_SEC_CAMERA_PHYMEM_BASE 0x2CE00000
#define HISI_RESERVED_SEC_CAMERA_PHYMEM_SIZE 0x00C00000
#define HISI_RESERVED_HIFI_PHYMEM_BASE 0x2DA00000
#define HISI_RESERVED_HIFI_PHYMEM_SIZE (0xF80000)
#define HISI_RESERVED_HIFI_DATA_PHYMEM_BASE 0x2E980000
#define HISI_RESERVED_HIFI_DATA_PHYMEM_SIZE (0x580000)
#define HISI_RESERVED_DP_HDCP2_PHYMEM_BASE 0x2EF00000
#define HISI_RESERVED_DP_HDCP2_PHYMEM_SIZE (0x100000)
#define HISI_RESERVED_MNTN_PHYMEM_BASE 0x2F000000
#define HISI_RESERVED_MNTN_PHYMEM_SIZE (0x800000)
#define HISI_RESERVED_PSTORE_PHYMEM_BASE 0x2F800000
#define HISI_RESERVED_PSTORE_PHYMEM_SIZE (0x100000)
#define HISI_RESERVED_DRM_CMA_BASE 0x40000000
#define HISI_RESERVED_DRM_CMA_SIZE (0x26000000)
#define HISI_RESERVED_KERNEL_DUMP_PROTECT_BASE 0x80000000
#define HISI_RESERVED_KERNEL_DUMP_PRORECT_SIZE (0x20000000)
#define HISI_RESERVED_MODEM_SOCP_PHYMEM_BASE 0xA0000000
#define HISI_RESERVED_MODEM_SOCP_PHYMEM_SIZE (0x2000000)
#define HISI_RESERVED_MODEM_SAN_PHYMEM_BASE 0xA2000000
#define HISI_RESERVED_MODEM_SAN_PHYMEM_SIZE (0x8000000)
#define HISI_RESERVED_LPMX_CORE_PHYMEM_BASE_UNIQUE (HISI_RESERVED_LPMX_CORE_PHYMEM_BASE)
#define HISI_RESERVED_LPMCU_PHYMEM_BASE_UNIQUE (HISI_RESERVED_LPMCU_PHYMEM_BASE)
#define HISI_RESERVED_MNTN_PHYMEM_BASE_UNIQUE (HISI_RESERVED_MNTN_PHYMEM_BASE)
#ifdef CONFIG_HISI_GCOV_FASTBOOT
#define HISI_RESERVED_FASTBOOT_GCDA_PHYMEM_BASE (0xAA000000)
#define HISI_RESERVED_FASTBOOT_GCDA_PHYMEM_SIZE (0x100000)
#endif
#ifdef CONFIG_GCOV_XLOADER
#define HISI_RESERVED_XLOADER_GCDA_PHYMEM_BASE (0xAA100000)
#define HISI_RESERVED_XLOADER_GCDA_PHYMEM_SIZE (0x100000)
#endif
#endif
