INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem4/project_8/project_8.srcs/sources_1/new/Half_Adder_bv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Half_Adder_bv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem4/project_8/project_8.srcs/sim_1/new/Half_Adder_bv_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Half_Adder_bv_tb
