<profile>

<section name = "Vitis HLS Report for 'ConvertWidthB'" level="0">
<item name = "Date">Mon Nov 11 16:40:33 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MatrixMultiplication</item>
<item name = "Solution">xcu250-figd2104-2L-e (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.448 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98">ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory, ?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 585, 18091, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 110, -</column>
<column name="Register">-, -, 140, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, 4, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98">ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory, 0, 0, 585, 18045, 0</column>
<column name="mul_24ns_32ns_55_1_1_U124">mul_24ns_32ns_55_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_55s_24ns_55_1_1_U125">mul_55s_24ns_55_1_1, 0, 4, 0, 26, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln111_fu_119_p2">+, 0, 0, 40, 33, 9</column>
<column name="add_ln116_fu_139_p2">+, 0, 0, 40, 33, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="bFeed_write">9, 2, 1, 2</column>
<column name="bMemory_read">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="size_k_blk_n">9, 2, 1, 2</column>
<column name="size_k_c6_blk_n">9, 2, 1, 2</column>
<column name="size_m_blk_n">9, 2, 1, 2</column>
<column name="size_m_c11_blk_n">9, 2, 1, 2</column>
<column name="size_n_blk_n">9, 2, 1, 2</column>
<column name="size_n_c3_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln_reg_178">24, 0, 24, 0</column>
<column name="mul_ln132_reg_183">55, 0, 55, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_s_reg_188">55, 0, 61, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvertWidthB, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvertWidthB, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvertWidthB, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, ConvertWidthB, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvertWidthB, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ConvertWidthB, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvertWidthB, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvertWidthB, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, ConvertWidthB, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, ConvertWidthB, return value</column>
<column name="bMemory_dout">in, 512, ap_fifo, bMemory, pointer</column>
<column name="bMemory_num_data_valid">in, 7, ap_fifo, bMemory, pointer</column>
<column name="bMemory_fifo_cap">in, 7, ap_fifo, bMemory, pointer</column>
<column name="bMemory_empty_n">in, 1, ap_fifo, bMemory, pointer</column>
<column name="bMemory_read">out, 1, ap_fifo, bMemory, pointer</column>
<column name="bFeed_din">out, 256, ap_fifo, bFeed, pointer</column>
<column name="bFeed_num_data_valid">in, 3, ap_fifo, bFeed, pointer</column>
<column name="bFeed_fifo_cap">in, 3, ap_fifo, bFeed, pointer</column>
<column name="bFeed_full_n">in, 1, ap_fifo, bFeed, pointer</column>
<column name="bFeed_write">out, 1, ap_fifo, bFeed, pointer</column>
<column name="size_n_dout">in, 32, ap_fifo, size_n, pointer</column>
<column name="size_n_num_data_valid">in, 3, ap_fifo, size_n, pointer</column>
<column name="size_n_fifo_cap">in, 3, ap_fifo, size_n, pointer</column>
<column name="size_n_empty_n">in, 1, ap_fifo, size_n, pointer</column>
<column name="size_n_read">out, 1, ap_fifo, size_n, pointer</column>
<column name="size_k_dout">in, 32, ap_fifo, size_k, pointer</column>
<column name="size_k_num_data_valid">in, 3, ap_fifo, size_k, pointer</column>
<column name="size_k_fifo_cap">in, 3, ap_fifo, size_k, pointer</column>
<column name="size_k_empty_n">in, 1, ap_fifo, size_k, pointer</column>
<column name="size_k_read">out, 1, ap_fifo, size_k, pointer</column>
<column name="size_m_dout">in, 32, ap_fifo, size_m, pointer</column>
<column name="size_m_num_data_valid">in, 3, ap_fifo, size_m, pointer</column>
<column name="size_m_fifo_cap">in, 3, ap_fifo, size_m, pointer</column>
<column name="size_m_empty_n">in, 1, ap_fifo, size_m, pointer</column>
<column name="size_m_read">out, 1, ap_fifo, size_m, pointer</column>
<column name="size_n_c3_din">out, 32, ap_fifo, size_n_c3, pointer</column>
<column name="size_n_c3_num_data_valid">in, 3, ap_fifo, size_n_c3, pointer</column>
<column name="size_n_c3_fifo_cap">in, 3, ap_fifo, size_n_c3, pointer</column>
<column name="size_n_c3_full_n">in, 1, ap_fifo, size_n_c3, pointer</column>
<column name="size_n_c3_write">out, 1, ap_fifo, size_n_c3, pointer</column>
<column name="size_k_c6_din">out, 32, ap_fifo, size_k_c6, pointer</column>
<column name="size_k_c6_num_data_valid">in, 3, ap_fifo, size_k_c6, pointer</column>
<column name="size_k_c6_fifo_cap">in, 3, ap_fifo, size_k_c6, pointer</column>
<column name="size_k_c6_full_n">in, 1, ap_fifo, size_k_c6, pointer</column>
<column name="size_k_c6_write">out, 1, ap_fifo, size_k_c6, pointer</column>
<column name="size_m_c11_din">out, 32, ap_fifo, size_m_c11, pointer</column>
<column name="size_m_c11_num_data_valid">in, 3, ap_fifo, size_m_c11, pointer</column>
<column name="size_m_c11_fifo_cap">in, 3, ap_fifo, size_m_c11, pointer</column>
<column name="size_m_c11_full_n">in, 1, ap_fifo, size_m_c11, pointer</column>
<column name="size_m_c11_write">out, 1, ap_fifo, size_m_c11, pointer</column>
</table>
</item>
</section>
</profile>
