<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program/Generic IO,Library,Library/University Program,Project,Library/University Program/Communications" />
 <window width="1366" height="744" x="0" y="24" />
 <generation synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
