                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.1.0 #12072 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim1
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _assert_failed
                                     12 	.globl _TIM1_DeInit
                                     13 	.globl _TIM1_TimeBaseInit
                                     14 	.globl _TIM1_OC1Init
                                     15 	.globl _TIM1_OC2Init
                                     16 	.globl _TIM1_OC3Init
                                     17 	.globl _TIM1_OC4Init
                                     18 	.globl _TIM1_BDTRConfig
                                     19 	.globl _TIM1_ICInit
                                     20 	.globl _TIM1_PWMIConfig
                                     21 	.globl _TIM1_Cmd
                                     22 	.globl _TIM1_CtrlPWMOutputs
                                     23 	.globl _TIM1_ITConfig
                                     24 	.globl _TIM1_InternalClockConfig
                                     25 	.globl _TIM1_ETRClockMode1Config
                                     26 	.globl _TIM1_ETRClockMode2Config
                                     27 	.globl _TIM1_ETRConfig
                                     28 	.globl _TIM1_TIxExternalClockConfig
                                     29 	.globl _TIM1_SelectInputTrigger
                                     30 	.globl _TIM1_UpdateDisableConfig
                                     31 	.globl _TIM1_UpdateRequestConfig
                                     32 	.globl _TIM1_SelectHallSensor
                                     33 	.globl _TIM1_SelectOnePulseMode
                                     34 	.globl _TIM1_SelectOutputTrigger
                                     35 	.globl _TIM1_SelectSlaveMode
                                     36 	.globl _TIM1_SelectMasterSlaveMode
                                     37 	.globl _TIM1_EncoderInterfaceConfig
                                     38 	.globl _TIM1_PrescalerConfig
                                     39 	.globl _TIM1_CounterModeConfig
                                     40 	.globl _TIM1_ForcedOC1Config
                                     41 	.globl _TIM1_ForcedOC2Config
                                     42 	.globl _TIM1_ForcedOC3Config
                                     43 	.globl _TIM1_ForcedOC4Config
                                     44 	.globl _TIM1_ARRPreloadConfig
                                     45 	.globl _TIM1_SelectCOM
                                     46 	.globl _TIM1_CCPreloadControl
                                     47 	.globl _TIM1_OC1PreloadConfig
                                     48 	.globl _TIM1_OC2PreloadConfig
                                     49 	.globl _TIM1_OC3PreloadConfig
                                     50 	.globl _TIM1_OC4PreloadConfig
                                     51 	.globl _TIM1_OC1FastConfig
                                     52 	.globl _TIM1_OC2FastConfig
                                     53 	.globl _TIM1_OC3FastConfig
                                     54 	.globl _TIM1_OC4FastConfig
                                     55 	.globl _TIM1_GenerateEvent
                                     56 	.globl _TIM1_OC1PolarityConfig
                                     57 	.globl _TIM1_OC1NPolarityConfig
                                     58 	.globl _TIM1_OC2PolarityConfig
                                     59 	.globl _TIM1_OC2NPolarityConfig
                                     60 	.globl _TIM1_OC3PolarityConfig
                                     61 	.globl _TIM1_OC3NPolarityConfig
                                     62 	.globl _TIM1_OC4PolarityConfig
                                     63 	.globl _TIM1_CCxCmd
                                     64 	.globl _TIM1_CCxNCmd
                                     65 	.globl _TIM1_SelectOCxM
                                     66 	.globl _TIM1_SetCounter
                                     67 	.globl _TIM1_SetAutoreload
                                     68 	.globl _TIM1_SetCompare1
                                     69 	.globl _TIM1_SetCompare2
                                     70 	.globl _TIM1_SetCompare3
                                     71 	.globl _TIM1_SetCompare4
                                     72 	.globl _TIM1_SetIC1Prescaler
                                     73 	.globl _TIM1_SetIC2Prescaler
                                     74 	.globl _TIM1_SetIC3Prescaler
                                     75 	.globl _TIM1_SetIC4Prescaler
                                     76 	.globl _TIM1_GetCapture1
                                     77 	.globl _TIM1_GetCapture2
                                     78 	.globl _TIM1_GetCapture3
                                     79 	.globl _TIM1_GetCapture4
                                     80 	.globl _TIM1_GetCounter
                                     81 	.globl _TIM1_GetPrescaler
                                     82 	.globl _TIM1_GetFlagStatus
                                     83 	.globl _TIM1_ClearFlag
                                     84 	.globl _TIM1_GetITStatus
                                     85 	.globl _TIM1_ClearITPendingBit
                                     86 ;--------------------------------------------------------
                                     87 ; ram data
                                     88 ;--------------------------------------------------------
                                     89 	.area DATA
                                     90 ;--------------------------------------------------------
                                     91 ; ram data
                                     92 ;--------------------------------------------------------
                                     93 	.area INITIALIZED
                                     94 ;--------------------------------------------------------
                                     95 ; absolute external ram data
                                     96 ;--------------------------------------------------------
                                     97 	.area DABS (ABS)
                                     98 
                                     99 ; default segment ordering for linker
                                    100 	.area HOME
                                    101 	.area GSINIT
                                    102 	.area GSFINAL
                                    103 	.area CONST
                                    104 	.area INITIALIZER
                                    105 	.area CODE
                                    106 
                                    107 ;--------------------------------------------------------
                                    108 ; global & static initialisations
                                    109 ;--------------------------------------------------------
                                    110 	.area HOME
                                    111 	.area GSINIT
                                    112 	.area GSFINAL
                                    113 	.area GSINIT
                                    114 ;--------------------------------------------------------
                                    115 ; Home
                                    116 ;--------------------------------------------------------
                                    117 	.area HOME
                                    118 	.area HOME
                                    119 ;--------------------------------------------------------
                                    120 ; code
                                    121 ;--------------------------------------------------------
                                    122 	.area CODE
                           000000   123 	Sstm8s_tim1$TIM1_DeInit$0 ==.
                                    124 ;	../SPL/src/stm8s_tim1.c: 58: void TIM1_DeInit(void)
                                    125 ; genLabel
                                    126 ;	-----------------------------------------
                                    127 ;	 function TIM1_DeInit
                                    128 ;	-----------------------------------------
                                    129 ;	Register assignment is optimal.
                                    130 ;	Stack space usage: 0 bytes.
      00AC4B                        131 _TIM1_DeInit:
                           000000   132 	Sstm8s_tim1$TIM1_DeInit$1 ==.
                           000000   133 	Sstm8s_tim1$TIM1_DeInit$2 ==.
                                    134 ;	../SPL/src/stm8s_tim1.c: 60: TIM1->CR1  = TIM1_CR1_RESET_VALUE;
                                    135 ; genPointerSet
      00AC4B 35 00 52 50      [ 1]  136 	mov	0x5250+0, #0x00
                           000004   137 	Sstm8s_tim1$TIM1_DeInit$3 ==.
                                    138 ;	../SPL/src/stm8s_tim1.c: 61: TIM1->CR2  = TIM1_CR2_RESET_VALUE;
                                    139 ; genPointerSet
      00AC4F 35 00 52 51      [ 1]  140 	mov	0x5251+0, #0x00
                           000008   141 	Sstm8s_tim1$TIM1_DeInit$4 ==.
                                    142 ;	../SPL/src/stm8s_tim1.c: 62: TIM1->SMCR = TIM1_SMCR_RESET_VALUE;
                                    143 ; genPointerSet
      00AC53 35 00 52 52      [ 1]  144 	mov	0x5252+0, #0x00
                           00000C   145 	Sstm8s_tim1$TIM1_DeInit$5 ==.
                                    146 ;	../SPL/src/stm8s_tim1.c: 63: TIM1->ETR  = TIM1_ETR_RESET_VALUE;
                                    147 ; genPointerSet
      00AC57 35 00 52 53      [ 1]  148 	mov	0x5253+0, #0x00
                           000010   149 	Sstm8s_tim1$TIM1_DeInit$6 ==.
                                    150 ;	../SPL/src/stm8s_tim1.c: 64: TIM1->IER  = TIM1_IER_RESET_VALUE;
                                    151 ; genPointerSet
      00AC5B 35 00 52 54      [ 1]  152 	mov	0x5254+0, #0x00
                           000014   153 	Sstm8s_tim1$TIM1_DeInit$7 ==.
                                    154 ;	../SPL/src/stm8s_tim1.c: 65: TIM1->SR2  = TIM1_SR2_RESET_VALUE;
                                    155 ; genPointerSet
      00AC5F 35 00 52 56      [ 1]  156 	mov	0x5256+0, #0x00
                           000018   157 	Sstm8s_tim1$TIM1_DeInit$8 ==.
                                    158 ;	../SPL/src/stm8s_tim1.c: 67: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
                                    159 ; genPointerSet
      00AC63 35 00 52 5C      [ 1]  160 	mov	0x525c+0, #0x00
                           00001C   161 	Sstm8s_tim1$TIM1_DeInit$9 ==.
                                    162 ;	../SPL/src/stm8s_tim1.c: 68: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
                                    163 ; genPointerSet
      00AC67 35 00 52 5D      [ 1]  164 	mov	0x525d+0, #0x00
                           000020   165 	Sstm8s_tim1$TIM1_DeInit$10 ==.
                                    166 ;	../SPL/src/stm8s_tim1.c: 70: TIM1->CCMR1 = 0x01;
                                    167 ; genPointerSet
      00AC6B 35 01 52 58      [ 1]  168 	mov	0x5258+0, #0x01
                           000024   169 	Sstm8s_tim1$TIM1_DeInit$11 ==.
                                    170 ;	../SPL/src/stm8s_tim1.c: 71: TIM1->CCMR2 = 0x01;
                                    171 ; genPointerSet
      00AC6F 35 01 52 59      [ 1]  172 	mov	0x5259+0, #0x01
                           000028   173 	Sstm8s_tim1$TIM1_DeInit$12 ==.
                                    174 ;	../SPL/src/stm8s_tim1.c: 72: TIM1->CCMR3 = 0x01;
                                    175 ; genPointerSet
      00AC73 35 01 52 5A      [ 1]  176 	mov	0x525a+0, #0x01
                           00002C   177 	Sstm8s_tim1$TIM1_DeInit$13 ==.
                                    178 ;	../SPL/src/stm8s_tim1.c: 73: TIM1->CCMR4 = 0x01;
                                    179 ; genPointerSet
      00AC77 35 01 52 5B      [ 1]  180 	mov	0x525b+0, #0x01
                           000030   181 	Sstm8s_tim1$TIM1_DeInit$14 ==.
                                    182 ;	../SPL/src/stm8s_tim1.c: 75: TIM1->CCER1 = TIM1_CCER1_RESET_VALUE;
                                    183 ; genPointerSet
      00AC7B 35 00 52 5C      [ 1]  184 	mov	0x525c+0, #0x00
                           000034   185 	Sstm8s_tim1$TIM1_DeInit$15 ==.
                                    186 ;	../SPL/src/stm8s_tim1.c: 76: TIM1->CCER2 = TIM1_CCER2_RESET_VALUE;
                                    187 ; genPointerSet
      00AC7F 35 00 52 5D      [ 1]  188 	mov	0x525d+0, #0x00
                           000038   189 	Sstm8s_tim1$TIM1_DeInit$16 ==.
                                    190 ;	../SPL/src/stm8s_tim1.c: 77: TIM1->CCMR1 = TIM1_CCMR1_RESET_VALUE;
                                    191 ; genPointerSet
      00AC83 35 00 52 58      [ 1]  192 	mov	0x5258+0, #0x00
                           00003C   193 	Sstm8s_tim1$TIM1_DeInit$17 ==.
                                    194 ;	../SPL/src/stm8s_tim1.c: 78: TIM1->CCMR2 = TIM1_CCMR2_RESET_VALUE;
                                    195 ; genPointerSet
      00AC87 35 00 52 59      [ 1]  196 	mov	0x5259+0, #0x00
                           000040   197 	Sstm8s_tim1$TIM1_DeInit$18 ==.
                                    198 ;	../SPL/src/stm8s_tim1.c: 79: TIM1->CCMR3 = TIM1_CCMR3_RESET_VALUE;
                                    199 ; genPointerSet
      00AC8B 35 00 52 5A      [ 1]  200 	mov	0x525a+0, #0x00
                           000044   201 	Sstm8s_tim1$TIM1_DeInit$19 ==.
                                    202 ;	../SPL/src/stm8s_tim1.c: 80: TIM1->CCMR4 = TIM1_CCMR4_RESET_VALUE;
                                    203 ; genPointerSet
      00AC8F 35 00 52 5B      [ 1]  204 	mov	0x525b+0, #0x00
                           000048   205 	Sstm8s_tim1$TIM1_DeInit$20 ==.
                                    206 ;	../SPL/src/stm8s_tim1.c: 81: TIM1->CNTRH = TIM1_CNTRH_RESET_VALUE;
                                    207 ; genPointerSet
      00AC93 35 00 52 5E      [ 1]  208 	mov	0x525e+0, #0x00
                           00004C   209 	Sstm8s_tim1$TIM1_DeInit$21 ==.
                                    210 ;	../SPL/src/stm8s_tim1.c: 82: TIM1->CNTRL = TIM1_CNTRL_RESET_VALUE;
                                    211 ; genPointerSet
      00AC97 35 00 52 5F      [ 1]  212 	mov	0x525f+0, #0x00
                           000050   213 	Sstm8s_tim1$TIM1_DeInit$22 ==.
                                    214 ;	../SPL/src/stm8s_tim1.c: 83: TIM1->PSCRH = TIM1_PSCRH_RESET_VALUE;
                                    215 ; genPointerSet
      00AC9B 35 00 52 60      [ 1]  216 	mov	0x5260+0, #0x00
                           000054   217 	Sstm8s_tim1$TIM1_DeInit$23 ==.
                                    218 ;	../SPL/src/stm8s_tim1.c: 84: TIM1->PSCRL = TIM1_PSCRL_RESET_VALUE;
                                    219 ; genPointerSet
      00AC9F 35 00 52 61      [ 1]  220 	mov	0x5261+0, #0x00
                           000058   221 	Sstm8s_tim1$TIM1_DeInit$24 ==.
                                    222 ;	../SPL/src/stm8s_tim1.c: 85: TIM1->ARRH  = TIM1_ARRH_RESET_VALUE;
                                    223 ; genPointerSet
      00ACA3 35 FF 52 62      [ 1]  224 	mov	0x5262+0, #0xff
                           00005C   225 	Sstm8s_tim1$TIM1_DeInit$25 ==.
                                    226 ;	../SPL/src/stm8s_tim1.c: 86: TIM1->ARRL  = TIM1_ARRL_RESET_VALUE;
                                    227 ; genPointerSet
      00ACA7 35 FF 52 63      [ 1]  228 	mov	0x5263+0, #0xff
                           000060   229 	Sstm8s_tim1$TIM1_DeInit$26 ==.
                                    230 ;	../SPL/src/stm8s_tim1.c: 87: TIM1->CCR1H = TIM1_CCR1H_RESET_VALUE;
                                    231 ; genPointerSet
      00ACAB 35 00 52 65      [ 1]  232 	mov	0x5265+0, #0x00
                           000064   233 	Sstm8s_tim1$TIM1_DeInit$27 ==.
                                    234 ;	../SPL/src/stm8s_tim1.c: 88: TIM1->CCR1L = TIM1_CCR1L_RESET_VALUE;
                                    235 ; genPointerSet
      00ACAF 35 00 52 66      [ 1]  236 	mov	0x5266+0, #0x00
                           000068   237 	Sstm8s_tim1$TIM1_DeInit$28 ==.
                                    238 ;	../SPL/src/stm8s_tim1.c: 89: TIM1->CCR2H = TIM1_CCR2H_RESET_VALUE;
                                    239 ; genPointerSet
      00ACB3 35 00 52 67      [ 1]  240 	mov	0x5267+0, #0x00
                           00006C   241 	Sstm8s_tim1$TIM1_DeInit$29 ==.
                                    242 ;	../SPL/src/stm8s_tim1.c: 90: TIM1->CCR2L = TIM1_CCR2L_RESET_VALUE;
                                    243 ; genPointerSet
      00ACB7 35 00 52 68      [ 1]  244 	mov	0x5268+0, #0x00
                           000070   245 	Sstm8s_tim1$TIM1_DeInit$30 ==.
                                    246 ;	../SPL/src/stm8s_tim1.c: 91: TIM1->CCR3H = TIM1_CCR3H_RESET_VALUE;
                                    247 ; genPointerSet
      00ACBB 35 00 52 69      [ 1]  248 	mov	0x5269+0, #0x00
                           000074   249 	Sstm8s_tim1$TIM1_DeInit$31 ==.
                                    250 ;	../SPL/src/stm8s_tim1.c: 92: TIM1->CCR3L = TIM1_CCR3L_RESET_VALUE;
                                    251 ; genPointerSet
      00ACBF 35 00 52 6A      [ 1]  252 	mov	0x526a+0, #0x00
                           000078   253 	Sstm8s_tim1$TIM1_DeInit$32 ==.
                                    254 ;	../SPL/src/stm8s_tim1.c: 93: TIM1->CCR4H = TIM1_CCR4H_RESET_VALUE;
                                    255 ; genPointerSet
      00ACC3 35 00 52 6B      [ 1]  256 	mov	0x526b+0, #0x00
                           00007C   257 	Sstm8s_tim1$TIM1_DeInit$33 ==.
                                    258 ;	../SPL/src/stm8s_tim1.c: 94: TIM1->CCR4L = TIM1_CCR4L_RESET_VALUE;
                                    259 ; genPointerSet
      00ACC7 35 00 52 6C      [ 1]  260 	mov	0x526c+0, #0x00
                           000080   261 	Sstm8s_tim1$TIM1_DeInit$34 ==.
                                    262 ;	../SPL/src/stm8s_tim1.c: 95: TIM1->OISR  = TIM1_OISR_RESET_VALUE;
                                    263 ; genPointerSet
      00ACCB 35 00 52 6F      [ 1]  264 	mov	0x526f+0, #0x00
                           000084   265 	Sstm8s_tim1$TIM1_DeInit$35 ==.
                                    266 ;	../SPL/src/stm8s_tim1.c: 96: TIM1->EGR   = 0x01; /* TIM1_EGR_UG */
                                    267 ; genPointerSet
      00ACCF 35 01 52 57      [ 1]  268 	mov	0x5257+0, #0x01
                           000088   269 	Sstm8s_tim1$TIM1_DeInit$36 ==.
                                    270 ;	../SPL/src/stm8s_tim1.c: 97: TIM1->DTR   = TIM1_DTR_RESET_VALUE;
                                    271 ; genPointerSet
      00ACD3 35 00 52 6E      [ 1]  272 	mov	0x526e+0, #0x00
                           00008C   273 	Sstm8s_tim1$TIM1_DeInit$37 ==.
                                    274 ;	../SPL/src/stm8s_tim1.c: 98: TIM1->BKR   = TIM1_BKR_RESET_VALUE;
                                    275 ; genPointerSet
      00ACD7 35 00 52 6D      [ 1]  276 	mov	0x526d+0, #0x00
                           000090   277 	Sstm8s_tim1$TIM1_DeInit$38 ==.
                                    278 ;	../SPL/src/stm8s_tim1.c: 99: TIM1->RCR   = TIM1_RCR_RESET_VALUE;
                                    279 ; genPointerSet
      00ACDB 35 00 52 64      [ 1]  280 	mov	0x5264+0, #0x00
                           000094   281 	Sstm8s_tim1$TIM1_DeInit$39 ==.
                                    282 ;	../SPL/src/stm8s_tim1.c: 100: TIM1->SR1   = TIM1_SR1_RESET_VALUE;
                                    283 ; genPointerSet
      00ACDF 35 00 52 55      [ 1]  284 	mov	0x5255+0, #0x00
                                    285 ; genLabel
      00ACE3                        286 00101$:
                           000098   287 	Sstm8s_tim1$TIM1_DeInit$40 ==.
                                    288 ;	../SPL/src/stm8s_tim1.c: 101: }
                                    289 ; genEndFunction
                           000098   290 	Sstm8s_tim1$TIM1_DeInit$41 ==.
                           000098   291 	XG$TIM1_DeInit$0$0 ==.
      00ACE3 81               [ 4]  292 	ret
                           000099   293 	Sstm8s_tim1$TIM1_DeInit$42 ==.
                           000099   294 	Sstm8s_tim1$TIM1_TimeBaseInit$43 ==.
                                    295 ;	../SPL/src/stm8s_tim1.c: 111: void TIM1_TimeBaseInit(uint16_t TIM1_Prescaler,
                                    296 ; genLabel
                                    297 ;	-----------------------------------------
                                    298 ;	 function TIM1_TimeBaseInit
                                    299 ;	-----------------------------------------
                                    300 ;	Register assignment is optimal.
                                    301 ;	Stack space usage: 0 bytes.
      00ACE4                        302 _TIM1_TimeBaseInit:
                           000099   303 	Sstm8s_tim1$TIM1_TimeBaseInit$44 ==.
                           000099   304 	Sstm8s_tim1$TIM1_TimeBaseInit$45 ==.
                                    305 ;	../SPL/src/stm8s_tim1.c: 117: assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode));
                                    306 ; genIfx
      00ACE4 0D 05            [ 1]  307 	tnz	(0x05, sp)
      00ACE6 26 03            [ 1]  308 	jrne	00142$
      00ACE8 CC AD 1E         [ 2]  309 	jp	00104$
      00ACEB                        310 00142$:
                                    311 ; genCmpEQorNE
      00ACEB 7B 05            [ 1]  312 	ld	a, (0x05, sp)
      00ACED A1 10            [ 1]  313 	cp	a, #0x10
      00ACEF 26 03            [ 1]  314 	jrne	00144$
      00ACF1 CC AD 1E         [ 2]  315 	jp	00104$
      00ACF4                        316 00144$:
                           0000A9   317 	Sstm8s_tim1$TIM1_TimeBaseInit$46 ==.
                                    318 ; skipping generated iCode
                                    319 ; genCmpEQorNE
      00ACF4 7B 05            [ 1]  320 	ld	a, (0x05, sp)
      00ACF6 A1 20            [ 1]  321 	cp	a, #0x20
      00ACF8 26 03            [ 1]  322 	jrne	00147$
      00ACFA CC AD 1E         [ 2]  323 	jp	00104$
      00ACFD                        324 00147$:
                           0000B2   325 	Sstm8s_tim1$TIM1_TimeBaseInit$47 ==.
                                    326 ; skipping generated iCode
                                    327 ; genCmpEQorNE
      00ACFD 7B 05            [ 1]  328 	ld	a, (0x05, sp)
      00ACFF A1 40            [ 1]  329 	cp	a, #0x40
      00AD01 26 03            [ 1]  330 	jrne	00150$
      00AD03 CC AD 1E         [ 2]  331 	jp	00104$
      00AD06                        332 00150$:
                           0000BB   333 	Sstm8s_tim1$TIM1_TimeBaseInit$48 ==.
                                    334 ; skipping generated iCode
                                    335 ; genCmpEQorNE
      00AD06 7B 05            [ 1]  336 	ld	a, (0x05, sp)
      00AD08 A1 60            [ 1]  337 	cp	a, #0x60
      00AD0A 26 03            [ 1]  338 	jrne	00153$
      00AD0C CC AD 1E         [ 2]  339 	jp	00104$
      00AD0F                        340 00153$:
                           0000C4   341 	Sstm8s_tim1$TIM1_TimeBaseInit$49 ==.
                                    342 ; skipping generated iCode
                                    343 ; skipping iCode since result will be rematerialized
                                    344 ; skipping iCode since result will be rematerialized
                                    345 ; genIPush
      00AD0F 4B 75            [ 1]  346 	push	#0x75
                           0000C6   347 	Sstm8s_tim1$TIM1_TimeBaseInit$50 ==.
      00AD11 5F               [ 1]  348 	clrw	x
      00AD12 89               [ 2]  349 	pushw	x
                           0000C8   350 	Sstm8s_tim1$TIM1_TimeBaseInit$51 ==.
      00AD13 4B 00            [ 1]  351 	push	#0x00
                           0000CA   352 	Sstm8s_tim1$TIM1_TimeBaseInit$52 ==.
                                    353 ; genIPush
      00AD15 4B 2C            [ 1]  354 	push	#<(___str_0+0)
                           0000CC   355 	Sstm8s_tim1$TIM1_TimeBaseInit$53 ==.
      00AD17 4B 81            [ 1]  356 	push	#((___str_0+0) >> 8)
                           0000CE   357 	Sstm8s_tim1$TIM1_TimeBaseInit$54 ==.
                                    358 ; genCall
      00AD19 CD 84 D7         [ 4]  359 	call	_assert_failed
      00AD1C 5B 06            [ 2]  360 	addw	sp, #6
                           0000D3   361 	Sstm8s_tim1$TIM1_TimeBaseInit$55 ==.
                                    362 ; genLabel
      00AD1E                        363 00104$:
                           0000D3   364 	Sstm8s_tim1$TIM1_TimeBaseInit$56 ==.
                                    365 ;	../SPL/src/stm8s_tim1.c: 120: TIM1->ARRH = (uint8_t)(TIM1_Period >> 8);
                                    366 ; genRightShiftLiteral
      00AD1E 7B 06            [ 1]  367 	ld	a, (0x06, sp)
      00AD20 5F               [ 1]  368 	clrw	x
                                    369 ; genCast
                                    370 ; genAssign
                                    371 ; genPointerSet
      00AD21 C7 52 62         [ 1]  372 	ld	0x5262, a
                           0000D9   373 	Sstm8s_tim1$TIM1_TimeBaseInit$57 ==.
                                    374 ;	../SPL/src/stm8s_tim1.c: 121: TIM1->ARRL = (uint8_t)(TIM1_Period);
                                    375 ; genCast
                                    376 ; genAssign
      00AD24 7B 07            [ 1]  377 	ld	a, (0x07, sp)
                                    378 ; genPointerSet
      00AD26 C7 52 63         [ 1]  379 	ld	0x5263, a
                           0000DE   380 	Sstm8s_tim1$TIM1_TimeBaseInit$58 ==.
                                    381 ;	../SPL/src/stm8s_tim1.c: 124: TIM1->PSCRH = (uint8_t)(TIM1_Prescaler >> 8);
                                    382 ; genRightShiftLiteral
      00AD29 7B 03            [ 1]  383 	ld	a, (0x03, sp)
      00AD2B 5F               [ 1]  384 	clrw	x
                                    385 ; genCast
                                    386 ; genAssign
                                    387 ; genPointerSet
      00AD2C C7 52 60         [ 1]  388 	ld	0x5260, a
                           0000E4   389 	Sstm8s_tim1$TIM1_TimeBaseInit$59 ==.
                                    390 ;	../SPL/src/stm8s_tim1.c: 125: TIM1->PSCRL = (uint8_t)(TIM1_Prescaler);
                                    391 ; genCast
                                    392 ; genAssign
      00AD2F 7B 04            [ 1]  393 	ld	a, (0x04, sp)
                                    394 ; genPointerSet
      00AD31 C7 52 61         [ 1]  395 	ld	0x5261, a
                           0000E9   396 	Sstm8s_tim1$TIM1_TimeBaseInit$60 ==.
                                    397 ;	../SPL/src/stm8s_tim1.c: 128: TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)(~(TIM1_CR1_CMS | TIM1_CR1_DIR)))
                                    398 ; genPointerGet
      00AD34 C6 52 50         [ 1]  399 	ld	a, 0x5250
                                    400 ; genAnd
      00AD37 A4 8F            [ 1]  401 	and	a, #0x8f
                           0000EE   402 	Sstm8s_tim1$TIM1_TimeBaseInit$61 ==.
                                    403 ;	../SPL/src/stm8s_tim1.c: 129: | (uint8_t)(TIM1_CounterMode));
                                    404 ; genOr
      00AD39 1A 05            [ 1]  405 	or	a, (0x05, sp)
                                    406 ; genPointerSet
      00AD3B C7 52 50         [ 1]  407 	ld	0x5250, a
                           0000F3   408 	Sstm8s_tim1$TIM1_TimeBaseInit$62 ==.
                                    409 ;	../SPL/src/stm8s_tim1.c: 132: TIM1->RCR = TIM1_RepetitionCounter;
                                    410 ; genPointerSet
      00AD3E AE 52 64         [ 2]  411 	ldw	x, #0x5264
      00AD41 7B 08            [ 1]  412 	ld	a, (0x08, sp)
      00AD43 F7               [ 1]  413 	ld	(x), a
                                    414 ; genLabel
      00AD44                        415 00101$:
                           0000F9   416 	Sstm8s_tim1$TIM1_TimeBaseInit$63 ==.
                                    417 ;	../SPL/src/stm8s_tim1.c: 133: }
                                    418 ; genEndFunction
                           0000F9   419 	Sstm8s_tim1$TIM1_TimeBaseInit$64 ==.
                           0000F9   420 	XG$TIM1_TimeBaseInit$0$0 ==.
      00AD44 81               [ 4]  421 	ret
                           0000FA   422 	Sstm8s_tim1$TIM1_TimeBaseInit$65 ==.
                           0000FA   423 	Sstm8s_tim1$TIM1_OC1Init$66 ==.
                                    424 ;	../SPL/src/stm8s_tim1.c: 154: void TIM1_OC1Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    425 ; genLabel
                                    426 ;	-----------------------------------------
                                    427 ;	 function TIM1_OC1Init
                                    428 ;	-----------------------------------------
                                    429 ;	Register assignment might be sub-optimal.
                                    430 ;	Stack space usage: 3 bytes.
      00AD45                        431 _TIM1_OC1Init:
                           0000FA   432 	Sstm8s_tim1$TIM1_OC1Init$67 ==.
      00AD45 52 03            [ 2]  433 	sub	sp, #3
                           0000FC   434 	Sstm8s_tim1$TIM1_OC1Init$68 ==.
                           0000FC   435 	Sstm8s_tim1$TIM1_OC1Init$69 ==.
                                    436 ;	../SPL/src/stm8s_tim1.c: 164: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                    437 ; genIfx
      00AD47 0D 06            [ 1]  438 	tnz	(0x06, sp)
      00AD49 26 03            [ 1]  439 	jrne	00240$
      00AD4B CC AD 8A         [ 2]  440 	jp	00104$
      00AD4E                        441 00240$:
                                    442 ; genCmpEQorNE
      00AD4E 7B 06            [ 1]  443 	ld	a, (0x06, sp)
      00AD50 A1 10            [ 1]  444 	cp	a, #0x10
      00AD52 26 03            [ 1]  445 	jrne	00242$
      00AD54 CC AD 8A         [ 2]  446 	jp	00104$
      00AD57                        447 00242$:
                           00010C   448 	Sstm8s_tim1$TIM1_OC1Init$70 ==.
                                    449 ; skipping generated iCode
                                    450 ; genCmpEQorNE
      00AD57 7B 06            [ 1]  451 	ld	a, (0x06, sp)
      00AD59 A1 20            [ 1]  452 	cp	a, #0x20
      00AD5B 26 03            [ 1]  453 	jrne	00245$
      00AD5D CC AD 8A         [ 2]  454 	jp	00104$
      00AD60                        455 00245$:
                           000115   456 	Sstm8s_tim1$TIM1_OC1Init$71 ==.
                                    457 ; skipping generated iCode
                                    458 ; genCmpEQorNE
      00AD60 7B 06            [ 1]  459 	ld	a, (0x06, sp)
      00AD62 A1 30            [ 1]  460 	cp	a, #0x30
      00AD64 26 03            [ 1]  461 	jrne	00248$
      00AD66 CC AD 8A         [ 2]  462 	jp	00104$
      00AD69                        463 00248$:
                           00011E   464 	Sstm8s_tim1$TIM1_OC1Init$72 ==.
                                    465 ; skipping generated iCode
                                    466 ; genCmpEQorNE
      00AD69 7B 06            [ 1]  467 	ld	a, (0x06, sp)
      00AD6B A1 60            [ 1]  468 	cp	a, #0x60
      00AD6D 26 03            [ 1]  469 	jrne	00251$
      00AD6F CC AD 8A         [ 2]  470 	jp	00104$
      00AD72                        471 00251$:
                           000127   472 	Sstm8s_tim1$TIM1_OC1Init$73 ==.
                                    473 ; skipping generated iCode
                                    474 ; genCmpEQorNE
      00AD72 7B 06            [ 1]  475 	ld	a, (0x06, sp)
      00AD74 A1 70            [ 1]  476 	cp	a, #0x70
      00AD76 26 03            [ 1]  477 	jrne	00254$
      00AD78 CC AD 8A         [ 2]  478 	jp	00104$
      00AD7B                        479 00254$:
                           000130   480 	Sstm8s_tim1$TIM1_OC1Init$74 ==.
                                    481 ; skipping generated iCode
                                    482 ; skipping iCode since result will be rematerialized
                                    483 ; skipping iCode since result will be rematerialized
                                    484 ; genIPush
      00AD7B 4B A4            [ 1]  485 	push	#0xa4
                           000132   486 	Sstm8s_tim1$TIM1_OC1Init$75 ==.
      00AD7D 5F               [ 1]  487 	clrw	x
      00AD7E 89               [ 2]  488 	pushw	x
                           000134   489 	Sstm8s_tim1$TIM1_OC1Init$76 ==.
      00AD7F 4B 00            [ 1]  490 	push	#0x00
                           000136   491 	Sstm8s_tim1$TIM1_OC1Init$77 ==.
                                    492 ; genIPush
      00AD81 4B 2C            [ 1]  493 	push	#<(___str_0+0)
                           000138   494 	Sstm8s_tim1$TIM1_OC1Init$78 ==.
      00AD83 4B 81            [ 1]  495 	push	#((___str_0+0) >> 8)
                           00013A   496 	Sstm8s_tim1$TIM1_OC1Init$79 ==.
                                    497 ; genCall
      00AD85 CD 84 D7         [ 4]  498 	call	_assert_failed
      00AD88 5B 06            [ 2]  499 	addw	sp, #6
                           00013F   500 	Sstm8s_tim1$TIM1_OC1Init$80 ==.
                                    501 ; genLabel
      00AD8A                        502 00104$:
                           00013F   503 	Sstm8s_tim1$TIM1_OC1Init$81 ==.
                                    504 ;	../SPL/src/stm8s_tim1.c: 165: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                    505 ; genIfx
      00AD8A 0D 07            [ 1]  506 	tnz	(0x07, sp)
      00AD8C 26 03            [ 1]  507 	jrne	00256$
      00AD8E CC AD A9         [ 2]  508 	jp	00121$
      00AD91                        509 00256$:
                                    510 ; genCmpEQorNE
      00AD91 7B 07            [ 1]  511 	ld	a, (0x07, sp)
      00AD93 A1 11            [ 1]  512 	cp	a, #0x11
      00AD95 26 03            [ 1]  513 	jrne	00258$
      00AD97 CC AD A9         [ 2]  514 	jp	00121$
      00AD9A                        515 00258$:
                           00014F   516 	Sstm8s_tim1$TIM1_OC1Init$82 ==.
                                    517 ; skipping generated iCode
                                    518 ; skipping iCode since result will be rematerialized
                                    519 ; skipping iCode since result will be rematerialized
                                    520 ; genIPush
      00AD9A 4B A5            [ 1]  521 	push	#0xa5
                           000151   522 	Sstm8s_tim1$TIM1_OC1Init$83 ==.
      00AD9C 5F               [ 1]  523 	clrw	x
      00AD9D 89               [ 2]  524 	pushw	x
                           000153   525 	Sstm8s_tim1$TIM1_OC1Init$84 ==.
      00AD9E 4B 00            [ 1]  526 	push	#0x00
                           000155   527 	Sstm8s_tim1$TIM1_OC1Init$85 ==.
                                    528 ; genIPush
      00ADA0 4B 2C            [ 1]  529 	push	#<(___str_0+0)
                           000157   530 	Sstm8s_tim1$TIM1_OC1Init$86 ==.
      00ADA2 4B 81            [ 1]  531 	push	#((___str_0+0) >> 8)
                           000159   532 	Sstm8s_tim1$TIM1_OC1Init$87 ==.
                                    533 ; genCall
      00ADA4 CD 84 D7         [ 4]  534 	call	_assert_failed
      00ADA7 5B 06            [ 2]  535 	addw	sp, #6
                           00015E   536 	Sstm8s_tim1$TIM1_OC1Init$88 ==.
                                    537 ; genLabel
      00ADA9                        538 00121$:
                           00015E   539 	Sstm8s_tim1$TIM1_OC1Init$89 ==.
                                    540 ;	../SPL/src/stm8s_tim1.c: 166: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                    541 ; genIfx
      00ADA9 0D 08            [ 1]  542 	tnz	(0x08, sp)
      00ADAB 26 03            [ 1]  543 	jrne	00260$
      00ADAD CC AD C8         [ 2]  544 	jp	00126$
      00ADB0                        545 00260$:
                                    546 ; genCmpEQorNE
      00ADB0 7B 08            [ 1]  547 	ld	a, (0x08, sp)
      00ADB2 A1 44            [ 1]  548 	cp	a, #0x44
      00ADB4 26 03            [ 1]  549 	jrne	00262$
      00ADB6 CC AD C8         [ 2]  550 	jp	00126$
      00ADB9                        551 00262$:
                           00016E   552 	Sstm8s_tim1$TIM1_OC1Init$90 ==.
                                    553 ; skipping generated iCode
                                    554 ; skipping iCode since result will be rematerialized
                                    555 ; skipping iCode since result will be rematerialized
                                    556 ; genIPush
      00ADB9 4B A6            [ 1]  557 	push	#0xa6
                           000170   558 	Sstm8s_tim1$TIM1_OC1Init$91 ==.
      00ADBB 5F               [ 1]  559 	clrw	x
      00ADBC 89               [ 2]  560 	pushw	x
                           000172   561 	Sstm8s_tim1$TIM1_OC1Init$92 ==.
      00ADBD 4B 00            [ 1]  562 	push	#0x00
                           000174   563 	Sstm8s_tim1$TIM1_OC1Init$93 ==.
                                    564 ; genIPush
      00ADBF 4B 2C            [ 1]  565 	push	#<(___str_0+0)
                           000176   566 	Sstm8s_tim1$TIM1_OC1Init$94 ==.
      00ADC1 4B 81            [ 1]  567 	push	#((___str_0+0) >> 8)
                           000178   568 	Sstm8s_tim1$TIM1_OC1Init$95 ==.
                                    569 ; genCall
      00ADC3 CD 84 D7         [ 4]  570 	call	_assert_failed
      00ADC6 5B 06            [ 2]  571 	addw	sp, #6
                           00017D   572 	Sstm8s_tim1$TIM1_OC1Init$96 ==.
                                    573 ; genLabel
      00ADC8                        574 00126$:
                           00017D   575 	Sstm8s_tim1$TIM1_OC1Init$97 ==.
                                    576 ;	../SPL/src/stm8s_tim1.c: 167: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                    577 ; genIfx
      00ADC8 0D 0B            [ 1]  578 	tnz	(0x0b, sp)
      00ADCA 26 03            [ 1]  579 	jrne	00264$
      00ADCC CC AD E7         [ 2]  580 	jp	00131$
      00ADCF                        581 00264$:
                                    582 ; genCmpEQorNE
      00ADCF 7B 0B            [ 1]  583 	ld	a, (0x0b, sp)
      00ADD1 A1 22            [ 1]  584 	cp	a, #0x22
      00ADD3 26 03            [ 1]  585 	jrne	00266$
      00ADD5 CC AD E7         [ 2]  586 	jp	00131$
      00ADD8                        587 00266$:
                           00018D   588 	Sstm8s_tim1$TIM1_OC1Init$98 ==.
                                    589 ; skipping generated iCode
                                    590 ; skipping iCode since result will be rematerialized
                                    591 ; skipping iCode since result will be rematerialized
                                    592 ; genIPush
      00ADD8 4B A7            [ 1]  593 	push	#0xa7
                           00018F   594 	Sstm8s_tim1$TIM1_OC1Init$99 ==.
      00ADDA 5F               [ 1]  595 	clrw	x
      00ADDB 89               [ 2]  596 	pushw	x
                           000191   597 	Sstm8s_tim1$TIM1_OC1Init$100 ==.
      00ADDC 4B 00            [ 1]  598 	push	#0x00
                           000193   599 	Sstm8s_tim1$TIM1_OC1Init$101 ==.
                                    600 ; genIPush
      00ADDE 4B 2C            [ 1]  601 	push	#<(___str_0+0)
                           000195   602 	Sstm8s_tim1$TIM1_OC1Init$102 ==.
      00ADE0 4B 81            [ 1]  603 	push	#((___str_0+0) >> 8)
                           000197   604 	Sstm8s_tim1$TIM1_OC1Init$103 ==.
                                    605 ; genCall
      00ADE2 CD 84 D7         [ 4]  606 	call	_assert_failed
      00ADE5 5B 06            [ 2]  607 	addw	sp, #6
                           00019C   608 	Sstm8s_tim1$TIM1_OC1Init$104 ==.
                                    609 ; genLabel
      00ADE7                        610 00131$:
                           00019C   611 	Sstm8s_tim1$TIM1_OC1Init$105 ==.
                                    612 ;	../SPL/src/stm8s_tim1.c: 168: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                    613 ; genIfx
      00ADE7 0D 0C            [ 1]  614 	tnz	(0x0c, sp)
      00ADE9 26 03            [ 1]  615 	jrne	00268$
      00ADEB CC AE 06         [ 2]  616 	jp	00136$
      00ADEE                        617 00268$:
                                    618 ; genCmpEQorNE
      00ADEE 7B 0C            [ 1]  619 	ld	a, (0x0c, sp)
      00ADF0 A1 88            [ 1]  620 	cp	a, #0x88
      00ADF2 26 03            [ 1]  621 	jrne	00270$
      00ADF4 CC AE 06         [ 2]  622 	jp	00136$
      00ADF7                        623 00270$:
                           0001AC   624 	Sstm8s_tim1$TIM1_OC1Init$106 ==.
                                    625 ; skipping generated iCode
                                    626 ; skipping iCode since result will be rematerialized
                                    627 ; skipping iCode since result will be rematerialized
                                    628 ; genIPush
      00ADF7 4B A8            [ 1]  629 	push	#0xa8
                           0001AE   630 	Sstm8s_tim1$TIM1_OC1Init$107 ==.
      00ADF9 5F               [ 1]  631 	clrw	x
      00ADFA 89               [ 2]  632 	pushw	x
                           0001B0   633 	Sstm8s_tim1$TIM1_OC1Init$108 ==.
      00ADFB 4B 00            [ 1]  634 	push	#0x00
                           0001B2   635 	Sstm8s_tim1$TIM1_OC1Init$109 ==.
                                    636 ; genIPush
      00ADFD 4B 2C            [ 1]  637 	push	#<(___str_0+0)
                           0001B4   638 	Sstm8s_tim1$TIM1_OC1Init$110 ==.
      00ADFF 4B 81            [ 1]  639 	push	#((___str_0+0) >> 8)
                           0001B6   640 	Sstm8s_tim1$TIM1_OC1Init$111 ==.
                                    641 ; genCall
      00AE01 CD 84 D7         [ 4]  642 	call	_assert_failed
      00AE04 5B 06            [ 2]  643 	addw	sp, #6
                           0001BB   644 	Sstm8s_tim1$TIM1_OC1Init$112 ==.
                                    645 ; genLabel
      00AE06                        646 00136$:
                           0001BB   647 	Sstm8s_tim1$TIM1_OC1Init$113 ==.
                                    648 ;	../SPL/src/stm8s_tim1.c: 169: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                    649 ; genCmpEQorNE
      00AE06 7B 0D            [ 1]  650 	ld	a, (0x0d, sp)
      00AE08 A1 55            [ 1]  651 	cp	a, #0x55
      00AE0A 26 03            [ 1]  652 	jrne	00273$
      00AE0C CC AE 25         [ 2]  653 	jp	00141$
      00AE0F                        654 00273$:
                           0001C4   655 	Sstm8s_tim1$TIM1_OC1Init$114 ==.
                                    656 ; skipping generated iCode
                                    657 ; genIfx
      00AE0F 0D 0D            [ 1]  658 	tnz	(0x0d, sp)
      00AE11 26 03            [ 1]  659 	jrne	00275$
      00AE13 CC AE 25         [ 2]  660 	jp	00141$
      00AE16                        661 00275$:
                                    662 ; skipping iCode since result will be rematerialized
                                    663 ; skipping iCode since result will be rematerialized
                                    664 ; genIPush
      00AE16 4B A9            [ 1]  665 	push	#0xa9
                           0001CD   666 	Sstm8s_tim1$TIM1_OC1Init$115 ==.
      00AE18 5F               [ 1]  667 	clrw	x
      00AE19 89               [ 2]  668 	pushw	x
                           0001CF   669 	Sstm8s_tim1$TIM1_OC1Init$116 ==.
      00AE1A 4B 00            [ 1]  670 	push	#0x00
                           0001D1   671 	Sstm8s_tim1$TIM1_OC1Init$117 ==.
                                    672 ; genIPush
      00AE1C 4B 2C            [ 1]  673 	push	#<(___str_0+0)
                           0001D3   674 	Sstm8s_tim1$TIM1_OC1Init$118 ==.
      00AE1E 4B 81            [ 1]  675 	push	#((___str_0+0) >> 8)
                           0001D5   676 	Sstm8s_tim1$TIM1_OC1Init$119 ==.
                                    677 ; genCall
      00AE20 CD 84 D7         [ 4]  678 	call	_assert_failed
      00AE23 5B 06            [ 2]  679 	addw	sp, #6
                           0001DA   680 	Sstm8s_tim1$TIM1_OC1Init$120 ==.
                                    681 ; genLabel
      00AE25                        682 00141$:
                           0001DA   683 	Sstm8s_tim1$TIM1_OC1Init$121 ==.
                                    684 ;	../SPL/src/stm8s_tim1.c: 170: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                    685 ; genCmpEQorNE
      00AE25 7B 0E            [ 1]  686 	ld	a, (0x0e, sp)
      00AE27 A1 2A            [ 1]  687 	cp	a, #0x2a
      00AE29 26 03            [ 1]  688 	jrne	00277$
      00AE2B CC AE 44         [ 2]  689 	jp	00146$
      00AE2E                        690 00277$:
                           0001E3   691 	Sstm8s_tim1$TIM1_OC1Init$122 ==.
                                    692 ; skipping generated iCode
                                    693 ; genIfx
      00AE2E 0D 0E            [ 1]  694 	tnz	(0x0e, sp)
      00AE30 26 03            [ 1]  695 	jrne	00279$
      00AE32 CC AE 44         [ 2]  696 	jp	00146$
      00AE35                        697 00279$:
                                    698 ; skipping iCode since result will be rematerialized
                                    699 ; skipping iCode since result will be rematerialized
                                    700 ; genIPush
      00AE35 4B AA            [ 1]  701 	push	#0xaa
                           0001EC   702 	Sstm8s_tim1$TIM1_OC1Init$123 ==.
      00AE37 5F               [ 1]  703 	clrw	x
      00AE38 89               [ 2]  704 	pushw	x
                           0001EE   705 	Sstm8s_tim1$TIM1_OC1Init$124 ==.
      00AE39 4B 00            [ 1]  706 	push	#0x00
                           0001F0   707 	Sstm8s_tim1$TIM1_OC1Init$125 ==.
                                    708 ; genIPush
      00AE3B 4B 2C            [ 1]  709 	push	#<(___str_0+0)
                           0001F2   710 	Sstm8s_tim1$TIM1_OC1Init$126 ==.
      00AE3D 4B 81            [ 1]  711 	push	#((___str_0+0) >> 8)
                           0001F4   712 	Sstm8s_tim1$TIM1_OC1Init$127 ==.
                                    713 ; genCall
      00AE3F CD 84 D7         [ 4]  714 	call	_assert_failed
      00AE42 5B 06            [ 2]  715 	addw	sp, #6
                           0001F9   716 	Sstm8s_tim1$TIM1_OC1Init$128 ==.
                                    717 ; genLabel
      00AE44                        718 00146$:
                           0001F9   719 	Sstm8s_tim1$TIM1_OC1Init$129 ==.
                                    720 ;	../SPL/src/stm8s_tim1.c: 174: TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC1E | TIM1_CCER1_CC1NE 
                                    721 ; genPointerGet
      00AE44 C6 52 5C         [ 1]  722 	ld	a, 0x525c
                                    723 ; genAnd
      00AE47 A4 F0            [ 1]  724 	and	a, #0xf0
                                    725 ; genPointerSet
      00AE49 C7 52 5C         [ 1]  726 	ld	0x525c, a
                           000201   727 	Sstm8s_tim1$TIM1_OC1Init$130 ==.
                                    728 ;	../SPL/src/stm8s_tim1.c: 178: TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC1E)
                                    729 ; genPointerGet
      00AE4C C6 52 5C         [ 1]  730 	ld	a, 0x525c
      00AE4F 6B 01            [ 1]  731 	ld	(0x01, sp), a
                                    732 ; genAnd
      00AE51 7B 07            [ 1]  733 	ld	a, (0x07, sp)
      00AE53 A4 01            [ 1]  734 	and	a, #0x01
      00AE55 6B 03            [ 1]  735 	ld	(0x03, sp), a
                           00020C   736 	Sstm8s_tim1$TIM1_OC1Init$131 ==.
                                    737 ;	../SPL/src/stm8s_tim1.c: 179: | (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC1NE))
                                    738 ; genAnd
      00AE57 7B 08            [ 1]  739 	ld	a, (0x08, sp)
      00AE59 A4 04            [ 1]  740 	and	a, #0x04
                                    741 ; genOr
      00AE5B 1A 03            [ 1]  742 	or	a, (0x03, sp)
      00AE5D 6B 02            [ 1]  743 	ld	(0x02, sp), a
                           000214   744 	Sstm8s_tim1$TIM1_OC1Init$132 ==.
                                    745 ;	../SPL/src/stm8s_tim1.c: 180: | (uint8_t)( (uint8_t)(TIM1_OCPolarity  & TIM1_CCER1_CC1P)
                                    746 ; genAnd
      00AE5F 7B 0B            [ 1]  747 	ld	a, (0x0b, sp)
      00AE61 A4 02            [ 1]  748 	and	a, #0x02
      00AE63 6B 03            [ 1]  749 	ld	(0x03, sp), a
                           00021A   750 	Sstm8s_tim1$TIM1_OC1Init$133 ==.
                                    751 ;	../SPL/src/stm8s_tim1.c: 181: | (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC1NP)));
                                    752 ; genAnd
      00AE65 7B 0C            [ 1]  753 	ld	a, (0x0c, sp)
      00AE67 A4 08            [ 1]  754 	and	a, #0x08
                                    755 ; genOr
      00AE69 1A 03            [ 1]  756 	or	a, (0x03, sp)
                                    757 ; genOr
      00AE6B 1A 02            [ 1]  758 	or	a, (0x02, sp)
                                    759 ; genOr
      00AE6D 1A 01            [ 1]  760 	or	a, (0x01, sp)
                                    761 ; genPointerSet
      00AE6F C7 52 5C         [ 1]  762 	ld	0x525c, a
                           000227   763 	Sstm8s_tim1$TIM1_OC1Init$134 ==.
                                    764 ;	../SPL/src/stm8s_tim1.c: 184: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                    765 ; genPointerGet
      00AE72 C6 52 58         [ 1]  766 	ld	a, 0x5258
                                    767 ; genAnd
      00AE75 A4 8F            [ 1]  768 	and	a, #0x8f
                           00022C   769 	Sstm8s_tim1$TIM1_OC1Init$135 ==.
                                    770 ;	../SPL/src/stm8s_tim1.c: 185: (uint8_t)TIM1_OCMode);
                                    771 ; genOr
      00AE77 1A 06            [ 1]  772 	or	a, (0x06, sp)
                                    773 ; genPointerSet
      00AE79 C7 52 58         [ 1]  774 	ld	0x5258, a
                           000231   775 	Sstm8s_tim1$TIM1_OC1Init$136 ==.
                                    776 ;	../SPL/src/stm8s_tim1.c: 188: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS1 | TIM1_OISR_OIS1N));
                                    777 ; genPointerGet
      00AE7C C6 52 6F         [ 1]  778 	ld	a, 0x526f
                                    779 ; genAnd
      00AE7F A4 FC            [ 1]  780 	and	a, #0xfc
                                    781 ; genPointerSet
      00AE81 C7 52 6F         [ 1]  782 	ld	0x526f, a
                           000239   783 	Sstm8s_tim1$TIM1_OC1Init$137 ==.
                                    784 ;	../SPL/src/stm8s_tim1.c: 190: TIM1->OISR |= (uint8_t)((uint8_t)( TIM1_OCIdleState & TIM1_OISR_OIS1 ) | 
                                    785 ; genPointerGet
      00AE84 C6 52 6F         [ 1]  786 	ld	a, 0x526f
      00AE87 6B 02            [ 1]  787 	ld	(0x02, sp), a
                                    788 ; genAnd
      00AE89 7B 0D            [ 1]  789 	ld	a, (0x0d, sp)
      00AE8B A4 01            [ 1]  790 	and	a, #0x01
      00AE8D 6B 03            [ 1]  791 	ld	(0x03, sp), a
                           000244   792 	Sstm8s_tim1$TIM1_OC1Init$138 ==.
                                    793 ;	../SPL/src/stm8s_tim1.c: 191: (uint8_t)( TIM1_OCNIdleState & TIM1_OISR_OIS1N ));
                                    794 ; genAnd
      00AE8F 7B 0E            [ 1]  795 	ld	a, (0x0e, sp)
      00AE91 A4 02            [ 1]  796 	and	a, #0x02
                                    797 ; genOr
      00AE93 1A 03            [ 1]  798 	or	a, (0x03, sp)
                                    799 ; genOr
      00AE95 1A 02            [ 1]  800 	or	a, (0x02, sp)
                                    801 ; genPointerSet
      00AE97 C7 52 6F         [ 1]  802 	ld	0x526f, a
                           00024F   803 	Sstm8s_tim1$TIM1_OC1Init$139 ==.
                                    804 ;	../SPL/src/stm8s_tim1.c: 194: TIM1->CCR1H = (uint8_t)(TIM1_Pulse >> 8);
                                    805 ; genRightShiftLiteral
      00AE9A 7B 09            [ 1]  806 	ld	a, (0x09, sp)
      00AE9C 5F               [ 1]  807 	clrw	x
                                    808 ; genCast
                                    809 ; genAssign
                                    810 ; genPointerSet
      00AE9D C7 52 65         [ 1]  811 	ld	0x5265, a
                           000255   812 	Sstm8s_tim1$TIM1_OC1Init$140 ==.
                                    813 ;	../SPL/src/stm8s_tim1.c: 195: TIM1->CCR1L = (uint8_t)(TIM1_Pulse);
                                    814 ; genCast
                                    815 ; genAssign
      00AEA0 7B 0A            [ 1]  816 	ld	a, (0x0a, sp)
                                    817 ; genPointerSet
      00AEA2 C7 52 66         [ 1]  818 	ld	0x5266, a
                                    819 ; genLabel
      00AEA5                        820 00101$:
                           00025A   821 	Sstm8s_tim1$TIM1_OC1Init$141 ==.
                                    822 ;	../SPL/src/stm8s_tim1.c: 196: }
                                    823 ; genEndFunction
      00AEA5 5B 03            [ 2]  824 	addw	sp, #3
                           00025C   825 	Sstm8s_tim1$TIM1_OC1Init$142 ==.
                           00025C   826 	Sstm8s_tim1$TIM1_OC1Init$143 ==.
                           00025C   827 	XG$TIM1_OC1Init$0$0 ==.
      00AEA7 81               [ 4]  828 	ret
                           00025D   829 	Sstm8s_tim1$TIM1_OC1Init$144 ==.
                           00025D   830 	Sstm8s_tim1$TIM1_OC2Init$145 ==.
                                    831 ;	../SPL/src/stm8s_tim1.c: 217: void TIM1_OC2Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                    832 ; genLabel
                                    833 ;	-----------------------------------------
                                    834 ;	 function TIM1_OC2Init
                                    835 ;	-----------------------------------------
                                    836 ;	Register assignment might be sub-optimal.
                                    837 ;	Stack space usage: 3 bytes.
      00AEA8                        838 _TIM1_OC2Init:
                           00025D   839 	Sstm8s_tim1$TIM1_OC2Init$146 ==.
      00AEA8 52 03            [ 2]  840 	sub	sp, #3
                           00025F   841 	Sstm8s_tim1$TIM1_OC2Init$147 ==.
                           00025F   842 	Sstm8s_tim1$TIM1_OC2Init$148 ==.
                                    843 ;	../SPL/src/stm8s_tim1.c: 227: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                    844 ; genIfx
      00AEAA 0D 06            [ 1]  845 	tnz	(0x06, sp)
      00AEAC 26 03            [ 1]  846 	jrne	00240$
      00AEAE CC AE ED         [ 2]  847 	jp	00104$
      00AEB1                        848 00240$:
                                    849 ; genCmpEQorNE
      00AEB1 7B 06            [ 1]  850 	ld	a, (0x06, sp)
      00AEB3 A1 10            [ 1]  851 	cp	a, #0x10
      00AEB5 26 03            [ 1]  852 	jrne	00242$
      00AEB7 CC AE ED         [ 2]  853 	jp	00104$
      00AEBA                        854 00242$:
                           00026F   855 	Sstm8s_tim1$TIM1_OC2Init$149 ==.
                                    856 ; skipping generated iCode
                                    857 ; genCmpEQorNE
      00AEBA 7B 06            [ 1]  858 	ld	a, (0x06, sp)
      00AEBC A1 20            [ 1]  859 	cp	a, #0x20
      00AEBE 26 03            [ 1]  860 	jrne	00245$
      00AEC0 CC AE ED         [ 2]  861 	jp	00104$
      00AEC3                        862 00245$:
                           000278   863 	Sstm8s_tim1$TIM1_OC2Init$150 ==.
                                    864 ; skipping generated iCode
                                    865 ; genCmpEQorNE
      00AEC3 7B 06            [ 1]  866 	ld	a, (0x06, sp)
      00AEC5 A1 30            [ 1]  867 	cp	a, #0x30
      00AEC7 26 03            [ 1]  868 	jrne	00248$
      00AEC9 CC AE ED         [ 2]  869 	jp	00104$
      00AECC                        870 00248$:
                           000281   871 	Sstm8s_tim1$TIM1_OC2Init$151 ==.
                                    872 ; skipping generated iCode
                                    873 ; genCmpEQorNE
      00AECC 7B 06            [ 1]  874 	ld	a, (0x06, sp)
      00AECE A1 60            [ 1]  875 	cp	a, #0x60
      00AED0 26 03            [ 1]  876 	jrne	00251$
      00AED2 CC AE ED         [ 2]  877 	jp	00104$
      00AED5                        878 00251$:
                           00028A   879 	Sstm8s_tim1$TIM1_OC2Init$152 ==.
                                    880 ; skipping generated iCode
                                    881 ; genCmpEQorNE
      00AED5 7B 06            [ 1]  882 	ld	a, (0x06, sp)
      00AED7 A1 70            [ 1]  883 	cp	a, #0x70
      00AED9 26 03            [ 1]  884 	jrne	00254$
      00AEDB CC AE ED         [ 2]  885 	jp	00104$
      00AEDE                        886 00254$:
                           000293   887 	Sstm8s_tim1$TIM1_OC2Init$153 ==.
                                    888 ; skipping generated iCode
                                    889 ; skipping iCode since result will be rematerialized
                                    890 ; skipping iCode since result will be rematerialized
                                    891 ; genIPush
      00AEDE 4B E3            [ 1]  892 	push	#0xe3
                           000295   893 	Sstm8s_tim1$TIM1_OC2Init$154 ==.
      00AEE0 5F               [ 1]  894 	clrw	x
      00AEE1 89               [ 2]  895 	pushw	x
                           000297   896 	Sstm8s_tim1$TIM1_OC2Init$155 ==.
      00AEE2 4B 00            [ 1]  897 	push	#0x00
                           000299   898 	Sstm8s_tim1$TIM1_OC2Init$156 ==.
                                    899 ; genIPush
      00AEE4 4B 2C            [ 1]  900 	push	#<(___str_0+0)
                           00029B   901 	Sstm8s_tim1$TIM1_OC2Init$157 ==.
      00AEE6 4B 81            [ 1]  902 	push	#((___str_0+0) >> 8)
                           00029D   903 	Sstm8s_tim1$TIM1_OC2Init$158 ==.
                                    904 ; genCall
      00AEE8 CD 84 D7         [ 4]  905 	call	_assert_failed
      00AEEB 5B 06            [ 2]  906 	addw	sp, #6
                           0002A2   907 	Sstm8s_tim1$TIM1_OC2Init$159 ==.
                                    908 ; genLabel
      00AEED                        909 00104$:
                           0002A2   910 	Sstm8s_tim1$TIM1_OC2Init$160 ==.
                                    911 ;	../SPL/src/stm8s_tim1.c: 228: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                    912 ; genIfx
      00AEED 0D 07            [ 1]  913 	tnz	(0x07, sp)
      00AEEF 26 03            [ 1]  914 	jrne	00256$
      00AEF1 CC AF 0C         [ 2]  915 	jp	00121$
      00AEF4                        916 00256$:
                                    917 ; genCmpEQorNE
      00AEF4 7B 07            [ 1]  918 	ld	a, (0x07, sp)
      00AEF6 A1 11            [ 1]  919 	cp	a, #0x11
      00AEF8 26 03            [ 1]  920 	jrne	00258$
      00AEFA CC AF 0C         [ 2]  921 	jp	00121$
      00AEFD                        922 00258$:
                           0002B2   923 	Sstm8s_tim1$TIM1_OC2Init$161 ==.
                                    924 ; skipping generated iCode
                                    925 ; skipping iCode since result will be rematerialized
                                    926 ; skipping iCode since result will be rematerialized
                                    927 ; genIPush
      00AEFD 4B E4            [ 1]  928 	push	#0xe4
                           0002B4   929 	Sstm8s_tim1$TIM1_OC2Init$162 ==.
      00AEFF 5F               [ 1]  930 	clrw	x
      00AF00 89               [ 2]  931 	pushw	x
                           0002B6   932 	Sstm8s_tim1$TIM1_OC2Init$163 ==.
      00AF01 4B 00            [ 1]  933 	push	#0x00
                           0002B8   934 	Sstm8s_tim1$TIM1_OC2Init$164 ==.
                                    935 ; genIPush
      00AF03 4B 2C            [ 1]  936 	push	#<(___str_0+0)
                           0002BA   937 	Sstm8s_tim1$TIM1_OC2Init$165 ==.
      00AF05 4B 81            [ 1]  938 	push	#((___str_0+0) >> 8)
                           0002BC   939 	Sstm8s_tim1$TIM1_OC2Init$166 ==.
                                    940 ; genCall
      00AF07 CD 84 D7         [ 4]  941 	call	_assert_failed
      00AF0A 5B 06            [ 2]  942 	addw	sp, #6
                           0002C1   943 	Sstm8s_tim1$TIM1_OC2Init$167 ==.
                                    944 ; genLabel
      00AF0C                        945 00121$:
                           0002C1   946 	Sstm8s_tim1$TIM1_OC2Init$168 ==.
                                    947 ;	../SPL/src/stm8s_tim1.c: 229: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                    948 ; genIfx
      00AF0C 0D 08            [ 1]  949 	tnz	(0x08, sp)
      00AF0E 26 03            [ 1]  950 	jrne	00260$
      00AF10 CC AF 2B         [ 2]  951 	jp	00126$
      00AF13                        952 00260$:
                                    953 ; genCmpEQorNE
      00AF13 7B 08            [ 1]  954 	ld	a, (0x08, sp)
      00AF15 A1 44            [ 1]  955 	cp	a, #0x44
      00AF17 26 03            [ 1]  956 	jrne	00262$
      00AF19 CC AF 2B         [ 2]  957 	jp	00126$
      00AF1C                        958 00262$:
                           0002D1   959 	Sstm8s_tim1$TIM1_OC2Init$169 ==.
                                    960 ; skipping generated iCode
                                    961 ; skipping iCode since result will be rematerialized
                                    962 ; skipping iCode since result will be rematerialized
                                    963 ; genIPush
      00AF1C 4B E5            [ 1]  964 	push	#0xe5
                           0002D3   965 	Sstm8s_tim1$TIM1_OC2Init$170 ==.
      00AF1E 5F               [ 1]  966 	clrw	x
      00AF1F 89               [ 2]  967 	pushw	x
                           0002D5   968 	Sstm8s_tim1$TIM1_OC2Init$171 ==.
      00AF20 4B 00            [ 1]  969 	push	#0x00
                           0002D7   970 	Sstm8s_tim1$TIM1_OC2Init$172 ==.
                                    971 ; genIPush
      00AF22 4B 2C            [ 1]  972 	push	#<(___str_0+0)
                           0002D9   973 	Sstm8s_tim1$TIM1_OC2Init$173 ==.
      00AF24 4B 81            [ 1]  974 	push	#((___str_0+0) >> 8)
                           0002DB   975 	Sstm8s_tim1$TIM1_OC2Init$174 ==.
                                    976 ; genCall
      00AF26 CD 84 D7         [ 4]  977 	call	_assert_failed
      00AF29 5B 06            [ 2]  978 	addw	sp, #6
                           0002E0   979 	Sstm8s_tim1$TIM1_OC2Init$175 ==.
                                    980 ; genLabel
      00AF2B                        981 00126$:
                           0002E0   982 	Sstm8s_tim1$TIM1_OC2Init$176 ==.
                                    983 ;	../SPL/src/stm8s_tim1.c: 230: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                    984 ; genIfx
      00AF2B 0D 0B            [ 1]  985 	tnz	(0x0b, sp)
      00AF2D 26 03            [ 1]  986 	jrne	00264$
      00AF2F CC AF 4A         [ 2]  987 	jp	00131$
      00AF32                        988 00264$:
                                    989 ; genCmpEQorNE
      00AF32 7B 0B            [ 1]  990 	ld	a, (0x0b, sp)
      00AF34 A1 22            [ 1]  991 	cp	a, #0x22
      00AF36 26 03            [ 1]  992 	jrne	00266$
      00AF38 CC AF 4A         [ 2]  993 	jp	00131$
      00AF3B                        994 00266$:
                           0002F0   995 	Sstm8s_tim1$TIM1_OC2Init$177 ==.
                                    996 ; skipping generated iCode
                                    997 ; skipping iCode since result will be rematerialized
                                    998 ; skipping iCode since result will be rematerialized
                                    999 ; genIPush
      00AF3B 4B E6            [ 1] 1000 	push	#0xe6
                           0002F2  1001 	Sstm8s_tim1$TIM1_OC2Init$178 ==.
      00AF3D 5F               [ 1] 1002 	clrw	x
      00AF3E 89               [ 2] 1003 	pushw	x
                           0002F4  1004 	Sstm8s_tim1$TIM1_OC2Init$179 ==.
      00AF3F 4B 00            [ 1] 1005 	push	#0x00
                           0002F6  1006 	Sstm8s_tim1$TIM1_OC2Init$180 ==.
                                   1007 ; genIPush
      00AF41 4B 2C            [ 1] 1008 	push	#<(___str_0+0)
                           0002F8  1009 	Sstm8s_tim1$TIM1_OC2Init$181 ==.
      00AF43 4B 81            [ 1] 1010 	push	#((___str_0+0) >> 8)
                           0002FA  1011 	Sstm8s_tim1$TIM1_OC2Init$182 ==.
                                   1012 ; genCall
      00AF45 CD 84 D7         [ 4] 1013 	call	_assert_failed
      00AF48 5B 06            [ 2] 1014 	addw	sp, #6
                           0002FF  1015 	Sstm8s_tim1$TIM1_OC2Init$183 ==.
                                   1016 ; genLabel
      00AF4A                       1017 00131$:
                           0002FF  1018 	Sstm8s_tim1$TIM1_OC2Init$184 ==.
                                   1019 ;	../SPL/src/stm8s_tim1.c: 231: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   1020 ; genIfx
      00AF4A 0D 0C            [ 1] 1021 	tnz	(0x0c, sp)
      00AF4C 26 03            [ 1] 1022 	jrne	00268$
      00AF4E CC AF 69         [ 2] 1023 	jp	00136$
      00AF51                       1024 00268$:
                                   1025 ; genCmpEQorNE
      00AF51 7B 0C            [ 1] 1026 	ld	a, (0x0c, sp)
      00AF53 A1 88            [ 1] 1027 	cp	a, #0x88
      00AF55 26 03            [ 1] 1028 	jrne	00270$
      00AF57 CC AF 69         [ 2] 1029 	jp	00136$
      00AF5A                       1030 00270$:
                           00030F  1031 	Sstm8s_tim1$TIM1_OC2Init$185 ==.
                                   1032 ; skipping generated iCode
                                   1033 ; skipping iCode since result will be rematerialized
                                   1034 ; skipping iCode since result will be rematerialized
                                   1035 ; genIPush
      00AF5A 4B E7            [ 1] 1036 	push	#0xe7
                           000311  1037 	Sstm8s_tim1$TIM1_OC2Init$186 ==.
      00AF5C 5F               [ 1] 1038 	clrw	x
      00AF5D 89               [ 2] 1039 	pushw	x
                           000313  1040 	Sstm8s_tim1$TIM1_OC2Init$187 ==.
      00AF5E 4B 00            [ 1] 1041 	push	#0x00
                           000315  1042 	Sstm8s_tim1$TIM1_OC2Init$188 ==.
                                   1043 ; genIPush
      00AF60 4B 2C            [ 1] 1044 	push	#<(___str_0+0)
                           000317  1045 	Sstm8s_tim1$TIM1_OC2Init$189 ==.
      00AF62 4B 81            [ 1] 1046 	push	#((___str_0+0) >> 8)
                           000319  1047 	Sstm8s_tim1$TIM1_OC2Init$190 ==.
                                   1048 ; genCall
      00AF64 CD 84 D7         [ 4] 1049 	call	_assert_failed
      00AF67 5B 06            [ 2] 1050 	addw	sp, #6
                           00031E  1051 	Sstm8s_tim1$TIM1_OC2Init$191 ==.
                                   1052 ; genLabel
      00AF69                       1053 00136$:
                           00031E  1054 	Sstm8s_tim1$TIM1_OC2Init$192 ==.
                                   1055 ;	../SPL/src/stm8s_tim1.c: 232: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1056 ; genCmpEQorNE
      00AF69 7B 0D            [ 1] 1057 	ld	a, (0x0d, sp)
      00AF6B A1 55            [ 1] 1058 	cp	a, #0x55
      00AF6D 26 03            [ 1] 1059 	jrne	00273$
      00AF6F CC AF 88         [ 2] 1060 	jp	00141$
      00AF72                       1061 00273$:
                           000327  1062 	Sstm8s_tim1$TIM1_OC2Init$193 ==.
                                   1063 ; skipping generated iCode
                                   1064 ; genIfx
      00AF72 0D 0D            [ 1] 1065 	tnz	(0x0d, sp)
      00AF74 26 03            [ 1] 1066 	jrne	00275$
      00AF76 CC AF 88         [ 2] 1067 	jp	00141$
      00AF79                       1068 00275$:
                                   1069 ; skipping iCode since result will be rematerialized
                                   1070 ; skipping iCode since result will be rematerialized
                                   1071 ; genIPush
      00AF79 4B E8            [ 1] 1072 	push	#0xe8
                           000330  1073 	Sstm8s_tim1$TIM1_OC2Init$194 ==.
      00AF7B 5F               [ 1] 1074 	clrw	x
      00AF7C 89               [ 2] 1075 	pushw	x
                           000332  1076 	Sstm8s_tim1$TIM1_OC2Init$195 ==.
      00AF7D 4B 00            [ 1] 1077 	push	#0x00
                           000334  1078 	Sstm8s_tim1$TIM1_OC2Init$196 ==.
                                   1079 ; genIPush
      00AF7F 4B 2C            [ 1] 1080 	push	#<(___str_0+0)
                           000336  1081 	Sstm8s_tim1$TIM1_OC2Init$197 ==.
      00AF81 4B 81            [ 1] 1082 	push	#((___str_0+0) >> 8)
                           000338  1083 	Sstm8s_tim1$TIM1_OC2Init$198 ==.
                                   1084 ; genCall
      00AF83 CD 84 D7         [ 4] 1085 	call	_assert_failed
      00AF86 5B 06            [ 2] 1086 	addw	sp, #6
                           00033D  1087 	Sstm8s_tim1$TIM1_OC2Init$199 ==.
                                   1088 ; genLabel
      00AF88                       1089 00141$:
                           00033D  1090 	Sstm8s_tim1$TIM1_OC2Init$200 ==.
                                   1091 ;	../SPL/src/stm8s_tim1.c: 233: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                   1092 ; genCmpEQorNE
      00AF88 7B 0E            [ 1] 1093 	ld	a, (0x0e, sp)
      00AF8A A1 2A            [ 1] 1094 	cp	a, #0x2a
      00AF8C 26 03            [ 1] 1095 	jrne	00277$
      00AF8E CC AF A7         [ 2] 1096 	jp	00146$
      00AF91                       1097 00277$:
                           000346  1098 	Sstm8s_tim1$TIM1_OC2Init$201 ==.
                                   1099 ; skipping generated iCode
                                   1100 ; genIfx
      00AF91 0D 0E            [ 1] 1101 	tnz	(0x0e, sp)
      00AF93 26 03            [ 1] 1102 	jrne	00279$
      00AF95 CC AF A7         [ 2] 1103 	jp	00146$
      00AF98                       1104 00279$:
                                   1105 ; skipping iCode since result will be rematerialized
                                   1106 ; skipping iCode since result will be rematerialized
                                   1107 ; genIPush
      00AF98 4B E9            [ 1] 1108 	push	#0xe9
                           00034F  1109 	Sstm8s_tim1$TIM1_OC2Init$202 ==.
      00AF9A 5F               [ 1] 1110 	clrw	x
      00AF9B 89               [ 2] 1111 	pushw	x
                           000351  1112 	Sstm8s_tim1$TIM1_OC2Init$203 ==.
      00AF9C 4B 00            [ 1] 1113 	push	#0x00
                           000353  1114 	Sstm8s_tim1$TIM1_OC2Init$204 ==.
                                   1115 ; genIPush
      00AF9E 4B 2C            [ 1] 1116 	push	#<(___str_0+0)
                           000355  1117 	Sstm8s_tim1$TIM1_OC2Init$205 ==.
      00AFA0 4B 81            [ 1] 1118 	push	#((___str_0+0) >> 8)
                           000357  1119 	Sstm8s_tim1$TIM1_OC2Init$206 ==.
                                   1120 ; genCall
      00AFA2 CD 84 D7         [ 4] 1121 	call	_assert_failed
      00AFA5 5B 06            [ 2] 1122 	addw	sp, #6
                           00035C  1123 	Sstm8s_tim1$TIM1_OC2Init$207 ==.
                                   1124 ; genLabel
      00AFA7                       1125 00146$:
                           00035C  1126 	Sstm8s_tim1$TIM1_OC2Init$208 ==.
                                   1127 ;	../SPL/src/stm8s_tim1.c: 237: TIM1->CCER1 &= (uint8_t)(~( TIM1_CCER1_CC2E | TIM1_CCER1_CC2NE | 
                                   1128 ; genPointerGet
      00AFA7 C6 52 5C         [ 1] 1129 	ld	a, 0x525c
                                   1130 ; genAnd
      00AFAA A4 0F            [ 1] 1131 	and	a, #0x0f
                                   1132 ; genPointerSet
      00AFAC C7 52 5C         [ 1] 1133 	ld	0x525c, a
                           000364  1134 	Sstm8s_tim1$TIM1_OC2Init$209 ==.
                                   1135 ;	../SPL/src/stm8s_tim1.c: 242: TIM1->CCER1 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER1_CC2E  ) | 
                                   1136 ; genPointerGet
      00AFAF C6 52 5C         [ 1] 1137 	ld	a, 0x525c
      00AFB2 6B 01            [ 1] 1138 	ld	(0x01, sp), a
                                   1139 ; genAnd
      00AFB4 7B 07            [ 1] 1140 	ld	a, (0x07, sp)
      00AFB6 A4 10            [ 1] 1141 	and	a, #0x10
      00AFB8 6B 03            [ 1] 1142 	ld	(0x03, sp), a
                           00036F  1143 	Sstm8s_tim1$TIM1_OC2Init$210 ==.
                                   1144 ;	../SPL/src/stm8s_tim1.c: 243: (uint8_t)(TIM1_OutputNState & TIM1_CCER1_CC2NE )) | 
                                   1145 ; genAnd
      00AFBA 7B 08            [ 1] 1146 	ld	a, (0x08, sp)
      00AFBC A4 40            [ 1] 1147 	and	a, #0x40
                                   1148 ; genOr
      00AFBE 1A 03            [ 1] 1149 	or	a, (0x03, sp)
      00AFC0 6B 02            [ 1] 1150 	ld	(0x02, sp), a
                           000377  1151 	Sstm8s_tim1$TIM1_OC2Init$211 ==.
                                   1152 ;	../SPL/src/stm8s_tim1.c: 244: (uint8_t)((uint8_t)(TIM1_OCPolarity  & TIM1_CCER1_CC2P  ) | 
                                   1153 ; genAnd
      00AFC2 7B 0B            [ 1] 1154 	ld	a, (0x0b, sp)
      00AFC4 A4 20            [ 1] 1155 	and	a, #0x20
      00AFC6 6B 03            [ 1] 1156 	ld	(0x03, sp), a
                           00037D  1157 	Sstm8s_tim1$TIM1_OC2Init$212 ==.
                                   1158 ;	../SPL/src/stm8s_tim1.c: 245: (uint8_t)(TIM1_OCNPolarity & TIM1_CCER1_CC2NP )));
                                   1159 ; genAnd
      00AFC8 7B 0C            [ 1] 1160 	ld	a, (0x0c, sp)
      00AFCA A4 80            [ 1] 1161 	and	a, #0x80
                                   1162 ; genOr
      00AFCC 1A 03            [ 1] 1163 	or	a, (0x03, sp)
                                   1164 ; genOr
      00AFCE 1A 02            [ 1] 1165 	or	a, (0x02, sp)
                                   1166 ; genOr
      00AFD0 1A 01            [ 1] 1167 	or	a, (0x01, sp)
                                   1168 ; genPointerSet
      00AFD2 C7 52 5C         [ 1] 1169 	ld	0x525c, a
                           00038A  1170 	Sstm8s_tim1$TIM1_OC2Init$213 ==.
                                   1171 ;	../SPL/src/stm8s_tim1.c: 248: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1172 ; genPointerGet
      00AFD5 C6 52 59         [ 1] 1173 	ld	a, 0x5259
                                   1174 ; genAnd
      00AFD8 A4 8F            [ 1] 1175 	and	a, #0x8f
                           00038F  1176 	Sstm8s_tim1$TIM1_OC2Init$214 ==.
                                   1177 ;	../SPL/src/stm8s_tim1.c: 249: (uint8_t)TIM1_OCMode);
                                   1178 ; genOr
      00AFDA 1A 06            [ 1] 1179 	or	a, (0x06, sp)
                                   1180 ; genPointerSet
      00AFDC C7 52 59         [ 1] 1181 	ld	0x5259, a
                           000394  1182 	Sstm8s_tim1$TIM1_OC2Init$215 ==.
                                   1183 ;	../SPL/src/stm8s_tim1.c: 252: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS2 | TIM1_OISR_OIS2N));
                                   1184 ; genPointerGet
      00AFDF C6 52 6F         [ 1] 1185 	ld	a, 0x526f
                                   1186 ; genAnd
      00AFE2 A4 F3            [ 1] 1187 	and	a, #0xf3
                                   1188 ; genPointerSet
      00AFE4 C7 52 6F         [ 1] 1189 	ld	0x526f, a
                           00039C  1190 	Sstm8s_tim1$TIM1_OC2Init$216 ==.
                                   1191 ;	../SPL/src/stm8s_tim1.c: 254: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS2 & TIM1_OCIdleState) | 
                                   1192 ; genPointerGet
      00AFE7 C6 52 6F         [ 1] 1193 	ld	a, 0x526f
      00AFEA 6B 02            [ 1] 1194 	ld	(0x02, sp), a
                                   1195 ; genAnd
      00AFEC 7B 0D            [ 1] 1196 	ld	a, (0x0d, sp)
      00AFEE A4 04            [ 1] 1197 	and	a, #0x04
      00AFF0 6B 03            [ 1] 1198 	ld	(0x03, sp), a
                           0003A7  1199 	Sstm8s_tim1$TIM1_OC2Init$217 ==.
                                   1200 ;	../SPL/src/stm8s_tim1.c: 255: (uint8_t)(TIM1_OISR_OIS2N & TIM1_OCNIdleState));
                                   1201 ; genAnd
      00AFF2 7B 0E            [ 1] 1202 	ld	a, (0x0e, sp)
      00AFF4 A4 08            [ 1] 1203 	and	a, #0x08
                                   1204 ; genOr
      00AFF6 1A 03            [ 1] 1205 	or	a, (0x03, sp)
                                   1206 ; genOr
      00AFF8 1A 02            [ 1] 1207 	or	a, (0x02, sp)
                                   1208 ; genPointerSet
      00AFFA C7 52 6F         [ 1] 1209 	ld	0x526f, a
                           0003B2  1210 	Sstm8s_tim1$TIM1_OC2Init$218 ==.
                                   1211 ;	../SPL/src/stm8s_tim1.c: 258: TIM1->CCR2H = (uint8_t)(TIM1_Pulse >> 8);
                                   1212 ; genRightShiftLiteral
      00AFFD 7B 09            [ 1] 1213 	ld	a, (0x09, sp)
      00AFFF 5F               [ 1] 1214 	clrw	x
                                   1215 ; genCast
                                   1216 ; genAssign
                                   1217 ; genPointerSet
      00B000 C7 52 67         [ 1] 1218 	ld	0x5267, a
                           0003B8  1219 	Sstm8s_tim1$TIM1_OC2Init$219 ==.
                                   1220 ;	../SPL/src/stm8s_tim1.c: 259: TIM1->CCR2L = (uint8_t)(TIM1_Pulse);
                                   1221 ; genCast
                                   1222 ; genAssign
      00B003 7B 0A            [ 1] 1223 	ld	a, (0x0a, sp)
                                   1224 ; genPointerSet
      00B005 C7 52 68         [ 1] 1225 	ld	0x5268, a
                                   1226 ; genLabel
      00B008                       1227 00101$:
                           0003BD  1228 	Sstm8s_tim1$TIM1_OC2Init$220 ==.
                                   1229 ;	../SPL/src/stm8s_tim1.c: 260: }
                                   1230 ; genEndFunction
      00B008 5B 03            [ 2] 1231 	addw	sp, #3
                           0003BF  1232 	Sstm8s_tim1$TIM1_OC2Init$221 ==.
                           0003BF  1233 	Sstm8s_tim1$TIM1_OC2Init$222 ==.
                           0003BF  1234 	XG$TIM1_OC2Init$0$0 ==.
      00B00A 81               [ 4] 1235 	ret
                           0003C0  1236 	Sstm8s_tim1$TIM1_OC2Init$223 ==.
                           0003C0  1237 	Sstm8s_tim1$TIM1_OC3Init$224 ==.
                                   1238 ;	../SPL/src/stm8s_tim1.c: 281: void TIM1_OC3Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                   1239 ; genLabel
                                   1240 ;	-----------------------------------------
                                   1241 ;	 function TIM1_OC3Init
                                   1242 ;	-----------------------------------------
                                   1243 ;	Register assignment might be sub-optimal.
                                   1244 ;	Stack space usage: 3 bytes.
      00B00B                       1245 _TIM1_OC3Init:
                           0003C0  1246 	Sstm8s_tim1$TIM1_OC3Init$225 ==.
      00B00B 52 03            [ 2] 1247 	sub	sp, #3
                           0003C2  1248 	Sstm8s_tim1$TIM1_OC3Init$226 ==.
                           0003C2  1249 	Sstm8s_tim1$TIM1_OC3Init$227 ==.
                                   1250 ;	../SPL/src/stm8s_tim1.c: 291: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                   1251 ; genIfx
      00B00D 0D 06            [ 1] 1252 	tnz	(0x06, sp)
      00B00F 26 03            [ 1] 1253 	jrne	00240$
      00B011 CC B0 50         [ 2] 1254 	jp	00104$
      00B014                       1255 00240$:
                                   1256 ; genCmpEQorNE
      00B014 7B 06            [ 1] 1257 	ld	a, (0x06, sp)
      00B016 A1 10            [ 1] 1258 	cp	a, #0x10
      00B018 26 03            [ 1] 1259 	jrne	00242$
      00B01A CC B0 50         [ 2] 1260 	jp	00104$
      00B01D                       1261 00242$:
                           0003D2  1262 	Sstm8s_tim1$TIM1_OC3Init$228 ==.
                                   1263 ; skipping generated iCode
                                   1264 ; genCmpEQorNE
      00B01D 7B 06            [ 1] 1265 	ld	a, (0x06, sp)
      00B01F A1 20            [ 1] 1266 	cp	a, #0x20
      00B021 26 03            [ 1] 1267 	jrne	00245$
      00B023 CC B0 50         [ 2] 1268 	jp	00104$
      00B026                       1269 00245$:
                           0003DB  1270 	Sstm8s_tim1$TIM1_OC3Init$229 ==.
                                   1271 ; skipping generated iCode
                                   1272 ; genCmpEQorNE
      00B026 7B 06            [ 1] 1273 	ld	a, (0x06, sp)
      00B028 A1 30            [ 1] 1274 	cp	a, #0x30
      00B02A 26 03            [ 1] 1275 	jrne	00248$
      00B02C CC B0 50         [ 2] 1276 	jp	00104$
      00B02F                       1277 00248$:
                           0003E4  1278 	Sstm8s_tim1$TIM1_OC3Init$230 ==.
                                   1279 ; skipping generated iCode
                                   1280 ; genCmpEQorNE
      00B02F 7B 06            [ 1] 1281 	ld	a, (0x06, sp)
      00B031 A1 60            [ 1] 1282 	cp	a, #0x60
      00B033 26 03            [ 1] 1283 	jrne	00251$
      00B035 CC B0 50         [ 2] 1284 	jp	00104$
      00B038                       1285 00251$:
                           0003ED  1286 	Sstm8s_tim1$TIM1_OC3Init$231 ==.
                                   1287 ; skipping generated iCode
                                   1288 ; genCmpEQorNE
      00B038 7B 06            [ 1] 1289 	ld	a, (0x06, sp)
      00B03A A1 70            [ 1] 1290 	cp	a, #0x70
      00B03C 26 03            [ 1] 1291 	jrne	00254$
      00B03E CC B0 50         [ 2] 1292 	jp	00104$
      00B041                       1293 00254$:
                           0003F6  1294 	Sstm8s_tim1$TIM1_OC3Init$232 ==.
                                   1295 ; skipping generated iCode
                                   1296 ; skipping iCode since result will be rematerialized
                                   1297 ; skipping iCode since result will be rematerialized
                                   1298 ; genIPush
      00B041 4B 23            [ 1] 1299 	push	#0x23
                           0003F8  1300 	Sstm8s_tim1$TIM1_OC3Init$233 ==.
      00B043 4B 01            [ 1] 1301 	push	#0x01
                           0003FA  1302 	Sstm8s_tim1$TIM1_OC3Init$234 ==.
      00B045 5F               [ 1] 1303 	clrw	x
      00B046 89               [ 2] 1304 	pushw	x
                           0003FC  1305 	Sstm8s_tim1$TIM1_OC3Init$235 ==.
                                   1306 ; genIPush
      00B047 4B 2C            [ 1] 1307 	push	#<(___str_0+0)
                           0003FE  1308 	Sstm8s_tim1$TIM1_OC3Init$236 ==.
      00B049 4B 81            [ 1] 1309 	push	#((___str_0+0) >> 8)
                           000400  1310 	Sstm8s_tim1$TIM1_OC3Init$237 ==.
                                   1311 ; genCall
      00B04B CD 84 D7         [ 4] 1312 	call	_assert_failed
      00B04E 5B 06            [ 2] 1313 	addw	sp, #6
                           000405  1314 	Sstm8s_tim1$TIM1_OC3Init$238 ==.
                                   1315 ; genLabel
      00B050                       1316 00104$:
                           000405  1317 	Sstm8s_tim1$TIM1_OC3Init$239 ==.
                                   1318 ;	../SPL/src/stm8s_tim1.c: 292: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                   1319 ; genIfx
      00B050 0D 07            [ 1] 1320 	tnz	(0x07, sp)
      00B052 26 03            [ 1] 1321 	jrne	00256$
      00B054 CC B0 6F         [ 2] 1322 	jp	00121$
      00B057                       1323 00256$:
                                   1324 ; genCmpEQorNE
      00B057 7B 07            [ 1] 1325 	ld	a, (0x07, sp)
      00B059 A1 11            [ 1] 1326 	cp	a, #0x11
      00B05B 26 03            [ 1] 1327 	jrne	00258$
      00B05D CC B0 6F         [ 2] 1328 	jp	00121$
      00B060                       1329 00258$:
                           000415  1330 	Sstm8s_tim1$TIM1_OC3Init$240 ==.
                                   1331 ; skipping generated iCode
                                   1332 ; skipping iCode since result will be rematerialized
                                   1333 ; skipping iCode since result will be rematerialized
                                   1334 ; genIPush
      00B060 4B 24            [ 1] 1335 	push	#0x24
                           000417  1336 	Sstm8s_tim1$TIM1_OC3Init$241 ==.
      00B062 4B 01            [ 1] 1337 	push	#0x01
                           000419  1338 	Sstm8s_tim1$TIM1_OC3Init$242 ==.
      00B064 5F               [ 1] 1339 	clrw	x
      00B065 89               [ 2] 1340 	pushw	x
                           00041B  1341 	Sstm8s_tim1$TIM1_OC3Init$243 ==.
                                   1342 ; genIPush
      00B066 4B 2C            [ 1] 1343 	push	#<(___str_0+0)
                           00041D  1344 	Sstm8s_tim1$TIM1_OC3Init$244 ==.
      00B068 4B 81            [ 1] 1345 	push	#((___str_0+0) >> 8)
                           00041F  1346 	Sstm8s_tim1$TIM1_OC3Init$245 ==.
                                   1347 ; genCall
      00B06A CD 84 D7         [ 4] 1348 	call	_assert_failed
      00B06D 5B 06            [ 2] 1349 	addw	sp, #6
                           000424  1350 	Sstm8s_tim1$TIM1_OC3Init$246 ==.
                                   1351 ; genLabel
      00B06F                       1352 00121$:
                           000424  1353 	Sstm8s_tim1$TIM1_OC3Init$247 ==.
                                   1354 ;	../SPL/src/stm8s_tim1.c: 293: assert_param(IS_TIM1_OUTPUTN_STATE_OK(TIM1_OutputNState));
                                   1355 ; genIfx
      00B06F 0D 08            [ 1] 1356 	tnz	(0x08, sp)
      00B071 26 03            [ 1] 1357 	jrne	00260$
      00B073 CC B0 8E         [ 2] 1358 	jp	00126$
      00B076                       1359 00260$:
                                   1360 ; genCmpEQorNE
      00B076 7B 08            [ 1] 1361 	ld	a, (0x08, sp)
      00B078 A1 44            [ 1] 1362 	cp	a, #0x44
      00B07A 26 03            [ 1] 1363 	jrne	00262$
      00B07C CC B0 8E         [ 2] 1364 	jp	00126$
      00B07F                       1365 00262$:
                           000434  1366 	Sstm8s_tim1$TIM1_OC3Init$248 ==.
                                   1367 ; skipping generated iCode
                                   1368 ; skipping iCode since result will be rematerialized
                                   1369 ; skipping iCode since result will be rematerialized
                                   1370 ; genIPush
      00B07F 4B 25            [ 1] 1371 	push	#0x25
                           000436  1372 	Sstm8s_tim1$TIM1_OC3Init$249 ==.
      00B081 4B 01            [ 1] 1373 	push	#0x01
                           000438  1374 	Sstm8s_tim1$TIM1_OC3Init$250 ==.
      00B083 5F               [ 1] 1375 	clrw	x
      00B084 89               [ 2] 1376 	pushw	x
                           00043A  1377 	Sstm8s_tim1$TIM1_OC3Init$251 ==.
                                   1378 ; genIPush
      00B085 4B 2C            [ 1] 1379 	push	#<(___str_0+0)
                           00043C  1380 	Sstm8s_tim1$TIM1_OC3Init$252 ==.
      00B087 4B 81            [ 1] 1381 	push	#((___str_0+0) >> 8)
                           00043E  1382 	Sstm8s_tim1$TIM1_OC3Init$253 ==.
                                   1383 ; genCall
      00B089 CD 84 D7         [ 4] 1384 	call	_assert_failed
      00B08C 5B 06            [ 2] 1385 	addw	sp, #6
                           000443  1386 	Sstm8s_tim1$TIM1_OC3Init$254 ==.
                                   1387 ; genLabel
      00B08E                       1388 00126$:
                           000443  1389 	Sstm8s_tim1$TIM1_OC3Init$255 ==.
                                   1390 ;	../SPL/src/stm8s_tim1.c: 294: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   1391 ; genIfx
      00B08E 0D 0B            [ 1] 1392 	tnz	(0x0b, sp)
      00B090 26 03            [ 1] 1393 	jrne	00264$
      00B092 CC B0 AD         [ 2] 1394 	jp	00131$
      00B095                       1395 00264$:
                                   1396 ; genCmpEQorNE
      00B095 7B 0B            [ 1] 1397 	ld	a, (0x0b, sp)
      00B097 A1 22            [ 1] 1398 	cp	a, #0x22
      00B099 26 03            [ 1] 1399 	jrne	00266$
      00B09B CC B0 AD         [ 2] 1400 	jp	00131$
      00B09E                       1401 00266$:
                           000453  1402 	Sstm8s_tim1$TIM1_OC3Init$256 ==.
                                   1403 ; skipping generated iCode
                                   1404 ; skipping iCode since result will be rematerialized
                                   1405 ; skipping iCode since result will be rematerialized
                                   1406 ; genIPush
      00B09E 4B 26            [ 1] 1407 	push	#0x26
                           000455  1408 	Sstm8s_tim1$TIM1_OC3Init$257 ==.
      00B0A0 4B 01            [ 1] 1409 	push	#0x01
                           000457  1410 	Sstm8s_tim1$TIM1_OC3Init$258 ==.
      00B0A2 5F               [ 1] 1411 	clrw	x
      00B0A3 89               [ 2] 1412 	pushw	x
                           000459  1413 	Sstm8s_tim1$TIM1_OC3Init$259 ==.
                                   1414 ; genIPush
      00B0A4 4B 2C            [ 1] 1415 	push	#<(___str_0+0)
                           00045B  1416 	Sstm8s_tim1$TIM1_OC3Init$260 ==.
      00B0A6 4B 81            [ 1] 1417 	push	#((___str_0+0) >> 8)
                           00045D  1418 	Sstm8s_tim1$TIM1_OC3Init$261 ==.
                                   1419 ; genCall
      00B0A8 CD 84 D7         [ 4] 1420 	call	_assert_failed
      00B0AB 5B 06            [ 2] 1421 	addw	sp, #6
                           000462  1422 	Sstm8s_tim1$TIM1_OC3Init$262 ==.
                                   1423 ; genLabel
      00B0AD                       1424 00131$:
                           000462  1425 	Sstm8s_tim1$TIM1_OC3Init$263 ==.
                                   1426 ;	../SPL/src/stm8s_tim1.c: 295: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   1427 ; genIfx
      00B0AD 0D 0C            [ 1] 1428 	tnz	(0x0c, sp)
      00B0AF 26 03            [ 1] 1429 	jrne	00268$
      00B0B1 CC B0 CC         [ 2] 1430 	jp	00136$
      00B0B4                       1431 00268$:
                                   1432 ; genCmpEQorNE
      00B0B4 7B 0C            [ 1] 1433 	ld	a, (0x0c, sp)
      00B0B6 A1 88            [ 1] 1434 	cp	a, #0x88
      00B0B8 26 03            [ 1] 1435 	jrne	00270$
      00B0BA CC B0 CC         [ 2] 1436 	jp	00136$
      00B0BD                       1437 00270$:
                           000472  1438 	Sstm8s_tim1$TIM1_OC3Init$264 ==.
                                   1439 ; skipping generated iCode
                                   1440 ; skipping iCode since result will be rematerialized
                                   1441 ; skipping iCode since result will be rematerialized
                                   1442 ; genIPush
      00B0BD 4B 27            [ 1] 1443 	push	#0x27
                           000474  1444 	Sstm8s_tim1$TIM1_OC3Init$265 ==.
      00B0BF 4B 01            [ 1] 1445 	push	#0x01
                           000476  1446 	Sstm8s_tim1$TIM1_OC3Init$266 ==.
      00B0C1 5F               [ 1] 1447 	clrw	x
      00B0C2 89               [ 2] 1448 	pushw	x
                           000478  1449 	Sstm8s_tim1$TIM1_OC3Init$267 ==.
                                   1450 ; genIPush
      00B0C3 4B 2C            [ 1] 1451 	push	#<(___str_0+0)
                           00047A  1452 	Sstm8s_tim1$TIM1_OC3Init$268 ==.
      00B0C5 4B 81            [ 1] 1453 	push	#((___str_0+0) >> 8)
                           00047C  1454 	Sstm8s_tim1$TIM1_OC3Init$269 ==.
                                   1455 ; genCall
      00B0C7 CD 84 D7         [ 4] 1456 	call	_assert_failed
      00B0CA 5B 06            [ 2] 1457 	addw	sp, #6
                           000481  1458 	Sstm8s_tim1$TIM1_OC3Init$270 ==.
                                   1459 ; genLabel
      00B0CC                       1460 00136$:
                           000481  1461 	Sstm8s_tim1$TIM1_OC3Init$271 ==.
                                   1462 ;	../SPL/src/stm8s_tim1.c: 296: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1463 ; genCmpEQorNE
      00B0CC 7B 0D            [ 1] 1464 	ld	a, (0x0d, sp)
      00B0CE A1 55            [ 1] 1465 	cp	a, #0x55
      00B0D0 26 03            [ 1] 1466 	jrne	00273$
      00B0D2 CC B0 EB         [ 2] 1467 	jp	00141$
      00B0D5                       1468 00273$:
                           00048A  1469 	Sstm8s_tim1$TIM1_OC3Init$272 ==.
                                   1470 ; skipping generated iCode
                                   1471 ; genIfx
      00B0D5 0D 0D            [ 1] 1472 	tnz	(0x0d, sp)
      00B0D7 26 03            [ 1] 1473 	jrne	00275$
      00B0D9 CC B0 EB         [ 2] 1474 	jp	00141$
      00B0DC                       1475 00275$:
                                   1476 ; skipping iCode since result will be rematerialized
                                   1477 ; skipping iCode since result will be rematerialized
                                   1478 ; genIPush
      00B0DC 4B 28            [ 1] 1479 	push	#0x28
                           000493  1480 	Sstm8s_tim1$TIM1_OC3Init$273 ==.
      00B0DE 4B 01            [ 1] 1481 	push	#0x01
                           000495  1482 	Sstm8s_tim1$TIM1_OC3Init$274 ==.
      00B0E0 5F               [ 1] 1483 	clrw	x
      00B0E1 89               [ 2] 1484 	pushw	x
                           000497  1485 	Sstm8s_tim1$TIM1_OC3Init$275 ==.
                                   1486 ; genIPush
      00B0E2 4B 2C            [ 1] 1487 	push	#<(___str_0+0)
                           000499  1488 	Sstm8s_tim1$TIM1_OC3Init$276 ==.
      00B0E4 4B 81            [ 1] 1489 	push	#((___str_0+0) >> 8)
                           00049B  1490 	Sstm8s_tim1$TIM1_OC3Init$277 ==.
                                   1491 ; genCall
      00B0E6 CD 84 D7         [ 4] 1492 	call	_assert_failed
      00B0E9 5B 06            [ 2] 1493 	addw	sp, #6
                           0004A0  1494 	Sstm8s_tim1$TIM1_OC3Init$278 ==.
                                   1495 ; genLabel
      00B0EB                       1496 00141$:
                           0004A0  1497 	Sstm8s_tim1$TIM1_OC3Init$279 ==.
                                   1498 ;	../SPL/src/stm8s_tim1.c: 297: assert_param(IS_TIM1_OCNIDLE_STATE_OK(TIM1_OCNIdleState));
                                   1499 ; genCmpEQorNE
      00B0EB 7B 0E            [ 1] 1500 	ld	a, (0x0e, sp)
      00B0ED A1 2A            [ 1] 1501 	cp	a, #0x2a
      00B0EF 26 03            [ 1] 1502 	jrne	00277$
      00B0F1 CC B1 0A         [ 2] 1503 	jp	00146$
      00B0F4                       1504 00277$:
                           0004A9  1505 	Sstm8s_tim1$TIM1_OC3Init$280 ==.
                                   1506 ; skipping generated iCode
                                   1507 ; genIfx
      00B0F4 0D 0E            [ 1] 1508 	tnz	(0x0e, sp)
      00B0F6 26 03            [ 1] 1509 	jrne	00279$
      00B0F8 CC B1 0A         [ 2] 1510 	jp	00146$
      00B0FB                       1511 00279$:
                                   1512 ; skipping iCode since result will be rematerialized
                                   1513 ; skipping iCode since result will be rematerialized
                                   1514 ; genIPush
      00B0FB 4B 29            [ 1] 1515 	push	#0x29
                           0004B2  1516 	Sstm8s_tim1$TIM1_OC3Init$281 ==.
      00B0FD 4B 01            [ 1] 1517 	push	#0x01
                           0004B4  1518 	Sstm8s_tim1$TIM1_OC3Init$282 ==.
      00B0FF 5F               [ 1] 1519 	clrw	x
      00B100 89               [ 2] 1520 	pushw	x
                           0004B6  1521 	Sstm8s_tim1$TIM1_OC3Init$283 ==.
                                   1522 ; genIPush
      00B101 4B 2C            [ 1] 1523 	push	#<(___str_0+0)
                           0004B8  1524 	Sstm8s_tim1$TIM1_OC3Init$284 ==.
      00B103 4B 81            [ 1] 1525 	push	#((___str_0+0) >> 8)
                           0004BA  1526 	Sstm8s_tim1$TIM1_OC3Init$285 ==.
                                   1527 ; genCall
      00B105 CD 84 D7         [ 4] 1528 	call	_assert_failed
      00B108 5B 06            [ 2] 1529 	addw	sp, #6
                           0004BF  1530 	Sstm8s_tim1$TIM1_OC3Init$286 ==.
                                   1531 ; genLabel
      00B10A                       1532 00146$:
                           0004BF  1533 	Sstm8s_tim1$TIM1_OC3Init$287 ==.
                                   1534 ;	../SPL/src/stm8s_tim1.c: 301: TIM1->CCER2 &= (uint8_t)(~( TIM1_CCER2_CC3E | TIM1_CCER2_CC3NE | 
                                   1535 ; genPointerGet
      00B10A C6 52 5D         [ 1] 1536 	ld	a, 0x525d
                                   1537 ; genAnd
      00B10D A4 F0            [ 1] 1538 	and	a, #0xf0
                                   1539 ; genPointerSet
      00B10F C7 52 5D         [ 1] 1540 	ld	0x525d, a
                           0004C7  1541 	Sstm8s_tim1$TIM1_OC3Init$288 ==.
                                   1542 ;	../SPL/src/stm8s_tim1.c: 305: TIM1->CCER2 |= (uint8_t)((uint8_t)((uint8_t)(TIM1_OutputState  & TIM1_CCER2_CC3E   ) |
                                   1543 ; genPointerGet
      00B112 C6 52 5D         [ 1] 1544 	ld	a, 0x525d
      00B115 6B 01            [ 1] 1545 	ld	(0x01, sp), a
                                   1546 ; genAnd
      00B117 7B 07            [ 1] 1547 	ld	a, (0x07, sp)
      00B119 A4 01            [ 1] 1548 	and	a, #0x01
      00B11B 6B 03            [ 1] 1549 	ld	(0x03, sp), a
                           0004D2  1550 	Sstm8s_tim1$TIM1_OC3Init$289 ==.
                                   1551 ;	../SPL/src/stm8s_tim1.c: 306: (uint8_t)(TIM1_OutputNState & TIM1_CCER2_CC3NE  )) | 
                                   1552 ; genAnd
      00B11D 7B 08            [ 1] 1553 	ld	a, (0x08, sp)
      00B11F A4 04            [ 1] 1554 	and	a, #0x04
                                   1555 ; genOr
      00B121 1A 03            [ 1] 1556 	or	a, (0x03, sp)
      00B123 6B 02            [ 1] 1557 	ld	(0x02, sp), a
                           0004DA  1558 	Sstm8s_tim1$TIM1_OC3Init$290 ==.
                                   1559 ;	../SPL/src/stm8s_tim1.c: 307: (uint8_t)((uint8_t)(TIM1_OCPolarity   & TIM1_CCER2_CC3P   ) | 
                                   1560 ; genAnd
      00B125 7B 0B            [ 1] 1561 	ld	a, (0x0b, sp)
      00B127 A4 02            [ 1] 1562 	and	a, #0x02
      00B129 6B 03            [ 1] 1563 	ld	(0x03, sp), a
                           0004E0  1564 	Sstm8s_tim1$TIM1_OC3Init$291 ==.
                                   1565 ;	../SPL/src/stm8s_tim1.c: 308: (uint8_t)(TIM1_OCNPolarity  & TIM1_CCER2_CC3NP  )));
                                   1566 ; genAnd
      00B12B 7B 0C            [ 1] 1567 	ld	a, (0x0c, sp)
      00B12D A4 08            [ 1] 1568 	and	a, #0x08
                                   1569 ; genOr
      00B12F 1A 03            [ 1] 1570 	or	a, (0x03, sp)
                                   1571 ; genOr
      00B131 1A 02            [ 1] 1572 	or	a, (0x02, sp)
                                   1573 ; genOr
      00B133 1A 01            [ 1] 1574 	or	a, (0x01, sp)
                                   1575 ; genPointerSet
      00B135 C7 52 5D         [ 1] 1576 	ld	0x525d, a
                           0004ED  1577 	Sstm8s_tim1$TIM1_OC3Init$292 ==.
                                   1578 ;	../SPL/src/stm8s_tim1.c: 311: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1579 ; genPointerGet
      00B138 C6 52 5A         [ 1] 1580 	ld	a, 0x525a
                                   1581 ; genAnd
      00B13B A4 8F            [ 1] 1582 	and	a, #0x8f
                           0004F2  1583 	Sstm8s_tim1$TIM1_OC3Init$293 ==.
                                   1584 ;	../SPL/src/stm8s_tim1.c: 312: (uint8_t)TIM1_OCMode);
                                   1585 ; genOr
      00B13D 1A 06            [ 1] 1586 	or	a, (0x06, sp)
                                   1587 ; genPointerSet
      00B13F C7 52 5A         [ 1] 1588 	ld	0x525a, a
                           0004F7  1589 	Sstm8s_tim1$TIM1_OC3Init$294 ==.
                                   1590 ;	../SPL/src/stm8s_tim1.c: 315: TIM1->OISR &= (uint8_t)(~(TIM1_OISR_OIS3 | TIM1_OISR_OIS3N));
                                   1591 ; genPointerGet
      00B142 C6 52 6F         [ 1] 1592 	ld	a, 0x526f
                                   1593 ; genAnd
      00B145 A4 CF            [ 1] 1594 	and	a, #0xcf
                                   1595 ; genPointerSet
      00B147 C7 52 6F         [ 1] 1596 	ld	0x526f, a
                           0004FF  1597 	Sstm8s_tim1$TIM1_OC3Init$295 ==.
                                   1598 ;	../SPL/src/stm8s_tim1.c: 317: TIM1->OISR |= (uint8_t)((uint8_t)(TIM1_OISR_OIS3 & TIM1_OCIdleState) | 
                                   1599 ; genPointerGet
      00B14A C6 52 6F         [ 1] 1600 	ld	a, 0x526f
      00B14D 6B 02            [ 1] 1601 	ld	(0x02, sp), a
                                   1602 ; genAnd
      00B14F 7B 0D            [ 1] 1603 	ld	a, (0x0d, sp)
      00B151 A4 10            [ 1] 1604 	and	a, #0x10
      00B153 6B 03            [ 1] 1605 	ld	(0x03, sp), a
                           00050A  1606 	Sstm8s_tim1$TIM1_OC3Init$296 ==.
                                   1607 ;	../SPL/src/stm8s_tim1.c: 318: (uint8_t)(TIM1_OISR_OIS3N & TIM1_OCNIdleState));
                                   1608 ; genAnd
      00B155 7B 0E            [ 1] 1609 	ld	a, (0x0e, sp)
      00B157 A4 20            [ 1] 1610 	and	a, #0x20
                                   1611 ; genOr
      00B159 1A 03            [ 1] 1612 	or	a, (0x03, sp)
                                   1613 ; genOr
      00B15B 1A 02            [ 1] 1614 	or	a, (0x02, sp)
                                   1615 ; genPointerSet
      00B15D C7 52 6F         [ 1] 1616 	ld	0x526f, a
                           000515  1617 	Sstm8s_tim1$TIM1_OC3Init$297 ==.
                                   1618 ;	../SPL/src/stm8s_tim1.c: 321: TIM1->CCR3H = (uint8_t)(TIM1_Pulse >> 8);
                                   1619 ; genRightShiftLiteral
      00B160 7B 09            [ 1] 1620 	ld	a, (0x09, sp)
      00B162 5F               [ 1] 1621 	clrw	x
                                   1622 ; genCast
                                   1623 ; genAssign
                                   1624 ; genPointerSet
      00B163 C7 52 69         [ 1] 1625 	ld	0x5269, a
                           00051B  1626 	Sstm8s_tim1$TIM1_OC3Init$298 ==.
                                   1627 ;	../SPL/src/stm8s_tim1.c: 322: TIM1->CCR3L = (uint8_t)(TIM1_Pulse);
                                   1628 ; genCast
                                   1629 ; genAssign
      00B166 7B 0A            [ 1] 1630 	ld	a, (0x0a, sp)
                                   1631 ; genPointerSet
      00B168 C7 52 6A         [ 1] 1632 	ld	0x526a, a
                                   1633 ; genLabel
      00B16B                       1634 00101$:
                           000520  1635 	Sstm8s_tim1$TIM1_OC3Init$299 ==.
                                   1636 ;	../SPL/src/stm8s_tim1.c: 323: }
                                   1637 ; genEndFunction
      00B16B 5B 03            [ 2] 1638 	addw	sp, #3
                           000522  1639 	Sstm8s_tim1$TIM1_OC3Init$300 ==.
                           000522  1640 	Sstm8s_tim1$TIM1_OC3Init$301 ==.
                           000522  1641 	XG$TIM1_OC3Init$0$0 ==.
      00B16D 81               [ 4] 1642 	ret
                           000523  1643 	Sstm8s_tim1$TIM1_OC3Init$302 ==.
                           000523  1644 	Sstm8s_tim1$TIM1_OC4Init$303 ==.
                                   1645 ;	../SPL/src/stm8s_tim1.c: 338: void TIM1_OC4Init(TIM1_OCMode_TypeDef TIM1_OCMode,
                                   1646 ; genLabel
                                   1647 ;	-----------------------------------------
                                   1648 ;	 function TIM1_OC4Init
                                   1649 ;	-----------------------------------------
                                   1650 ;	Register assignment might be sub-optimal.
                                   1651 ;	Stack space usage: 2 bytes.
      00B16E                       1652 _TIM1_OC4Init:
                           000523  1653 	Sstm8s_tim1$TIM1_OC4Init$304 ==.
      00B16E 89               [ 2] 1654 	pushw	x
                           000524  1655 	Sstm8s_tim1$TIM1_OC4Init$305 ==.
                           000524  1656 	Sstm8s_tim1$TIM1_OC4Init$306 ==.
                                   1657 ;	../SPL/src/stm8s_tim1.c: 345: assert_param(IS_TIM1_OC_MODE_OK(TIM1_OCMode));
                                   1658 ; genIfx
      00B16F 0D 05            [ 1] 1659 	tnz	(0x05, sp)
      00B171 26 03            [ 1] 1660 	jrne	00203$
      00B173 CC B1 B2         [ 2] 1661 	jp	00107$
      00B176                       1662 00203$:
                                   1663 ; genCmpEQorNE
      00B176 7B 05            [ 1] 1664 	ld	a, (0x05, sp)
      00B178 A1 10            [ 1] 1665 	cp	a, #0x10
      00B17A 26 03            [ 1] 1666 	jrne	00205$
      00B17C CC B1 B2         [ 2] 1667 	jp	00107$
      00B17F                       1668 00205$:
                           000534  1669 	Sstm8s_tim1$TIM1_OC4Init$307 ==.
                                   1670 ; skipping generated iCode
                                   1671 ; genCmpEQorNE
      00B17F 7B 05            [ 1] 1672 	ld	a, (0x05, sp)
      00B181 A1 20            [ 1] 1673 	cp	a, #0x20
      00B183 26 03            [ 1] 1674 	jrne	00208$
      00B185 CC B1 B2         [ 2] 1675 	jp	00107$
      00B188                       1676 00208$:
                           00053D  1677 	Sstm8s_tim1$TIM1_OC4Init$308 ==.
                                   1678 ; skipping generated iCode
                                   1679 ; genCmpEQorNE
      00B188 7B 05            [ 1] 1680 	ld	a, (0x05, sp)
      00B18A A1 30            [ 1] 1681 	cp	a, #0x30
      00B18C 26 03            [ 1] 1682 	jrne	00211$
      00B18E CC B1 B2         [ 2] 1683 	jp	00107$
      00B191                       1684 00211$:
                           000546  1685 	Sstm8s_tim1$TIM1_OC4Init$309 ==.
                                   1686 ; skipping generated iCode
                                   1687 ; genCmpEQorNE
      00B191 7B 05            [ 1] 1688 	ld	a, (0x05, sp)
      00B193 A1 60            [ 1] 1689 	cp	a, #0x60
      00B195 26 03            [ 1] 1690 	jrne	00214$
      00B197 CC B1 B2         [ 2] 1691 	jp	00107$
      00B19A                       1692 00214$:
                           00054F  1693 	Sstm8s_tim1$TIM1_OC4Init$310 ==.
                                   1694 ; skipping generated iCode
                                   1695 ; genCmpEQorNE
      00B19A 7B 05            [ 1] 1696 	ld	a, (0x05, sp)
      00B19C A1 70            [ 1] 1697 	cp	a, #0x70
      00B19E 26 03            [ 1] 1698 	jrne	00217$
      00B1A0 CC B1 B2         [ 2] 1699 	jp	00107$
      00B1A3                       1700 00217$:
                           000558  1701 	Sstm8s_tim1$TIM1_OC4Init$311 ==.
                                   1702 ; skipping generated iCode
                                   1703 ; skipping iCode since result will be rematerialized
                                   1704 ; skipping iCode since result will be rematerialized
                                   1705 ; genIPush
      00B1A3 4B 59            [ 1] 1706 	push	#0x59
                           00055A  1707 	Sstm8s_tim1$TIM1_OC4Init$312 ==.
      00B1A5 4B 01            [ 1] 1708 	push	#0x01
                           00055C  1709 	Sstm8s_tim1$TIM1_OC4Init$313 ==.
      00B1A7 5F               [ 1] 1710 	clrw	x
      00B1A8 89               [ 2] 1711 	pushw	x
                           00055E  1712 	Sstm8s_tim1$TIM1_OC4Init$314 ==.
                                   1713 ; genIPush
      00B1A9 4B 2C            [ 1] 1714 	push	#<(___str_0+0)
                           000560  1715 	Sstm8s_tim1$TIM1_OC4Init$315 ==.
      00B1AB 4B 81            [ 1] 1716 	push	#((___str_0+0) >> 8)
                           000562  1717 	Sstm8s_tim1$TIM1_OC4Init$316 ==.
                                   1718 ; genCall
      00B1AD CD 84 D7         [ 4] 1719 	call	_assert_failed
      00B1B0 5B 06            [ 2] 1720 	addw	sp, #6
                           000567  1721 	Sstm8s_tim1$TIM1_OC4Init$317 ==.
                                   1722 ; genLabel
      00B1B2                       1723 00107$:
                           000567  1724 	Sstm8s_tim1$TIM1_OC4Init$318 ==.
                                   1725 ;	../SPL/src/stm8s_tim1.c: 346: assert_param(IS_TIM1_OUTPUT_STATE_OK(TIM1_OutputState));
                                   1726 ; genIfx
      00B1B2 0D 06            [ 1] 1727 	tnz	(0x06, sp)
      00B1B4 26 03            [ 1] 1728 	jrne	00219$
      00B1B6 CC B1 D1         [ 2] 1729 	jp	00124$
      00B1B9                       1730 00219$:
                                   1731 ; genCmpEQorNE
      00B1B9 7B 06            [ 1] 1732 	ld	a, (0x06, sp)
      00B1BB A1 11            [ 1] 1733 	cp	a, #0x11
      00B1BD 26 03            [ 1] 1734 	jrne	00221$
      00B1BF CC B1 D1         [ 2] 1735 	jp	00124$
      00B1C2                       1736 00221$:
                           000577  1737 	Sstm8s_tim1$TIM1_OC4Init$319 ==.
                                   1738 ; skipping generated iCode
                                   1739 ; skipping iCode since result will be rematerialized
                                   1740 ; skipping iCode since result will be rematerialized
                                   1741 ; genIPush
      00B1C2 4B 5A            [ 1] 1742 	push	#0x5a
                           000579  1743 	Sstm8s_tim1$TIM1_OC4Init$320 ==.
      00B1C4 4B 01            [ 1] 1744 	push	#0x01
                           00057B  1745 	Sstm8s_tim1$TIM1_OC4Init$321 ==.
      00B1C6 5F               [ 1] 1746 	clrw	x
      00B1C7 89               [ 2] 1747 	pushw	x
                           00057D  1748 	Sstm8s_tim1$TIM1_OC4Init$322 ==.
                                   1749 ; genIPush
      00B1C8 4B 2C            [ 1] 1750 	push	#<(___str_0+0)
                           00057F  1751 	Sstm8s_tim1$TIM1_OC4Init$323 ==.
      00B1CA 4B 81            [ 1] 1752 	push	#((___str_0+0) >> 8)
                           000581  1753 	Sstm8s_tim1$TIM1_OC4Init$324 ==.
                                   1754 ; genCall
      00B1CC CD 84 D7         [ 4] 1755 	call	_assert_failed
      00B1CF 5B 06            [ 2] 1756 	addw	sp, #6
                           000586  1757 	Sstm8s_tim1$TIM1_OC4Init$325 ==.
                                   1758 ; genLabel
      00B1D1                       1759 00124$:
                           000586  1760 	Sstm8s_tim1$TIM1_OC4Init$326 ==.
                                   1761 ;	../SPL/src/stm8s_tim1.c: 347: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   1762 ; genIfx
      00B1D1 0D 09            [ 1] 1763 	tnz	(0x09, sp)
      00B1D3 26 03            [ 1] 1764 	jrne	00223$
      00B1D5 CC B1 F0         [ 2] 1765 	jp	00129$
      00B1D8                       1766 00223$:
                                   1767 ; genCmpEQorNE
      00B1D8 7B 09            [ 1] 1768 	ld	a, (0x09, sp)
      00B1DA A1 22            [ 1] 1769 	cp	a, #0x22
      00B1DC 26 03            [ 1] 1770 	jrne	00225$
      00B1DE CC B1 F0         [ 2] 1771 	jp	00129$
      00B1E1                       1772 00225$:
                           000596  1773 	Sstm8s_tim1$TIM1_OC4Init$327 ==.
                                   1774 ; skipping generated iCode
                                   1775 ; skipping iCode since result will be rematerialized
                                   1776 ; skipping iCode since result will be rematerialized
                                   1777 ; genIPush
      00B1E1 4B 5B            [ 1] 1778 	push	#0x5b
                           000598  1779 	Sstm8s_tim1$TIM1_OC4Init$328 ==.
      00B1E3 4B 01            [ 1] 1780 	push	#0x01
                           00059A  1781 	Sstm8s_tim1$TIM1_OC4Init$329 ==.
      00B1E5 5F               [ 1] 1782 	clrw	x
      00B1E6 89               [ 2] 1783 	pushw	x
                           00059C  1784 	Sstm8s_tim1$TIM1_OC4Init$330 ==.
                                   1785 ; genIPush
      00B1E7 4B 2C            [ 1] 1786 	push	#<(___str_0+0)
                           00059E  1787 	Sstm8s_tim1$TIM1_OC4Init$331 ==.
      00B1E9 4B 81            [ 1] 1788 	push	#((___str_0+0) >> 8)
                           0005A0  1789 	Sstm8s_tim1$TIM1_OC4Init$332 ==.
                                   1790 ; genCall
      00B1EB CD 84 D7         [ 4] 1791 	call	_assert_failed
      00B1EE 5B 06            [ 2] 1792 	addw	sp, #6
                           0005A5  1793 	Sstm8s_tim1$TIM1_OC4Init$333 ==.
                                   1794 ; genLabel
      00B1F0                       1795 00129$:
                           0005A5  1796 	Sstm8s_tim1$TIM1_OC4Init$334 ==.
                                   1797 ;	../SPL/src/stm8s_tim1.c: 348: assert_param(IS_TIM1_OCIDLE_STATE_OK(TIM1_OCIdleState));
                                   1798 ; genCmpEQorNE
      00B1F0 7B 0A            [ 1] 1799 	ld	a, (0x0a, sp)
      00B1F2 A1 55            [ 1] 1800 	cp	a, #0x55
      00B1F4 26 03            [ 1] 1801 	jrne	00228$
      00B1F6 CC B2 0F         [ 2] 1802 	jp	00134$
      00B1F9                       1803 00228$:
                           0005AE  1804 	Sstm8s_tim1$TIM1_OC4Init$335 ==.
                                   1805 ; skipping generated iCode
                                   1806 ; genIfx
      00B1F9 0D 0A            [ 1] 1807 	tnz	(0x0a, sp)
      00B1FB 26 03            [ 1] 1808 	jrne	00230$
      00B1FD CC B2 0F         [ 2] 1809 	jp	00134$
      00B200                       1810 00230$:
                                   1811 ; skipping iCode since result will be rematerialized
                                   1812 ; skipping iCode since result will be rematerialized
                                   1813 ; genIPush
      00B200 4B 5C            [ 1] 1814 	push	#0x5c
                           0005B7  1815 	Sstm8s_tim1$TIM1_OC4Init$336 ==.
      00B202 4B 01            [ 1] 1816 	push	#0x01
                           0005B9  1817 	Sstm8s_tim1$TIM1_OC4Init$337 ==.
      00B204 5F               [ 1] 1818 	clrw	x
      00B205 89               [ 2] 1819 	pushw	x
                           0005BB  1820 	Sstm8s_tim1$TIM1_OC4Init$338 ==.
                                   1821 ; genIPush
      00B206 4B 2C            [ 1] 1822 	push	#<(___str_0+0)
                           0005BD  1823 	Sstm8s_tim1$TIM1_OC4Init$339 ==.
      00B208 4B 81            [ 1] 1824 	push	#((___str_0+0) >> 8)
                           0005BF  1825 	Sstm8s_tim1$TIM1_OC4Init$340 ==.
                                   1826 ; genCall
      00B20A CD 84 D7         [ 4] 1827 	call	_assert_failed
      00B20D 5B 06            [ 2] 1828 	addw	sp, #6
                           0005C4  1829 	Sstm8s_tim1$TIM1_OC4Init$341 ==.
                                   1830 ; genLabel
      00B20F                       1831 00134$:
                           0005C4  1832 	Sstm8s_tim1$TIM1_OC4Init$342 ==.
                                   1833 ;	../SPL/src/stm8s_tim1.c: 351: TIM1->CCER2 &= (uint8_t)(~(TIM1_CCER2_CC4E | TIM1_CCER2_CC4P));
                                   1834 ; genPointerGet
      00B20F C6 52 5D         [ 1] 1835 	ld	a, 0x525d
                                   1836 ; genAnd
      00B212 A4 CF            [ 1] 1837 	and	a, #0xcf
                                   1838 ; genPointerSet
      00B214 C7 52 5D         [ 1] 1839 	ld	0x525d, a
                           0005CC  1840 	Sstm8s_tim1$TIM1_OC4Init$343 ==.
                                   1841 ;	../SPL/src/stm8s_tim1.c: 353: TIM1->CCER2 |= (uint8_t)((uint8_t)(TIM1_OutputState & TIM1_CCER2_CC4E ) |  
                                   1842 ; genPointerGet
      00B217 C6 52 5D         [ 1] 1843 	ld	a, 0x525d
      00B21A 6B 01            [ 1] 1844 	ld	(0x01, sp), a
                                   1845 ; genAnd
      00B21C 7B 06            [ 1] 1846 	ld	a, (0x06, sp)
      00B21E A4 10            [ 1] 1847 	and	a, #0x10
      00B220 6B 02            [ 1] 1848 	ld	(0x02, sp), a
                           0005D7  1849 	Sstm8s_tim1$TIM1_OC4Init$344 ==.
                                   1850 ;	../SPL/src/stm8s_tim1.c: 354: (uint8_t)(TIM1_OCPolarity  & TIM1_CCER2_CC4P ));
                                   1851 ; genAnd
      00B222 7B 09            [ 1] 1852 	ld	a, (0x09, sp)
      00B224 A4 20            [ 1] 1853 	and	a, #0x20
                                   1854 ; genOr
      00B226 1A 02            [ 1] 1855 	or	a, (0x02, sp)
                                   1856 ; genOr
      00B228 1A 01            [ 1] 1857 	or	a, (0x01, sp)
                                   1858 ; genPointerSet
      00B22A C7 52 5D         [ 1] 1859 	ld	0x525d, a
                           0005E2  1860 	Sstm8s_tim1$TIM1_OC4Init$345 ==.
                                   1861 ;	../SPL/src/stm8s_tim1.c: 357: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) | 
                                   1862 ; genPointerGet
      00B22D C6 52 5B         [ 1] 1863 	ld	a, 0x525b
                                   1864 ; genAnd
      00B230 A4 8F            [ 1] 1865 	and	a, #0x8f
                                   1866 ; genOr
      00B232 1A 05            [ 1] 1867 	or	a, (0x05, sp)
                                   1868 ; genPointerSet
      00B234 C7 52 5B         [ 1] 1869 	ld	0x525b, a
                           0005EC  1870 	Sstm8s_tim1$TIM1_OC4Init$346 ==.
                                   1871 ;	../SPL/src/stm8s_tim1.c: 363: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
                                   1872 ; genPointerGet
      00B237 C6 52 6F         [ 1] 1873 	ld	a, 0x526f
                           0005EF  1874 	Sstm8s_tim1$TIM1_OC4Init$347 ==.
                                   1875 ;	../SPL/src/stm8s_tim1.c: 361: if (TIM1_OCIdleState != TIM1_OCIDLESTATE_RESET)
                                   1876 ; genIfx
      00B23A 0D 0A            [ 1] 1877 	tnz	(0x0a, sp)
      00B23C 26 03            [ 1] 1878 	jrne	00231$
      00B23E CC B2 49         [ 2] 1879 	jp	00102$
      00B241                       1880 00231$:
                           0005F6  1881 	Sstm8s_tim1$TIM1_OC4Init$348 ==.
                           0005F6  1882 	Sstm8s_tim1$TIM1_OC4Init$349 ==.
                                   1883 ;	../SPL/src/stm8s_tim1.c: 363: TIM1->OISR |= (uint8_t)(~TIM1_CCER2_CC4P);
                                   1884 ; genOr
      00B241 AA DF            [ 1] 1885 	or	a, #0xdf
                                   1886 ; genPointerSet
      00B243 C7 52 6F         [ 1] 1887 	ld	0x526f, a
                           0005FB  1888 	Sstm8s_tim1$TIM1_OC4Init$350 ==.
                                   1889 ; genGoto
      00B246 CC B2 4E         [ 2] 1890 	jp	00103$
                                   1891 ; genLabel
      00B249                       1892 00102$:
                           0005FE  1893 	Sstm8s_tim1$TIM1_OC4Init$351 ==.
                           0005FE  1894 	Sstm8s_tim1$TIM1_OC4Init$352 ==.
                                   1895 ;	../SPL/src/stm8s_tim1.c: 367: TIM1->OISR &= (uint8_t)(~TIM1_OISR_OIS4);
                                   1896 ; genAnd
      00B249 A4 BF            [ 1] 1897 	and	a, #0xbf
                                   1898 ; genPointerSet
      00B24B C7 52 6F         [ 1] 1899 	ld	0x526f, a
                           000603  1900 	Sstm8s_tim1$TIM1_OC4Init$353 ==.
                                   1901 ; genLabel
      00B24E                       1902 00103$:
                           000603  1903 	Sstm8s_tim1$TIM1_OC4Init$354 ==.
                                   1904 ;	../SPL/src/stm8s_tim1.c: 371: TIM1->CCR4H = (uint8_t)(TIM1_Pulse >> 8);
                                   1905 ; genRightShiftLiteral
      00B24E 7B 07            [ 1] 1906 	ld	a, (0x07, sp)
      00B250 5F               [ 1] 1907 	clrw	x
                                   1908 ; genCast
                                   1909 ; genAssign
                                   1910 ; genPointerSet
      00B251 C7 52 6B         [ 1] 1911 	ld	0x526b, a
                           000609  1912 	Sstm8s_tim1$TIM1_OC4Init$355 ==.
                                   1913 ;	../SPL/src/stm8s_tim1.c: 372: TIM1->CCR4L = (uint8_t)(TIM1_Pulse);
                                   1914 ; genCast
                                   1915 ; genAssign
      00B254 7B 08            [ 1] 1916 	ld	a, (0x08, sp)
                                   1917 ; genPointerSet
      00B256 C7 52 6C         [ 1] 1918 	ld	0x526c, a
                                   1919 ; genLabel
      00B259                       1920 00104$:
                           00060E  1921 	Sstm8s_tim1$TIM1_OC4Init$356 ==.
                                   1922 ;	../SPL/src/stm8s_tim1.c: 373: }
                                   1923 ; genEndFunction
      00B259 85               [ 2] 1924 	popw	x
                           00060F  1925 	Sstm8s_tim1$TIM1_OC4Init$357 ==.
                           00060F  1926 	Sstm8s_tim1$TIM1_OC4Init$358 ==.
                           00060F  1927 	XG$TIM1_OC4Init$0$0 ==.
      00B25A 81               [ 4] 1928 	ret
                           000610  1929 	Sstm8s_tim1$TIM1_OC4Init$359 ==.
                           000610  1930 	Sstm8s_tim1$TIM1_BDTRConfig$360 ==.
                                   1931 ;	../SPL/src/stm8s_tim1.c: 388: void TIM1_BDTRConfig(TIM1_OSSIState_TypeDef TIM1_OSSIState,
                                   1932 ; genLabel
                                   1933 ;	-----------------------------------------
                                   1934 ;	 function TIM1_BDTRConfig
                                   1935 ;	-----------------------------------------
                                   1936 ;	Register assignment is optimal.
                                   1937 ;	Stack space usage: 1 bytes.
      00B25B                       1938 _TIM1_BDTRConfig:
                           000610  1939 	Sstm8s_tim1$TIM1_BDTRConfig$361 ==.
      00B25B 88               [ 1] 1940 	push	a
                           000611  1941 	Sstm8s_tim1$TIM1_BDTRConfig$362 ==.
                           000611  1942 	Sstm8s_tim1$TIM1_BDTRConfig$363 ==.
                                   1943 ;	../SPL/src/stm8s_tim1.c: 396: assert_param(IS_TIM1_OSSI_STATE_OK(TIM1_OSSIState));
                                   1944 ; genCmpEQorNE
      00B25C 7B 04            [ 1] 1945 	ld	a, (0x04, sp)
      00B25E A1 04            [ 1] 1946 	cp	a, #0x04
      00B260 26 03            [ 1] 1947 	jrne	00195$
      00B262 CC B2 7B         [ 2] 1948 	jp	00104$
      00B265                       1949 00195$:
                           00061A  1950 	Sstm8s_tim1$TIM1_BDTRConfig$364 ==.
                                   1951 ; skipping generated iCode
                                   1952 ; genIfx
      00B265 0D 04            [ 1] 1953 	tnz	(0x04, sp)
      00B267 26 03            [ 1] 1954 	jrne	00197$
      00B269 CC B2 7B         [ 2] 1955 	jp	00104$
      00B26C                       1956 00197$:
                                   1957 ; skipping iCode since result will be rematerialized
                                   1958 ; skipping iCode since result will be rematerialized
                                   1959 ; genIPush
      00B26C 4B 8C            [ 1] 1960 	push	#0x8c
                           000623  1961 	Sstm8s_tim1$TIM1_BDTRConfig$365 ==.
      00B26E 4B 01            [ 1] 1962 	push	#0x01
                           000625  1963 	Sstm8s_tim1$TIM1_BDTRConfig$366 ==.
      00B270 5F               [ 1] 1964 	clrw	x
      00B271 89               [ 2] 1965 	pushw	x
                           000627  1966 	Sstm8s_tim1$TIM1_BDTRConfig$367 ==.
                                   1967 ; genIPush
      00B272 4B 2C            [ 1] 1968 	push	#<(___str_0+0)
                           000629  1969 	Sstm8s_tim1$TIM1_BDTRConfig$368 ==.
      00B274 4B 81            [ 1] 1970 	push	#((___str_0+0) >> 8)
                           00062B  1971 	Sstm8s_tim1$TIM1_BDTRConfig$369 ==.
                                   1972 ; genCall
      00B276 CD 84 D7         [ 4] 1973 	call	_assert_failed
      00B279 5B 06            [ 2] 1974 	addw	sp, #6
                           000630  1975 	Sstm8s_tim1$TIM1_BDTRConfig$370 ==.
                                   1976 ; genLabel
      00B27B                       1977 00104$:
                           000630  1978 	Sstm8s_tim1$TIM1_BDTRConfig$371 ==.
                                   1979 ;	../SPL/src/stm8s_tim1.c: 397: assert_param(IS_TIM1_LOCK_LEVEL_OK(TIM1_LockLevel));
                                   1980 ; genIfx
      00B27B 0D 05            [ 1] 1981 	tnz	(0x05, sp)
      00B27D 26 03            [ 1] 1982 	jrne	00198$
      00B27F CC B2 AB         [ 2] 1983 	jp	00109$
      00B282                       1984 00198$:
                                   1985 ; genCmpEQorNE
      00B282 7B 05            [ 1] 1986 	ld	a, (0x05, sp)
      00B284 4A               [ 1] 1987 	dec	a
      00B285 26 03            [ 1] 1988 	jrne	00200$
      00B287 CC B2 AB         [ 2] 1989 	jp	00109$
      00B28A                       1990 00200$:
                           00063F  1991 	Sstm8s_tim1$TIM1_BDTRConfig$372 ==.
                                   1992 ; skipping generated iCode
                                   1993 ; genCmpEQorNE
      00B28A 7B 05            [ 1] 1994 	ld	a, (0x05, sp)
      00B28C A1 02            [ 1] 1995 	cp	a, #0x02
      00B28E 26 03            [ 1] 1996 	jrne	00203$
      00B290 CC B2 AB         [ 2] 1997 	jp	00109$
      00B293                       1998 00203$:
                           000648  1999 	Sstm8s_tim1$TIM1_BDTRConfig$373 ==.
                                   2000 ; skipping generated iCode
                                   2001 ; genCmpEQorNE
      00B293 7B 05            [ 1] 2002 	ld	a, (0x05, sp)
      00B295 A1 03            [ 1] 2003 	cp	a, #0x03
      00B297 26 03            [ 1] 2004 	jrne	00206$
      00B299 CC B2 AB         [ 2] 2005 	jp	00109$
      00B29C                       2006 00206$:
                           000651  2007 	Sstm8s_tim1$TIM1_BDTRConfig$374 ==.
                                   2008 ; skipping generated iCode
                                   2009 ; skipping iCode since result will be rematerialized
                                   2010 ; skipping iCode since result will be rematerialized
                                   2011 ; genIPush
      00B29C 4B 8D            [ 1] 2012 	push	#0x8d
                           000653  2013 	Sstm8s_tim1$TIM1_BDTRConfig$375 ==.
      00B29E 4B 01            [ 1] 2014 	push	#0x01
                           000655  2015 	Sstm8s_tim1$TIM1_BDTRConfig$376 ==.
      00B2A0 5F               [ 1] 2016 	clrw	x
      00B2A1 89               [ 2] 2017 	pushw	x
                           000657  2018 	Sstm8s_tim1$TIM1_BDTRConfig$377 ==.
                                   2019 ; genIPush
      00B2A2 4B 2C            [ 1] 2020 	push	#<(___str_0+0)
                           000659  2021 	Sstm8s_tim1$TIM1_BDTRConfig$378 ==.
      00B2A4 4B 81            [ 1] 2022 	push	#((___str_0+0) >> 8)
                           00065B  2023 	Sstm8s_tim1$TIM1_BDTRConfig$379 ==.
                                   2024 ; genCall
      00B2A6 CD 84 D7         [ 4] 2025 	call	_assert_failed
      00B2A9 5B 06            [ 2] 2026 	addw	sp, #6
                           000660  2027 	Sstm8s_tim1$TIM1_BDTRConfig$380 ==.
                                   2028 ; genLabel
      00B2AB                       2029 00109$:
                           000660  2030 	Sstm8s_tim1$TIM1_BDTRConfig$381 ==.
                                   2031 ;	../SPL/src/stm8s_tim1.c: 398: assert_param(IS_TIM1_BREAK_STATE_OK(TIM1_Break));
                                   2032 ; genCmpEQorNE
      00B2AB 7B 07            [ 1] 2033 	ld	a, (0x07, sp)
      00B2AD A1 10            [ 1] 2034 	cp	a, #0x10
      00B2AF 26 03            [ 1] 2035 	jrne	00209$
      00B2B1 CC B2 CA         [ 2] 2036 	jp	00120$
      00B2B4                       2037 00209$:
                           000669  2038 	Sstm8s_tim1$TIM1_BDTRConfig$382 ==.
                                   2039 ; skipping generated iCode
                                   2040 ; genIfx
      00B2B4 0D 07            [ 1] 2041 	tnz	(0x07, sp)
      00B2B6 26 03            [ 1] 2042 	jrne	00211$
      00B2B8 CC B2 CA         [ 2] 2043 	jp	00120$
      00B2BB                       2044 00211$:
                                   2045 ; skipping iCode since result will be rematerialized
                                   2046 ; skipping iCode since result will be rematerialized
                                   2047 ; genIPush
      00B2BB 4B 8E            [ 1] 2048 	push	#0x8e
                           000672  2049 	Sstm8s_tim1$TIM1_BDTRConfig$383 ==.
      00B2BD 4B 01            [ 1] 2050 	push	#0x01
                           000674  2051 	Sstm8s_tim1$TIM1_BDTRConfig$384 ==.
      00B2BF 5F               [ 1] 2052 	clrw	x
      00B2C0 89               [ 2] 2053 	pushw	x
                           000676  2054 	Sstm8s_tim1$TIM1_BDTRConfig$385 ==.
                                   2055 ; genIPush
      00B2C1 4B 2C            [ 1] 2056 	push	#<(___str_0+0)
                           000678  2057 	Sstm8s_tim1$TIM1_BDTRConfig$386 ==.
      00B2C3 4B 81            [ 1] 2058 	push	#((___str_0+0) >> 8)
                           00067A  2059 	Sstm8s_tim1$TIM1_BDTRConfig$387 ==.
                                   2060 ; genCall
      00B2C5 CD 84 D7         [ 4] 2061 	call	_assert_failed
      00B2C8 5B 06            [ 2] 2062 	addw	sp, #6
                           00067F  2063 	Sstm8s_tim1$TIM1_BDTRConfig$388 ==.
                                   2064 ; genLabel
      00B2CA                       2065 00120$:
                           00067F  2066 	Sstm8s_tim1$TIM1_BDTRConfig$389 ==.
                                   2067 ;	../SPL/src/stm8s_tim1.c: 399: assert_param(IS_TIM1_BREAK_POLARITY_OK(TIM1_BreakPolarity));
                                   2068 ; genIfx
      00B2CA 0D 08            [ 1] 2069 	tnz	(0x08, sp)
      00B2CC 26 03            [ 1] 2070 	jrne	00212$
      00B2CE CC B2 E9         [ 2] 2071 	jp	00125$
      00B2D1                       2072 00212$:
                                   2073 ; genCmpEQorNE
      00B2D1 7B 08            [ 1] 2074 	ld	a, (0x08, sp)
      00B2D3 A1 20            [ 1] 2075 	cp	a, #0x20
      00B2D5 26 03            [ 1] 2076 	jrne	00214$
      00B2D7 CC B2 E9         [ 2] 2077 	jp	00125$
      00B2DA                       2078 00214$:
                           00068F  2079 	Sstm8s_tim1$TIM1_BDTRConfig$390 ==.
                                   2080 ; skipping generated iCode
                                   2081 ; skipping iCode since result will be rematerialized
                                   2082 ; skipping iCode since result will be rematerialized
                                   2083 ; genIPush
      00B2DA 4B 8F            [ 1] 2084 	push	#0x8f
                           000691  2085 	Sstm8s_tim1$TIM1_BDTRConfig$391 ==.
      00B2DC 4B 01            [ 1] 2086 	push	#0x01
                           000693  2087 	Sstm8s_tim1$TIM1_BDTRConfig$392 ==.
      00B2DE 5F               [ 1] 2088 	clrw	x
      00B2DF 89               [ 2] 2089 	pushw	x
                           000695  2090 	Sstm8s_tim1$TIM1_BDTRConfig$393 ==.
                                   2091 ; genIPush
      00B2E0 4B 2C            [ 1] 2092 	push	#<(___str_0+0)
                           000697  2093 	Sstm8s_tim1$TIM1_BDTRConfig$394 ==.
      00B2E2 4B 81            [ 1] 2094 	push	#((___str_0+0) >> 8)
                           000699  2095 	Sstm8s_tim1$TIM1_BDTRConfig$395 ==.
                                   2096 ; genCall
      00B2E4 CD 84 D7         [ 4] 2097 	call	_assert_failed
      00B2E7 5B 06            [ 2] 2098 	addw	sp, #6
                           00069E  2099 	Sstm8s_tim1$TIM1_BDTRConfig$396 ==.
                                   2100 ; genLabel
      00B2E9                       2101 00125$:
                           00069E  2102 	Sstm8s_tim1$TIM1_BDTRConfig$397 ==.
                                   2103 ;	../SPL/src/stm8s_tim1.c: 400: assert_param(IS_TIM1_AUTOMATIC_OUTPUT_STATE_OK(TIM1_AutomaticOutput));
                                   2104 ; genCmpEQorNE
      00B2E9 7B 09            [ 1] 2105 	ld	a, (0x09, sp)
      00B2EB A1 40            [ 1] 2106 	cp	a, #0x40
      00B2ED 26 03            [ 1] 2107 	jrne	00217$
      00B2EF CC B3 08         [ 2] 2108 	jp	00130$
      00B2F2                       2109 00217$:
                           0006A7  2110 	Sstm8s_tim1$TIM1_BDTRConfig$398 ==.
                                   2111 ; skipping generated iCode
                                   2112 ; genIfx
      00B2F2 0D 09            [ 1] 2113 	tnz	(0x09, sp)
      00B2F4 26 03            [ 1] 2114 	jrne	00219$
      00B2F6 CC B3 08         [ 2] 2115 	jp	00130$
      00B2F9                       2116 00219$:
                                   2117 ; skipping iCode since result will be rematerialized
                                   2118 ; skipping iCode since result will be rematerialized
                                   2119 ; genIPush
      00B2F9 4B 90            [ 1] 2120 	push	#0x90
                           0006B0  2121 	Sstm8s_tim1$TIM1_BDTRConfig$399 ==.
      00B2FB 4B 01            [ 1] 2122 	push	#0x01
                           0006B2  2123 	Sstm8s_tim1$TIM1_BDTRConfig$400 ==.
      00B2FD 5F               [ 1] 2124 	clrw	x
      00B2FE 89               [ 2] 2125 	pushw	x
                           0006B4  2126 	Sstm8s_tim1$TIM1_BDTRConfig$401 ==.
                                   2127 ; genIPush
      00B2FF 4B 2C            [ 1] 2128 	push	#<(___str_0+0)
                           0006B6  2129 	Sstm8s_tim1$TIM1_BDTRConfig$402 ==.
      00B301 4B 81            [ 1] 2130 	push	#((___str_0+0) >> 8)
                           0006B8  2131 	Sstm8s_tim1$TIM1_BDTRConfig$403 ==.
                                   2132 ; genCall
      00B303 CD 84 D7         [ 4] 2133 	call	_assert_failed
      00B306 5B 06            [ 2] 2134 	addw	sp, #6
                           0006BD  2135 	Sstm8s_tim1$TIM1_BDTRConfig$404 ==.
                                   2136 ; genLabel
      00B308                       2137 00130$:
                           0006BD  2138 	Sstm8s_tim1$TIM1_BDTRConfig$405 ==.
                                   2139 ;	../SPL/src/stm8s_tim1.c: 402: TIM1->DTR = (uint8_t)(TIM1_DeadTime);
                                   2140 ; genPointerSet
      00B308 AE 52 6E         [ 2] 2141 	ldw	x, #0x526e
      00B30B 7B 06            [ 1] 2142 	ld	a, (0x06, sp)
      00B30D F7               [ 1] 2143 	ld	(x), a
                           0006C3  2144 	Sstm8s_tim1$TIM1_BDTRConfig$406 ==.
                                   2145 ;	../SPL/src/stm8s_tim1.c: 406: TIM1->BKR  =  (uint8_t)((uint8_t)(TIM1_OSSIState | (uint8_t)TIM1_LockLevel)  | 
                                   2146 ; genOr
      00B30E 7B 04            [ 1] 2147 	ld	a, (0x04, sp)
      00B310 1A 05            [ 1] 2148 	or	a, (0x05, sp)
      00B312 6B 01            [ 1] 2149 	ld	(0x01, sp), a
                           0006C9  2150 	Sstm8s_tim1$TIM1_BDTRConfig$407 ==.
                                   2151 ;	../SPL/src/stm8s_tim1.c: 407: (uint8_t)((uint8_t)(TIM1_Break | (uint8_t)TIM1_BreakPolarity)  | 
                                   2152 ; genOr
      00B314 7B 07            [ 1] 2153 	ld	a, (0x07, sp)
      00B316 1A 08            [ 1] 2154 	or	a, (0x08, sp)
                           0006CD  2155 	Sstm8s_tim1$TIM1_BDTRConfig$408 ==.
                                   2156 ;	../SPL/src/stm8s_tim1.c: 408: (uint8_t)TIM1_AutomaticOutput));
                                   2157 ; genOr
      00B318 1A 09            [ 1] 2158 	or	a, (0x09, sp)
                                   2159 ; genOr
      00B31A 1A 01            [ 1] 2160 	or	a, (0x01, sp)
                                   2161 ; genPointerSet
      00B31C C7 52 6D         [ 1] 2162 	ld	0x526d, a
                                   2163 ; genLabel
      00B31F                       2164 00101$:
                           0006D4  2165 	Sstm8s_tim1$TIM1_BDTRConfig$409 ==.
                                   2166 ;	../SPL/src/stm8s_tim1.c: 409: }
                                   2167 ; genEndFunction
      00B31F 84               [ 1] 2168 	pop	a
                           0006D5  2169 	Sstm8s_tim1$TIM1_BDTRConfig$410 ==.
                           0006D5  2170 	Sstm8s_tim1$TIM1_BDTRConfig$411 ==.
                           0006D5  2171 	XG$TIM1_BDTRConfig$0$0 ==.
      00B320 81               [ 4] 2172 	ret
                           0006D6  2173 	Sstm8s_tim1$TIM1_BDTRConfig$412 ==.
                           0006D6  2174 	Sstm8s_tim1$TIM1_ICInit$413 ==.
                                   2175 ;	../SPL/src/stm8s_tim1.c: 423: void TIM1_ICInit(TIM1_Channel_TypeDef TIM1_Channel,
                                   2176 ; genLabel
                                   2177 ;	-----------------------------------------
                                   2178 ;	 function TIM1_ICInit
                                   2179 ;	-----------------------------------------
                                   2180 ;	Register assignment might be sub-optimal.
                                   2181 ;	Stack space usage: 2 bytes.
      00B321                       2182 _TIM1_ICInit:
                           0006D6  2183 	Sstm8s_tim1$TIM1_ICInit$414 ==.
      00B321 89               [ 2] 2184 	pushw	x
                           0006D7  2185 	Sstm8s_tim1$TIM1_ICInit$415 ==.
                           0006D7  2186 	Sstm8s_tim1$TIM1_ICInit$416 ==.
                                   2187 ;	../SPL/src/stm8s_tim1.c: 430: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   2188 ; genCmpEQorNE
      00B322 7B 05            [ 1] 2189 	ld	a, (0x05, sp)
      00B324 4A               [ 1] 2190 	dec	a
      00B325 26 07            [ 1] 2191 	jrne	00235$
      00B327 A6 01            [ 1] 2192 	ld	a, #0x01
      00B329 6B 01            [ 1] 2193 	ld	(0x01, sp), a
      00B32B CC B3 30         [ 2] 2194 	jp	00236$
      00B32E                       2195 00235$:
      00B32E 0F 01            [ 1] 2196 	clr	(0x01, sp)
      00B330                       2197 00236$:
                           0006E5  2198 	Sstm8s_tim1$TIM1_ICInit$417 ==.
                                   2199 ; genCmpEQorNE
      00B330 7B 05            [ 1] 2200 	ld	a, (0x05, sp)
      00B332 A1 02            [ 1] 2201 	cp	a, #0x02
      00B334 26 07            [ 1] 2202 	jrne	00238$
      00B336 A6 01            [ 1] 2203 	ld	a, #0x01
      00B338 6B 02            [ 1] 2204 	ld	(0x02, sp), a
      00B33A CC B3 3F         [ 2] 2205 	jp	00239$
      00B33D                       2206 00238$:
      00B33D 0F 02            [ 1] 2207 	clr	(0x02, sp)
      00B33F                       2208 00239$:
                           0006F4  2209 	Sstm8s_tim1$TIM1_ICInit$418 ==.
                                   2210 ; genIfx
      00B33F 0D 05            [ 1] 2211 	tnz	(0x05, sp)
      00B341 26 03            [ 1] 2212 	jrne	00240$
      00B343 CC B3 6C         [ 2] 2213 	jp	00113$
      00B346                       2214 00240$:
                                   2215 ; genIfx
      00B346 0D 01            [ 1] 2216 	tnz	(0x01, sp)
      00B348 27 03            [ 1] 2217 	jreq	00241$
      00B34A CC B3 6C         [ 2] 2218 	jp	00113$
      00B34D                       2219 00241$:
                                   2220 ; genIfx
      00B34D 0D 02            [ 1] 2221 	tnz	(0x02, sp)
      00B34F 27 03            [ 1] 2222 	jreq	00242$
      00B351 CC B3 6C         [ 2] 2223 	jp	00113$
      00B354                       2224 00242$:
                                   2225 ; genCmpEQorNE
      00B354 7B 05            [ 1] 2226 	ld	a, (0x05, sp)
      00B356 A1 03            [ 1] 2227 	cp	a, #0x03
      00B358 26 03            [ 1] 2228 	jrne	00244$
      00B35A CC B3 6C         [ 2] 2229 	jp	00113$
      00B35D                       2230 00244$:
                           000712  2231 	Sstm8s_tim1$TIM1_ICInit$419 ==.
                                   2232 ; skipping generated iCode
                                   2233 ; skipping iCode since result will be rematerialized
                                   2234 ; skipping iCode since result will be rematerialized
                                   2235 ; genIPush
      00B35D 4B AE            [ 1] 2236 	push	#0xae
                           000714  2237 	Sstm8s_tim1$TIM1_ICInit$420 ==.
      00B35F 4B 01            [ 1] 2238 	push	#0x01
                           000716  2239 	Sstm8s_tim1$TIM1_ICInit$421 ==.
      00B361 5F               [ 1] 2240 	clrw	x
      00B362 89               [ 2] 2241 	pushw	x
                           000718  2242 	Sstm8s_tim1$TIM1_ICInit$422 ==.
                                   2243 ; genIPush
      00B363 4B 2C            [ 1] 2244 	push	#<(___str_0+0)
                           00071A  2245 	Sstm8s_tim1$TIM1_ICInit$423 ==.
      00B365 4B 81            [ 1] 2246 	push	#((___str_0+0) >> 8)
                           00071C  2247 	Sstm8s_tim1$TIM1_ICInit$424 ==.
                                   2248 ; genCall
      00B367 CD 84 D7         [ 4] 2249 	call	_assert_failed
      00B36A 5B 06            [ 2] 2250 	addw	sp, #6
                           000721  2251 	Sstm8s_tim1$TIM1_ICInit$425 ==.
                                   2252 ; genLabel
      00B36C                       2253 00113$:
                           000721  2254 	Sstm8s_tim1$TIM1_ICInit$426 ==.
                                   2255 ;	../SPL/src/stm8s_tim1.c: 431: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   2256 ; genIfx
      00B36C 0D 06            [ 1] 2257 	tnz	(0x06, sp)
      00B36E 26 03            [ 1] 2258 	jrne	00246$
      00B370 CC B3 8A         [ 2] 2259 	jp	00124$
      00B373                       2260 00246$:
                                   2261 ; genCmpEQorNE
      00B373 7B 06            [ 1] 2262 	ld	a, (0x06, sp)
      00B375 4A               [ 1] 2263 	dec	a
      00B376 26 03            [ 1] 2264 	jrne	00248$
      00B378 CC B3 8A         [ 2] 2265 	jp	00124$
      00B37B                       2266 00248$:
                           000730  2267 	Sstm8s_tim1$TIM1_ICInit$427 ==.
                                   2268 ; skipping generated iCode
                                   2269 ; skipping iCode since result will be rematerialized
                                   2270 ; skipping iCode since result will be rematerialized
                                   2271 ; genIPush
      00B37B 4B AF            [ 1] 2272 	push	#0xaf
                           000732  2273 	Sstm8s_tim1$TIM1_ICInit$428 ==.
      00B37D 4B 01            [ 1] 2274 	push	#0x01
                           000734  2275 	Sstm8s_tim1$TIM1_ICInit$429 ==.
      00B37F 5F               [ 1] 2276 	clrw	x
      00B380 89               [ 2] 2277 	pushw	x
                           000736  2278 	Sstm8s_tim1$TIM1_ICInit$430 ==.
                                   2279 ; genIPush
      00B381 4B 2C            [ 1] 2280 	push	#<(___str_0+0)
                           000738  2281 	Sstm8s_tim1$TIM1_ICInit$431 ==.
      00B383 4B 81            [ 1] 2282 	push	#((___str_0+0) >> 8)
                           00073A  2283 	Sstm8s_tim1$TIM1_ICInit$432 ==.
                                   2284 ; genCall
      00B385 CD 84 D7         [ 4] 2285 	call	_assert_failed
      00B388 5B 06            [ 2] 2286 	addw	sp, #6
                           00073F  2287 	Sstm8s_tim1$TIM1_ICInit$433 ==.
                                   2288 ; genLabel
      00B38A                       2289 00124$:
                           00073F  2290 	Sstm8s_tim1$TIM1_ICInit$434 ==.
                                   2291 ;	../SPL/src/stm8s_tim1.c: 432: assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection));
                                   2292 ; genCmpEQorNE
      00B38A 7B 07            [ 1] 2293 	ld	a, (0x07, sp)
      00B38C 4A               [ 1] 2294 	dec	a
      00B38D 26 03            [ 1] 2295 	jrne	00251$
      00B38F CC B3 B3         [ 2] 2296 	jp	00129$
      00B392                       2297 00251$:
                           000747  2298 	Sstm8s_tim1$TIM1_ICInit$435 ==.
                                   2299 ; skipping generated iCode
                                   2300 ; genCmpEQorNE
      00B392 7B 07            [ 1] 2301 	ld	a, (0x07, sp)
      00B394 A1 02            [ 1] 2302 	cp	a, #0x02
      00B396 26 03            [ 1] 2303 	jrne	00254$
      00B398 CC B3 B3         [ 2] 2304 	jp	00129$
      00B39B                       2305 00254$:
                           000750  2306 	Sstm8s_tim1$TIM1_ICInit$436 ==.
                                   2307 ; skipping generated iCode
                                   2308 ; genCmpEQorNE
      00B39B 7B 07            [ 1] 2309 	ld	a, (0x07, sp)
      00B39D A1 03            [ 1] 2310 	cp	a, #0x03
      00B39F 26 03            [ 1] 2311 	jrne	00257$
      00B3A1 CC B3 B3         [ 2] 2312 	jp	00129$
      00B3A4                       2313 00257$:
                           000759  2314 	Sstm8s_tim1$TIM1_ICInit$437 ==.
                                   2315 ; skipping generated iCode
                                   2316 ; skipping iCode since result will be rematerialized
                                   2317 ; skipping iCode since result will be rematerialized
                                   2318 ; genIPush
      00B3A4 4B B0            [ 1] 2319 	push	#0xb0
                           00075B  2320 	Sstm8s_tim1$TIM1_ICInit$438 ==.
      00B3A6 4B 01            [ 1] 2321 	push	#0x01
                           00075D  2322 	Sstm8s_tim1$TIM1_ICInit$439 ==.
      00B3A8 5F               [ 1] 2323 	clrw	x
      00B3A9 89               [ 2] 2324 	pushw	x
                           00075F  2325 	Sstm8s_tim1$TIM1_ICInit$440 ==.
                                   2326 ; genIPush
      00B3AA 4B 2C            [ 1] 2327 	push	#<(___str_0+0)
                           000761  2328 	Sstm8s_tim1$TIM1_ICInit$441 ==.
      00B3AC 4B 81            [ 1] 2329 	push	#((___str_0+0) >> 8)
                           000763  2330 	Sstm8s_tim1$TIM1_ICInit$442 ==.
                                   2331 ; genCall
      00B3AE CD 84 D7         [ 4] 2332 	call	_assert_failed
      00B3B1 5B 06            [ 2] 2333 	addw	sp, #6
                           000768  2334 	Sstm8s_tim1$TIM1_ICInit$443 ==.
                                   2335 ; genLabel
      00B3B3                       2336 00129$:
                           000768  2337 	Sstm8s_tim1$TIM1_ICInit$444 ==.
                                   2338 ;	../SPL/src/stm8s_tim1.c: 433: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler));
                                   2339 ; genIfx
      00B3B3 0D 08            [ 1] 2340 	tnz	(0x08, sp)
      00B3B5 26 03            [ 1] 2341 	jrne	00259$
      00B3B7 CC B3 E4         [ 2] 2342 	jp	00137$
      00B3BA                       2343 00259$:
                                   2344 ; genCmpEQorNE
      00B3BA 7B 08            [ 1] 2345 	ld	a, (0x08, sp)
      00B3BC A1 04            [ 1] 2346 	cp	a, #0x04
      00B3BE 26 03            [ 1] 2347 	jrne	00261$
      00B3C0 CC B3 E4         [ 2] 2348 	jp	00137$
      00B3C3                       2349 00261$:
                           000778  2350 	Sstm8s_tim1$TIM1_ICInit$445 ==.
                                   2351 ; skipping generated iCode
                                   2352 ; genCmpEQorNE
      00B3C3 7B 08            [ 1] 2353 	ld	a, (0x08, sp)
      00B3C5 A1 08            [ 1] 2354 	cp	a, #0x08
      00B3C7 26 03            [ 1] 2355 	jrne	00264$
      00B3C9 CC B3 E4         [ 2] 2356 	jp	00137$
      00B3CC                       2357 00264$:
                           000781  2358 	Sstm8s_tim1$TIM1_ICInit$446 ==.
                                   2359 ; skipping generated iCode
                                   2360 ; genCmpEQorNE
      00B3CC 7B 08            [ 1] 2361 	ld	a, (0x08, sp)
      00B3CE A1 0C            [ 1] 2362 	cp	a, #0x0c
      00B3D0 26 03            [ 1] 2363 	jrne	00267$
      00B3D2 CC B3 E4         [ 2] 2364 	jp	00137$
      00B3D5                       2365 00267$:
                           00078A  2366 	Sstm8s_tim1$TIM1_ICInit$447 ==.
                                   2367 ; skipping generated iCode
                                   2368 ; skipping iCode since result will be rematerialized
                                   2369 ; skipping iCode since result will be rematerialized
                                   2370 ; genIPush
      00B3D5 4B B1            [ 1] 2371 	push	#0xb1
                           00078C  2372 	Sstm8s_tim1$TIM1_ICInit$448 ==.
      00B3D7 4B 01            [ 1] 2373 	push	#0x01
                           00078E  2374 	Sstm8s_tim1$TIM1_ICInit$449 ==.
      00B3D9 5F               [ 1] 2375 	clrw	x
      00B3DA 89               [ 2] 2376 	pushw	x
                           000790  2377 	Sstm8s_tim1$TIM1_ICInit$450 ==.
                                   2378 ; genIPush
      00B3DB 4B 2C            [ 1] 2379 	push	#<(___str_0+0)
                           000792  2380 	Sstm8s_tim1$TIM1_ICInit$451 ==.
      00B3DD 4B 81            [ 1] 2381 	push	#((___str_0+0) >> 8)
                           000794  2382 	Sstm8s_tim1$TIM1_ICInit$452 ==.
                                   2383 ; genCall
      00B3DF CD 84 D7         [ 4] 2384 	call	_assert_failed
      00B3E2 5B 06            [ 2] 2385 	addw	sp, #6
                           000799  2386 	Sstm8s_tim1$TIM1_ICInit$453 ==.
                                   2387 ; genLabel
      00B3E4                       2388 00137$:
                           000799  2389 	Sstm8s_tim1$TIM1_ICInit$454 ==.
                                   2390 ;	../SPL/src/stm8s_tim1.c: 434: assert_param(IS_TIM1_IC_FILTER_OK(TIM1_ICFilter));
                                   2391 ; genCmp
                                   2392 ; genCmpTop
      00B3E4 7B 09            [ 1] 2393 	ld	a, (0x09, sp)
      00B3E6 A1 0F            [ 1] 2394 	cp	a, #0x0f
      00B3E8 22 03            [ 1] 2395 	jrugt	00269$
      00B3EA CC B3 FC         [ 2] 2396 	jp	00148$
      00B3ED                       2397 00269$:
                                   2398 ; skipping generated iCode
                                   2399 ; skipping iCode since result will be rematerialized
                                   2400 ; skipping iCode since result will be rematerialized
                                   2401 ; genIPush
      00B3ED 4B B2            [ 1] 2402 	push	#0xb2
                           0007A4  2403 	Sstm8s_tim1$TIM1_ICInit$455 ==.
      00B3EF 4B 01            [ 1] 2404 	push	#0x01
                           0007A6  2405 	Sstm8s_tim1$TIM1_ICInit$456 ==.
      00B3F1 5F               [ 1] 2406 	clrw	x
      00B3F2 89               [ 2] 2407 	pushw	x
                           0007A8  2408 	Sstm8s_tim1$TIM1_ICInit$457 ==.
                                   2409 ; genIPush
      00B3F3 4B 2C            [ 1] 2410 	push	#<(___str_0+0)
                           0007AA  2411 	Sstm8s_tim1$TIM1_ICInit$458 ==.
      00B3F5 4B 81            [ 1] 2412 	push	#((___str_0+0) >> 8)
                           0007AC  2413 	Sstm8s_tim1$TIM1_ICInit$459 ==.
                                   2414 ; genCall
      00B3F7 CD 84 D7         [ 4] 2415 	call	_assert_failed
      00B3FA 5B 06            [ 2] 2416 	addw	sp, #6
                           0007B1  2417 	Sstm8s_tim1$TIM1_ICInit$460 ==.
                                   2418 ; genLabel
      00B3FC                       2419 00148$:
                           0007B1  2420 	Sstm8s_tim1$TIM1_ICInit$461 ==.
                                   2421 ;	../SPL/src/stm8s_tim1.c: 436: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   2422 ; genIfx
      00B3FC 0D 05            [ 1] 2423 	tnz	(0x05, sp)
      00B3FE 27 03            [ 1] 2424 	jreq	00270$
      00B400 CC B4 1B         [ 2] 2425 	jp	00108$
      00B403                       2426 00270$:
                           0007B8  2427 	Sstm8s_tim1$TIM1_ICInit$462 ==.
                           0007B8  2428 	Sstm8s_tim1$TIM1_ICInit$463 ==.
                                   2429 ;	../SPL/src/stm8s_tim1.c: 439: TI1_Config((uint8_t)TIM1_ICPolarity,
                                   2430 ; genIPush
      00B403 7B 09            [ 1] 2431 	ld	a, (0x09, sp)
      00B405 88               [ 1] 2432 	push	a
                           0007BB  2433 	Sstm8s_tim1$TIM1_ICInit$464 ==.
                                   2434 ; genIPush
      00B406 7B 08            [ 1] 2435 	ld	a, (0x08, sp)
      00B408 88               [ 1] 2436 	push	a
                           0007BE  2437 	Sstm8s_tim1$TIM1_ICInit$465 ==.
                                   2438 ; genIPush
      00B409 7B 08            [ 1] 2439 	ld	a, (0x08, sp)
      00B40B 88               [ 1] 2440 	push	a
                           0007C1  2441 	Sstm8s_tim1$TIM1_ICInit$466 ==.
                                   2442 ; genCall
      00B40C CD C5 9F         [ 4] 2443 	call	_TI1_Config
      00B40F 5B 03            [ 2] 2444 	addw	sp, #3
                           0007C6  2445 	Sstm8s_tim1$TIM1_ICInit$467 ==.
                           0007C6  2446 	Sstm8s_tim1$TIM1_ICInit$468 ==.
                                   2447 ;	../SPL/src/stm8s_tim1.c: 443: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2448 ; genIPush
      00B411 7B 08            [ 1] 2449 	ld	a, (0x08, sp)
      00B413 88               [ 1] 2450 	push	a
                           0007C9  2451 	Sstm8s_tim1$TIM1_ICInit$469 ==.
                                   2452 ; genCall
      00B414 CD C2 B0         [ 4] 2453 	call	_TIM1_SetIC1Prescaler
      00B417 84               [ 1] 2454 	pop	a
                           0007CD  2455 	Sstm8s_tim1$TIM1_ICInit$470 ==.
                           0007CD  2456 	Sstm8s_tim1$TIM1_ICInit$471 ==.
                                   2457 ; genGoto
      00B418 CC B4 70         [ 2] 2458 	jp	00110$
                                   2459 ; genLabel
      00B41B                       2460 00108$:
                           0007D0  2461 	Sstm8s_tim1$TIM1_ICInit$472 ==.
                                   2462 ;	../SPL/src/stm8s_tim1.c: 445: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   2463 ; genAssign
      00B41B 7B 01            [ 1] 2464 	ld	a, (0x01, sp)
                                   2465 ; genIfx
      00B41D 4D               [ 1] 2466 	tnz	a
      00B41E 26 03            [ 1] 2467 	jrne	00271$
      00B420 CC B4 3B         [ 2] 2468 	jp	00105$
      00B423                       2469 00271$:
                           0007D8  2470 	Sstm8s_tim1$TIM1_ICInit$473 ==.
                           0007D8  2471 	Sstm8s_tim1$TIM1_ICInit$474 ==.
                                   2472 ;	../SPL/src/stm8s_tim1.c: 448: TI2_Config((uint8_t)TIM1_ICPolarity,
                                   2473 ; genIPush
      00B423 7B 09            [ 1] 2474 	ld	a, (0x09, sp)
      00B425 88               [ 1] 2475 	push	a
                           0007DB  2476 	Sstm8s_tim1$TIM1_ICInit$475 ==.
                                   2477 ; genIPush
      00B426 7B 08            [ 1] 2478 	ld	a, (0x08, sp)
      00B428 88               [ 1] 2479 	push	a
                           0007DE  2480 	Sstm8s_tim1$TIM1_ICInit$476 ==.
                                   2481 ; genIPush
      00B429 7B 08            [ 1] 2482 	ld	a, (0x08, sp)
      00B42B 88               [ 1] 2483 	push	a
                           0007E1  2484 	Sstm8s_tim1$TIM1_ICInit$477 ==.
                                   2485 ; genCall
      00B42C CD C5 DC         [ 4] 2486 	call	_TI2_Config
      00B42F 5B 03            [ 2] 2487 	addw	sp, #3
                           0007E6  2488 	Sstm8s_tim1$TIM1_ICInit$478 ==.
                           0007E6  2489 	Sstm8s_tim1$TIM1_ICInit$479 ==.
                                   2490 ;	../SPL/src/stm8s_tim1.c: 452: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2491 ; genIPush
      00B431 7B 08            [ 1] 2492 	ld	a, (0x08, sp)
      00B433 88               [ 1] 2493 	push	a
                           0007E9  2494 	Sstm8s_tim1$TIM1_ICInit$480 ==.
                                   2495 ; genCall
      00B434 CD C2 EC         [ 4] 2496 	call	_TIM1_SetIC2Prescaler
      00B437 84               [ 1] 2497 	pop	a
                           0007ED  2498 	Sstm8s_tim1$TIM1_ICInit$481 ==.
                           0007ED  2499 	Sstm8s_tim1$TIM1_ICInit$482 ==.
                                   2500 ; genGoto
      00B438 CC B4 70         [ 2] 2501 	jp	00110$
                                   2502 ; genLabel
      00B43B                       2503 00105$:
                           0007F0  2504 	Sstm8s_tim1$TIM1_ICInit$483 ==.
                                   2505 ;	../SPL/src/stm8s_tim1.c: 454: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   2506 ; genAssign
      00B43B 7B 02            [ 1] 2507 	ld	a, (0x02, sp)
                                   2508 ; genIfx
      00B43D 4D               [ 1] 2509 	tnz	a
      00B43E 26 03            [ 1] 2510 	jrne	00272$
      00B440 CC B4 5B         [ 2] 2511 	jp	00102$
      00B443                       2512 00272$:
                           0007F8  2513 	Sstm8s_tim1$TIM1_ICInit$484 ==.
                           0007F8  2514 	Sstm8s_tim1$TIM1_ICInit$485 ==.
                                   2515 ;	../SPL/src/stm8s_tim1.c: 457: TI3_Config((uint8_t)TIM1_ICPolarity,
                                   2516 ; genIPush
      00B443 7B 09            [ 1] 2517 	ld	a, (0x09, sp)
      00B445 88               [ 1] 2518 	push	a
                           0007FB  2519 	Sstm8s_tim1$TIM1_ICInit$486 ==.
                                   2520 ; genIPush
      00B446 7B 08            [ 1] 2521 	ld	a, (0x08, sp)
      00B448 88               [ 1] 2522 	push	a
                           0007FE  2523 	Sstm8s_tim1$TIM1_ICInit$487 ==.
                                   2524 ; genIPush
      00B449 7B 08            [ 1] 2525 	ld	a, (0x08, sp)
      00B44B 88               [ 1] 2526 	push	a
                           000801  2527 	Sstm8s_tim1$TIM1_ICInit$488 ==.
                                   2528 ; genCall
      00B44C CD C6 19         [ 4] 2529 	call	_TI3_Config
      00B44F 5B 03            [ 2] 2530 	addw	sp, #3
                           000806  2531 	Sstm8s_tim1$TIM1_ICInit$489 ==.
                           000806  2532 	Sstm8s_tim1$TIM1_ICInit$490 ==.
                                   2533 ;	../SPL/src/stm8s_tim1.c: 461: TIM1_SetIC3Prescaler(TIM1_ICPrescaler);
                                   2534 ; genIPush
      00B451 7B 08            [ 1] 2535 	ld	a, (0x08, sp)
      00B453 88               [ 1] 2536 	push	a
                           000809  2537 	Sstm8s_tim1$TIM1_ICInit$491 ==.
                                   2538 ; genCall
      00B454 CD C3 28         [ 4] 2539 	call	_TIM1_SetIC3Prescaler
      00B457 84               [ 1] 2540 	pop	a
                           00080D  2541 	Sstm8s_tim1$TIM1_ICInit$492 ==.
                           00080D  2542 	Sstm8s_tim1$TIM1_ICInit$493 ==.
                                   2543 ; genGoto
      00B458 CC B4 70         [ 2] 2544 	jp	00110$
                                   2545 ; genLabel
      00B45B                       2546 00102$:
                           000810  2547 	Sstm8s_tim1$TIM1_ICInit$494 ==.
                           000810  2548 	Sstm8s_tim1$TIM1_ICInit$495 ==.
                                   2549 ;	../SPL/src/stm8s_tim1.c: 466: TI4_Config((uint8_t)TIM1_ICPolarity,
                                   2550 ; genIPush
      00B45B 7B 09            [ 1] 2551 	ld	a, (0x09, sp)
      00B45D 88               [ 1] 2552 	push	a
                           000813  2553 	Sstm8s_tim1$TIM1_ICInit$496 ==.
                                   2554 ; genIPush
      00B45E 7B 08            [ 1] 2555 	ld	a, (0x08, sp)
      00B460 88               [ 1] 2556 	push	a
                           000816  2557 	Sstm8s_tim1$TIM1_ICInit$497 ==.
                                   2558 ; genIPush
      00B461 7B 08            [ 1] 2559 	ld	a, (0x08, sp)
      00B463 88               [ 1] 2560 	push	a
                           000819  2561 	Sstm8s_tim1$TIM1_ICInit$498 ==.
                                   2562 ; genCall
      00B464 CD C6 56         [ 4] 2563 	call	_TI4_Config
      00B467 5B 03            [ 2] 2564 	addw	sp, #3
                           00081E  2565 	Sstm8s_tim1$TIM1_ICInit$499 ==.
                           00081E  2566 	Sstm8s_tim1$TIM1_ICInit$500 ==.
                                   2567 ;	../SPL/src/stm8s_tim1.c: 470: TIM1_SetIC4Prescaler(TIM1_ICPrescaler);
                                   2568 ; genIPush
      00B469 7B 08            [ 1] 2569 	ld	a, (0x08, sp)
      00B46B 88               [ 1] 2570 	push	a
                           000821  2571 	Sstm8s_tim1$TIM1_ICInit$501 ==.
                                   2572 ; genCall
      00B46C CD C3 64         [ 4] 2573 	call	_TIM1_SetIC4Prescaler
      00B46F 84               [ 1] 2574 	pop	a
                           000825  2575 	Sstm8s_tim1$TIM1_ICInit$502 ==.
                           000825  2576 	Sstm8s_tim1$TIM1_ICInit$503 ==.
                                   2577 ; genLabel
      00B470                       2578 00110$:
                           000825  2579 	Sstm8s_tim1$TIM1_ICInit$504 ==.
                                   2580 ;	../SPL/src/stm8s_tim1.c: 472: }
                                   2581 ; genEndFunction
      00B470 85               [ 2] 2582 	popw	x
                           000826  2583 	Sstm8s_tim1$TIM1_ICInit$505 ==.
                           000826  2584 	Sstm8s_tim1$TIM1_ICInit$506 ==.
                           000826  2585 	XG$TIM1_ICInit$0$0 ==.
      00B471 81               [ 4] 2586 	ret
                           000827  2587 	Sstm8s_tim1$TIM1_ICInit$507 ==.
                           000827  2588 	Sstm8s_tim1$TIM1_PWMIConfig$508 ==.
                                   2589 ;	../SPL/src/stm8s_tim1.c: 488: void TIM1_PWMIConfig(TIM1_Channel_TypeDef TIM1_Channel,
                                   2590 ; genLabel
                                   2591 ;	-----------------------------------------
                                   2592 ;	 function TIM1_PWMIConfig
                                   2593 ;	-----------------------------------------
                                   2594 ;	Register assignment might be sub-optimal.
                                   2595 ;	Stack space usage: 2 bytes.
      00B472                       2596 _TIM1_PWMIConfig:
                           000827  2597 	Sstm8s_tim1$TIM1_PWMIConfig$509 ==.
      00B472 89               [ 2] 2598 	pushw	x
                           000828  2599 	Sstm8s_tim1$TIM1_PWMIConfig$510 ==.
                           000828  2600 	Sstm8s_tim1$TIM1_PWMIConfig$511 ==.
                                   2601 ;	../SPL/src/stm8s_tim1.c: 498: assert_param(IS_TIM1_PWMI_CHANNEL_OK(TIM1_Channel));
                                   2602 ; genIfx
      00B473 0D 05            [ 1] 2603 	tnz	(0x05, sp)
      00B475 26 03            [ 1] 2604 	jrne	00211$
      00B477 CC B4 91         [ 2] 2605 	jp	00113$
      00B47A                       2606 00211$:
                                   2607 ; genCmpEQorNE
      00B47A 7B 05            [ 1] 2608 	ld	a, (0x05, sp)
      00B47C 4A               [ 1] 2609 	dec	a
      00B47D 26 03            [ 1] 2610 	jrne	00213$
      00B47F CC B4 91         [ 2] 2611 	jp	00113$
      00B482                       2612 00213$:
                           000837  2613 	Sstm8s_tim1$TIM1_PWMIConfig$512 ==.
                                   2614 ; skipping generated iCode
                                   2615 ; skipping iCode since result will be rematerialized
                                   2616 ; skipping iCode since result will be rematerialized
                                   2617 ; genIPush
      00B482 4B F2            [ 1] 2618 	push	#0xf2
                           000839  2619 	Sstm8s_tim1$TIM1_PWMIConfig$513 ==.
      00B484 4B 01            [ 1] 2620 	push	#0x01
                           00083B  2621 	Sstm8s_tim1$TIM1_PWMIConfig$514 ==.
      00B486 5F               [ 1] 2622 	clrw	x
      00B487 89               [ 2] 2623 	pushw	x
                           00083D  2624 	Sstm8s_tim1$TIM1_PWMIConfig$515 ==.
                                   2625 ; genIPush
      00B488 4B 2C            [ 1] 2626 	push	#<(___str_0+0)
                           00083F  2627 	Sstm8s_tim1$TIM1_PWMIConfig$516 ==.
      00B48A 4B 81            [ 1] 2628 	push	#((___str_0+0) >> 8)
                           000841  2629 	Sstm8s_tim1$TIM1_PWMIConfig$517 ==.
                                   2630 ; genCall
      00B48C CD 84 D7         [ 4] 2631 	call	_assert_failed
      00B48F 5B 06            [ 2] 2632 	addw	sp, #6
                           000846  2633 	Sstm8s_tim1$TIM1_PWMIConfig$518 ==.
                                   2634 ; genLabel
      00B491                       2635 00113$:
                           000846  2636 	Sstm8s_tim1$TIM1_PWMIConfig$519 ==.
                                   2637 ;	../SPL/src/stm8s_tim1.c: 499: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   2638 ; genCmpEQorNE
      00B491 7B 06            [ 1] 2639 	ld	a, (0x06, sp)
      00B493 4A               [ 1] 2640 	dec	a
      00B494 26 07            [ 1] 2641 	jrne	00216$
      00B496 A6 01            [ 1] 2642 	ld	a, #0x01
      00B498 6B 01            [ 1] 2643 	ld	(0x01, sp), a
      00B49A CC B4 9F         [ 2] 2644 	jp	00217$
      00B49D                       2645 00216$:
      00B49D 0F 01            [ 1] 2646 	clr	(0x01, sp)
      00B49F                       2647 00217$:
                           000854  2648 	Sstm8s_tim1$TIM1_PWMIConfig$520 ==.
                                   2649 ; genIfx
      00B49F 0D 06            [ 1] 2650 	tnz	(0x06, sp)
      00B4A1 26 03            [ 1] 2651 	jrne	00218$
      00B4A3 CC B4 BC         [ 2] 2652 	jp	00118$
      00B4A6                       2653 00218$:
                                   2654 ; genIfx
      00B4A6 0D 01            [ 1] 2655 	tnz	(0x01, sp)
      00B4A8 27 03            [ 1] 2656 	jreq	00219$
      00B4AA CC B4 BC         [ 2] 2657 	jp	00118$
      00B4AD                       2658 00219$:
                                   2659 ; skipping iCode since result will be rematerialized
                                   2660 ; skipping iCode since result will be rematerialized
                                   2661 ; genIPush
      00B4AD 4B F3            [ 1] 2662 	push	#0xf3
                           000864  2663 	Sstm8s_tim1$TIM1_PWMIConfig$521 ==.
      00B4AF 4B 01            [ 1] 2664 	push	#0x01
                           000866  2665 	Sstm8s_tim1$TIM1_PWMIConfig$522 ==.
      00B4B1 5F               [ 1] 2666 	clrw	x
      00B4B2 89               [ 2] 2667 	pushw	x
                           000868  2668 	Sstm8s_tim1$TIM1_PWMIConfig$523 ==.
                                   2669 ; genIPush
      00B4B3 4B 2C            [ 1] 2670 	push	#<(___str_0+0)
                           00086A  2671 	Sstm8s_tim1$TIM1_PWMIConfig$524 ==.
      00B4B5 4B 81            [ 1] 2672 	push	#((___str_0+0) >> 8)
                           00086C  2673 	Sstm8s_tim1$TIM1_PWMIConfig$525 ==.
                                   2674 ; genCall
      00B4B7 CD 84 D7         [ 4] 2675 	call	_assert_failed
      00B4BA 5B 06            [ 2] 2676 	addw	sp, #6
                           000871  2677 	Sstm8s_tim1$TIM1_PWMIConfig$526 ==.
                                   2678 ; genLabel
      00B4BC                       2679 00118$:
                           000871  2680 	Sstm8s_tim1$TIM1_PWMIConfig$527 ==.
                                   2681 ;	../SPL/src/stm8s_tim1.c: 500: assert_param(IS_TIM1_IC_SELECTION_OK(TIM1_ICSelection));
                                   2682 ; genCmpEQorNE
      00B4BC 7B 07            [ 1] 2683 	ld	a, (0x07, sp)
      00B4BE 4A               [ 1] 2684 	dec	a
      00B4BF 26 07            [ 1] 2685 	jrne	00221$
      00B4C1 A6 01            [ 1] 2686 	ld	a, #0x01
      00B4C3 6B 02            [ 1] 2687 	ld	(0x02, sp), a
      00B4C5 CC B4 CA         [ 2] 2688 	jp	00222$
      00B4C8                       2689 00221$:
      00B4C8 0F 02            [ 1] 2690 	clr	(0x02, sp)
      00B4CA                       2691 00222$:
                           00087F  2692 	Sstm8s_tim1$TIM1_PWMIConfig$528 ==.
                                   2693 ; genIfx
      00B4CA 0D 02            [ 1] 2694 	tnz	(0x02, sp)
      00B4CC 27 03            [ 1] 2695 	jreq	00223$
      00B4CE CC B4 F2         [ 2] 2696 	jp	00123$
      00B4D1                       2697 00223$:
                                   2698 ; genCmpEQorNE
      00B4D1 7B 07            [ 1] 2699 	ld	a, (0x07, sp)
      00B4D3 A1 02            [ 1] 2700 	cp	a, #0x02
      00B4D5 26 03            [ 1] 2701 	jrne	00225$
      00B4D7 CC B4 F2         [ 2] 2702 	jp	00123$
      00B4DA                       2703 00225$:
                           00088F  2704 	Sstm8s_tim1$TIM1_PWMIConfig$529 ==.
                                   2705 ; skipping generated iCode
                                   2706 ; genCmpEQorNE
      00B4DA 7B 07            [ 1] 2707 	ld	a, (0x07, sp)
      00B4DC A1 03            [ 1] 2708 	cp	a, #0x03
      00B4DE 26 03            [ 1] 2709 	jrne	00228$
      00B4E0 CC B4 F2         [ 2] 2710 	jp	00123$
      00B4E3                       2711 00228$:
                           000898  2712 	Sstm8s_tim1$TIM1_PWMIConfig$530 ==.
                                   2713 ; skipping generated iCode
                                   2714 ; skipping iCode since result will be rematerialized
                                   2715 ; skipping iCode since result will be rematerialized
                                   2716 ; genIPush
      00B4E3 4B F4            [ 1] 2717 	push	#0xf4
                           00089A  2718 	Sstm8s_tim1$TIM1_PWMIConfig$531 ==.
      00B4E5 4B 01            [ 1] 2719 	push	#0x01
                           00089C  2720 	Sstm8s_tim1$TIM1_PWMIConfig$532 ==.
      00B4E7 5F               [ 1] 2721 	clrw	x
      00B4E8 89               [ 2] 2722 	pushw	x
                           00089E  2723 	Sstm8s_tim1$TIM1_PWMIConfig$533 ==.
                                   2724 ; genIPush
      00B4E9 4B 2C            [ 1] 2725 	push	#<(___str_0+0)
                           0008A0  2726 	Sstm8s_tim1$TIM1_PWMIConfig$534 ==.
      00B4EB 4B 81            [ 1] 2727 	push	#((___str_0+0) >> 8)
                           0008A2  2728 	Sstm8s_tim1$TIM1_PWMIConfig$535 ==.
                                   2729 ; genCall
      00B4ED CD 84 D7         [ 4] 2730 	call	_assert_failed
      00B4F0 5B 06            [ 2] 2731 	addw	sp, #6
                           0008A7  2732 	Sstm8s_tim1$TIM1_PWMIConfig$536 ==.
                                   2733 ; genLabel
      00B4F2                       2734 00123$:
                           0008A7  2735 	Sstm8s_tim1$TIM1_PWMIConfig$537 ==.
                                   2736 ;	../SPL/src/stm8s_tim1.c: 501: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_ICPrescaler));
                                   2737 ; genIfx
      00B4F2 0D 08            [ 1] 2738 	tnz	(0x08, sp)
      00B4F4 26 03            [ 1] 2739 	jrne	00230$
      00B4F6 CC B5 23         [ 2] 2740 	jp	00131$
      00B4F9                       2741 00230$:
                                   2742 ; genCmpEQorNE
      00B4F9 7B 08            [ 1] 2743 	ld	a, (0x08, sp)
      00B4FB A1 04            [ 1] 2744 	cp	a, #0x04
      00B4FD 26 03            [ 1] 2745 	jrne	00232$
      00B4FF CC B5 23         [ 2] 2746 	jp	00131$
      00B502                       2747 00232$:
                           0008B7  2748 	Sstm8s_tim1$TIM1_PWMIConfig$538 ==.
                                   2749 ; skipping generated iCode
                                   2750 ; genCmpEQorNE
      00B502 7B 08            [ 1] 2751 	ld	a, (0x08, sp)
      00B504 A1 08            [ 1] 2752 	cp	a, #0x08
      00B506 26 03            [ 1] 2753 	jrne	00235$
      00B508 CC B5 23         [ 2] 2754 	jp	00131$
      00B50B                       2755 00235$:
                           0008C0  2756 	Sstm8s_tim1$TIM1_PWMIConfig$539 ==.
                                   2757 ; skipping generated iCode
                                   2758 ; genCmpEQorNE
      00B50B 7B 08            [ 1] 2759 	ld	a, (0x08, sp)
      00B50D A1 0C            [ 1] 2760 	cp	a, #0x0c
      00B50F 26 03            [ 1] 2761 	jrne	00238$
      00B511 CC B5 23         [ 2] 2762 	jp	00131$
      00B514                       2763 00238$:
                           0008C9  2764 	Sstm8s_tim1$TIM1_PWMIConfig$540 ==.
                                   2765 ; skipping generated iCode
                                   2766 ; skipping iCode since result will be rematerialized
                                   2767 ; skipping iCode since result will be rematerialized
                                   2768 ; genIPush
      00B514 4B F5            [ 1] 2769 	push	#0xf5
                           0008CB  2770 	Sstm8s_tim1$TIM1_PWMIConfig$541 ==.
      00B516 4B 01            [ 1] 2771 	push	#0x01
                           0008CD  2772 	Sstm8s_tim1$TIM1_PWMIConfig$542 ==.
      00B518 5F               [ 1] 2773 	clrw	x
      00B519 89               [ 2] 2774 	pushw	x
                           0008CF  2775 	Sstm8s_tim1$TIM1_PWMIConfig$543 ==.
                                   2776 ; genIPush
      00B51A 4B 2C            [ 1] 2777 	push	#<(___str_0+0)
                           0008D1  2778 	Sstm8s_tim1$TIM1_PWMIConfig$544 ==.
      00B51C 4B 81            [ 1] 2779 	push	#((___str_0+0) >> 8)
                           0008D3  2780 	Sstm8s_tim1$TIM1_PWMIConfig$545 ==.
                                   2781 ; genCall
      00B51E CD 84 D7         [ 4] 2782 	call	_assert_failed
      00B521 5B 06            [ 2] 2783 	addw	sp, #6
                           0008D8  2784 	Sstm8s_tim1$TIM1_PWMIConfig$546 ==.
                                   2785 ; genLabel
      00B523                       2786 00131$:
                           0008D8  2787 	Sstm8s_tim1$TIM1_PWMIConfig$547 ==.
                                   2788 ;	../SPL/src/stm8s_tim1.c: 504: if (TIM1_ICPolarity != TIM1_ICPOLARITY_FALLING)
                                   2789 ; genIfx
      00B523 0D 01            [ 1] 2790 	tnz	(0x01, sp)
      00B525 27 03            [ 1] 2791 	jreq	00240$
      00B527 CC B5 31         [ 2] 2792 	jp	00102$
      00B52A                       2793 00240$:
                           0008DF  2794 	Sstm8s_tim1$TIM1_PWMIConfig$548 ==.
                           0008DF  2795 	Sstm8s_tim1$TIM1_PWMIConfig$549 ==.
                                   2796 ;	../SPL/src/stm8s_tim1.c: 506: icpolarity = TIM1_ICPOLARITY_FALLING;
                                   2797 ; genAssign
      00B52A A6 01            [ 1] 2798 	ld	a, #0x01
      00B52C 6B 01            [ 1] 2799 	ld	(0x01, sp), a
                           0008E3  2800 	Sstm8s_tim1$TIM1_PWMIConfig$550 ==.
                                   2801 ; genGoto
      00B52E CC B5 33         [ 2] 2802 	jp	00103$
                                   2803 ; genLabel
      00B531                       2804 00102$:
                           0008E6  2805 	Sstm8s_tim1$TIM1_PWMIConfig$551 ==.
                           0008E6  2806 	Sstm8s_tim1$TIM1_PWMIConfig$552 ==.
                                   2807 ;	../SPL/src/stm8s_tim1.c: 510: icpolarity = TIM1_ICPOLARITY_RISING;
                                   2808 ; genAssign
      00B531 0F 01            [ 1] 2809 	clr	(0x01, sp)
                           0008E8  2810 	Sstm8s_tim1$TIM1_PWMIConfig$553 ==.
                                   2811 ; genLabel
      00B533                       2812 00103$:
                           0008E8  2813 	Sstm8s_tim1$TIM1_PWMIConfig$554 ==.
                                   2814 ;	../SPL/src/stm8s_tim1.c: 514: if (TIM1_ICSelection == TIM1_ICSELECTION_DIRECTTI)
                                   2815 ; genAssign
      00B533 7B 02            [ 1] 2816 	ld	a, (0x02, sp)
                                   2817 ; genIfx
      00B535 4D               [ 1] 2818 	tnz	a
      00B536 26 03            [ 1] 2819 	jrne	00241$
      00B538 CC B5 42         [ 2] 2820 	jp	00105$
      00B53B                       2821 00241$:
                           0008F0  2822 	Sstm8s_tim1$TIM1_PWMIConfig$555 ==.
                           0008F0  2823 	Sstm8s_tim1$TIM1_PWMIConfig$556 ==.
                                   2824 ;	../SPL/src/stm8s_tim1.c: 516: icselection = TIM1_ICSELECTION_INDIRECTTI;
                                   2825 ; genAssign
      00B53B A6 02            [ 1] 2826 	ld	a, #0x02
      00B53D 6B 02            [ 1] 2827 	ld	(0x02, sp), a
                           0008F4  2828 	Sstm8s_tim1$TIM1_PWMIConfig$557 ==.
                                   2829 ; genGoto
      00B53F CC B5 46         [ 2] 2830 	jp	00106$
                                   2831 ; genLabel
      00B542                       2832 00105$:
                           0008F7  2833 	Sstm8s_tim1$TIM1_PWMIConfig$558 ==.
                           0008F7  2834 	Sstm8s_tim1$TIM1_PWMIConfig$559 ==.
                                   2835 ;	../SPL/src/stm8s_tim1.c: 520: icselection = TIM1_ICSELECTION_DIRECTTI;
                                   2836 ; genAssign
      00B542 A6 01            [ 1] 2837 	ld	a, #0x01
      00B544 6B 02            [ 1] 2838 	ld	(0x02, sp), a
                           0008FB  2839 	Sstm8s_tim1$TIM1_PWMIConfig$560 ==.
                                   2840 ; genLabel
      00B546                       2841 00106$:
                           0008FB  2842 	Sstm8s_tim1$TIM1_PWMIConfig$561 ==.
                                   2843 ;	../SPL/src/stm8s_tim1.c: 523: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   2844 ; genIfx
      00B546 0D 05            [ 1] 2845 	tnz	(0x05, sp)
      00B548 27 03            [ 1] 2846 	jreq	00242$
      00B54A CC B5 7A         [ 2] 2847 	jp	00108$
      00B54D                       2848 00242$:
                           000902  2849 	Sstm8s_tim1$TIM1_PWMIConfig$562 ==.
                           000902  2850 	Sstm8s_tim1$TIM1_PWMIConfig$563 ==.
                                   2851 ;	../SPL/src/stm8s_tim1.c: 526: TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection,
                                   2852 ; genIPush
      00B54D 7B 09            [ 1] 2853 	ld	a, (0x09, sp)
      00B54F 88               [ 1] 2854 	push	a
                           000905  2855 	Sstm8s_tim1$TIM1_PWMIConfig$564 ==.
                                   2856 ; genIPush
      00B550 7B 08            [ 1] 2857 	ld	a, (0x08, sp)
      00B552 88               [ 1] 2858 	push	a
                           000908  2859 	Sstm8s_tim1$TIM1_PWMIConfig$565 ==.
                                   2860 ; genIPush
      00B553 7B 08            [ 1] 2861 	ld	a, (0x08, sp)
      00B555 88               [ 1] 2862 	push	a
                           00090B  2863 	Sstm8s_tim1$TIM1_PWMIConfig$566 ==.
                                   2864 ; genCall
      00B556 CD C5 9F         [ 4] 2865 	call	_TI1_Config
      00B559 5B 03            [ 2] 2866 	addw	sp, #3
                           000910  2867 	Sstm8s_tim1$TIM1_PWMIConfig$567 ==.
                           000910  2868 	Sstm8s_tim1$TIM1_PWMIConfig$568 ==.
                                   2869 ;	../SPL/src/stm8s_tim1.c: 530: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2870 ; genIPush
      00B55B 7B 08            [ 1] 2871 	ld	a, (0x08, sp)
      00B55D 88               [ 1] 2872 	push	a
                           000913  2873 	Sstm8s_tim1$TIM1_PWMIConfig$569 ==.
                                   2874 ; genCall
      00B55E CD C2 B0         [ 4] 2875 	call	_TIM1_SetIC1Prescaler
      00B561 84               [ 1] 2876 	pop	a
                           000917  2877 	Sstm8s_tim1$TIM1_PWMIConfig$570 ==.
                           000917  2878 	Sstm8s_tim1$TIM1_PWMIConfig$571 ==.
                                   2879 ;	../SPL/src/stm8s_tim1.c: 533: TI2_Config(icpolarity, icselection, TIM1_ICFilter);
                                   2880 ; genIPush
      00B562 7B 09            [ 1] 2881 	ld	a, (0x09, sp)
      00B564 88               [ 1] 2882 	push	a
                           00091A  2883 	Sstm8s_tim1$TIM1_PWMIConfig$572 ==.
                                   2884 ; genIPush
      00B565 7B 03            [ 1] 2885 	ld	a, (0x03, sp)
      00B567 88               [ 1] 2886 	push	a
                           00091D  2887 	Sstm8s_tim1$TIM1_PWMIConfig$573 ==.
                                   2888 ; genIPush
      00B568 7B 03            [ 1] 2889 	ld	a, (0x03, sp)
      00B56A 88               [ 1] 2890 	push	a
                           000920  2891 	Sstm8s_tim1$TIM1_PWMIConfig$574 ==.
                                   2892 ; genCall
      00B56B CD C5 DC         [ 4] 2893 	call	_TI2_Config
      00B56E 5B 03            [ 2] 2894 	addw	sp, #3
                           000925  2895 	Sstm8s_tim1$TIM1_PWMIConfig$575 ==.
                           000925  2896 	Sstm8s_tim1$TIM1_PWMIConfig$576 ==.
                                   2897 ;	../SPL/src/stm8s_tim1.c: 536: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2898 ; genIPush
      00B570 7B 08            [ 1] 2899 	ld	a, (0x08, sp)
      00B572 88               [ 1] 2900 	push	a
                           000928  2901 	Sstm8s_tim1$TIM1_PWMIConfig$577 ==.
                                   2902 ; genCall
      00B573 CD C2 EC         [ 4] 2903 	call	_TIM1_SetIC2Prescaler
      00B576 84               [ 1] 2904 	pop	a
                           00092C  2905 	Sstm8s_tim1$TIM1_PWMIConfig$578 ==.
                           00092C  2906 	Sstm8s_tim1$TIM1_PWMIConfig$579 ==.
                                   2907 ; genGoto
      00B577 CC B5 A4         [ 2] 2908 	jp	00110$
                                   2909 ; genLabel
      00B57A                       2910 00108$:
                           00092F  2911 	Sstm8s_tim1$TIM1_PWMIConfig$580 ==.
                           00092F  2912 	Sstm8s_tim1$TIM1_PWMIConfig$581 ==.
                                   2913 ;	../SPL/src/stm8s_tim1.c: 541: TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSelection,
                                   2914 ; genIPush
      00B57A 7B 09            [ 1] 2915 	ld	a, (0x09, sp)
      00B57C 88               [ 1] 2916 	push	a
                           000932  2917 	Sstm8s_tim1$TIM1_PWMIConfig$582 ==.
                                   2918 ; genIPush
      00B57D 7B 08            [ 1] 2919 	ld	a, (0x08, sp)
      00B57F 88               [ 1] 2920 	push	a
                           000935  2921 	Sstm8s_tim1$TIM1_PWMIConfig$583 ==.
                                   2922 ; genIPush
      00B580 7B 08            [ 1] 2923 	ld	a, (0x08, sp)
      00B582 88               [ 1] 2924 	push	a
                           000938  2925 	Sstm8s_tim1$TIM1_PWMIConfig$584 ==.
                                   2926 ; genCall
      00B583 CD C5 DC         [ 4] 2927 	call	_TI2_Config
      00B586 5B 03            [ 2] 2928 	addw	sp, #3
                           00093D  2929 	Sstm8s_tim1$TIM1_PWMIConfig$585 ==.
                           00093D  2930 	Sstm8s_tim1$TIM1_PWMIConfig$586 ==.
                                   2931 ;	../SPL/src/stm8s_tim1.c: 545: TIM1_SetIC2Prescaler(TIM1_ICPrescaler);
                                   2932 ; genIPush
      00B588 7B 08            [ 1] 2933 	ld	a, (0x08, sp)
      00B58A 88               [ 1] 2934 	push	a
                           000940  2935 	Sstm8s_tim1$TIM1_PWMIConfig$587 ==.
                                   2936 ; genCall
      00B58B CD C2 EC         [ 4] 2937 	call	_TIM1_SetIC2Prescaler
      00B58E 84               [ 1] 2938 	pop	a
                           000944  2939 	Sstm8s_tim1$TIM1_PWMIConfig$588 ==.
                           000944  2940 	Sstm8s_tim1$TIM1_PWMIConfig$589 ==.
                                   2941 ;	../SPL/src/stm8s_tim1.c: 548: TI1_Config(icpolarity, icselection, TIM1_ICFilter);
                                   2942 ; genIPush
      00B58F 7B 09            [ 1] 2943 	ld	a, (0x09, sp)
      00B591 88               [ 1] 2944 	push	a
                           000947  2945 	Sstm8s_tim1$TIM1_PWMIConfig$590 ==.
                                   2946 ; genIPush
      00B592 7B 03            [ 1] 2947 	ld	a, (0x03, sp)
      00B594 88               [ 1] 2948 	push	a
                           00094A  2949 	Sstm8s_tim1$TIM1_PWMIConfig$591 ==.
                                   2950 ; genIPush
      00B595 7B 03            [ 1] 2951 	ld	a, (0x03, sp)
      00B597 88               [ 1] 2952 	push	a
                           00094D  2953 	Sstm8s_tim1$TIM1_PWMIConfig$592 ==.
                                   2954 ; genCall
      00B598 CD C5 9F         [ 4] 2955 	call	_TI1_Config
      00B59B 5B 03            [ 2] 2956 	addw	sp, #3
                           000952  2957 	Sstm8s_tim1$TIM1_PWMIConfig$593 ==.
                           000952  2958 	Sstm8s_tim1$TIM1_PWMIConfig$594 ==.
                                   2959 ;	../SPL/src/stm8s_tim1.c: 551: TIM1_SetIC1Prescaler(TIM1_ICPrescaler);
                                   2960 ; genIPush
      00B59D 7B 08            [ 1] 2961 	ld	a, (0x08, sp)
      00B59F 88               [ 1] 2962 	push	a
                           000955  2963 	Sstm8s_tim1$TIM1_PWMIConfig$595 ==.
                                   2964 ; genCall
      00B5A0 CD C2 B0         [ 4] 2965 	call	_TIM1_SetIC1Prescaler
      00B5A3 84               [ 1] 2966 	pop	a
                           000959  2967 	Sstm8s_tim1$TIM1_PWMIConfig$596 ==.
                           000959  2968 	Sstm8s_tim1$TIM1_PWMIConfig$597 ==.
                                   2969 ; genLabel
      00B5A4                       2970 00110$:
                           000959  2971 	Sstm8s_tim1$TIM1_PWMIConfig$598 ==.
                                   2972 ;	../SPL/src/stm8s_tim1.c: 553: }
                                   2973 ; genEndFunction
      00B5A4 85               [ 2] 2974 	popw	x
                           00095A  2975 	Sstm8s_tim1$TIM1_PWMIConfig$599 ==.
                           00095A  2976 	Sstm8s_tim1$TIM1_PWMIConfig$600 ==.
                           00095A  2977 	XG$TIM1_PWMIConfig$0$0 ==.
      00B5A5 81               [ 4] 2978 	ret
                           00095B  2979 	Sstm8s_tim1$TIM1_PWMIConfig$601 ==.
                           00095B  2980 	Sstm8s_tim1$TIM1_Cmd$602 ==.
                                   2981 ;	../SPL/src/stm8s_tim1.c: 561: void TIM1_Cmd(FunctionalState NewState)
                                   2982 ; genLabel
                                   2983 ;	-----------------------------------------
                                   2984 ;	 function TIM1_Cmd
                                   2985 ;	-----------------------------------------
                                   2986 ;	Register assignment is optimal.
                                   2987 ;	Stack space usage: 0 bytes.
      00B5A6                       2988 _TIM1_Cmd:
                           00095B  2989 	Sstm8s_tim1$TIM1_Cmd$603 ==.
                           00095B  2990 	Sstm8s_tim1$TIM1_Cmd$604 ==.
                                   2991 ;	../SPL/src/stm8s_tim1.c: 564: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   2992 ; genIfx
      00B5A6 0D 03            [ 1] 2993 	tnz	(0x03, sp)
      00B5A8 26 03            [ 1] 2994 	jrne	00126$
      00B5AA CC B5 C4         [ 2] 2995 	jp	00107$
      00B5AD                       2996 00126$:
                                   2997 ; genCmpEQorNE
      00B5AD 7B 03            [ 1] 2998 	ld	a, (0x03, sp)
      00B5AF 4A               [ 1] 2999 	dec	a
      00B5B0 26 03            [ 1] 3000 	jrne	00128$
      00B5B2 CC B5 C4         [ 2] 3001 	jp	00107$
      00B5B5                       3002 00128$:
                           00096A  3003 	Sstm8s_tim1$TIM1_Cmd$605 ==.
                                   3004 ; skipping generated iCode
                                   3005 ; skipping iCode since result will be rematerialized
                                   3006 ; skipping iCode since result will be rematerialized
                                   3007 ; genIPush
      00B5B5 4B 34            [ 1] 3008 	push	#0x34
                           00096C  3009 	Sstm8s_tim1$TIM1_Cmd$606 ==.
      00B5B7 4B 02            [ 1] 3010 	push	#0x02
                           00096E  3011 	Sstm8s_tim1$TIM1_Cmd$607 ==.
      00B5B9 5F               [ 1] 3012 	clrw	x
      00B5BA 89               [ 2] 3013 	pushw	x
                           000970  3014 	Sstm8s_tim1$TIM1_Cmd$608 ==.
                                   3015 ; genIPush
      00B5BB 4B 2C            [ 1] 3016 	push	#<(___str_0+0)
                           000972  3017 	Sstm8s_tim1$TIM1_Cmd$609 ==.
      00B5BD 4B 81            [ 1] 3018 	push	#((___str_0+0) >> 8)
                           000974  3019 	Sstm8s_tim1$TIM1_Cmd$610 ==.
                                   3020 ; genCall
      00B5BF CD 84 D7         [ 4] 3021 	call	_assert_failed
      00B5C2 5B 06            [ 2] 3022 	addw	sp, #6
                           000979  3023 	Sstm8s_tim1$TIM1_Cmd$611 ==.
                                   3024 ; genLabel
      00B5C4                       3025 00107$:
                           000979  3026 	Sstm8s_tim1$TIM1_Cmd$612 ==.
                                   3027 ;	../SPL/src/stm8s_tim1.c: 569: TIM1->CR1 |= TIM1_CR1_CEN;
                                   3028 ; genPointerGet
      00B5C4 C6 52 50         [ 1] 3029 	ld	a, 0x5250
                           00097C  3030 	Sstm8s_tim1$TIM1_Cmd$613 ==.
                                   3031 ;	../SPL/src/stm8s_tim1.c: 567: if (NewState != DISABLE)
                                   3032 ; genIfx
      00B5C7 0D 03            [ 1] 3033 	tnz	(0x03, sp)
      00B5C9 26 03            [ 1] 3034 	jrne	00130$
      00B5CB CC B5 D6         [ 2] 3035 	jp	00102$
      00B5CE                       3036 00130$:
                           000983  3037 	Sstm8s_tim1$TIM1_Cmd$614 ==.
                           000983  3038 	Sstm8s_tim1$TIM1_Cmd$615 ==.
                                   3039 ;	../SPL/src/stm8s_tim1.c: 569: TIM1->CR1 |= TIM1_CR1_CEN;
                                   3040 ; genOr
      00B5CE AA 01            [ 1] 3041 	or	a, #0x01
                                   3042 ; genPointerSet
      00B5D0 C7 52 50         [ 1] 3043 	ld	0x5250, a
                           000988  3044 	Sstm8s_tim1$TIM1_Cmd$616 ==.
                                   3045 ; genGoto
      00B5D3 CC B5 DB         [ 2] 3046 	jp	00104$
                                   3047 ; genLabel
      00B5D6                       3048 00102$:
                           00098B  3049 	Sstm8s_tim1$TIM1_Cmd$617 ==.
                           00098B  3050 	Sstm8s_tim1$TIM1_Cmd$618 ==.
                                   3051 ;	../SPL/src/stm8s_tim1.c: 573: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_CEN);
                                   3052 ; genAnd
      00B5D6 A4 FE            [ 1] 3053 	and	a, #0xfe
                                   3054 ; genPointerSet
      00B5D8 C7 52 50         [ 1] 3055 	ld	0x5250, a
                           000990  3056 	Sstm8s_tim1$TIM1_Cmd$619 ==.
                                   3057 ; genLabel
      00B5DB                       3058 00104$:
                           000990  3059 	Sstm8s_tim1$TIM1_Cmd$620 ==.
                                   3060 ;	../SPL/src/stm8s_tim1.c: 575: }
                                   3061 ; genEndFunction
                           000990  3062 	Sstm8s_tim1$TIM1_Cmd$621 ==.
                           000990  3063 	XG$TIM1_Cmd$0$0 ==.
      00B5DB 81               [ 4] 3064 	ret
                           000991  3065 	Sstm8s_tim1$TIM1_Cmd$622 ==.
                           000991  3066 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$623 ==.
                                   3067 ;	../SPL/src/stm8s_tim1.c: 583: void TIM1_CtrlPWMOutputs(FunctionalState NewState)
                                   3068 ; genLabel
                                   3069 ;	-----------------------------------------
                                   3070 ;	 function TIM1_CtrlPWMOutputs
                                   3071 ;	-----------------------------------------
                                   3072 ;	Register assignment is optimal.
                                   3073 ;	Stack space usage: 0 bytes.
      00B5DC                       3074 _TIM1_CtrlPWMOutputs:
                           000991  3075 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$624 ==.
                           000991  3076 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$625 ==.
                                   3077 ;	../SPL/src/stm8s_tim1.c: 586: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3078 ; genIfx
      00B5DC 0D 03            [ 1] 3079 	tnz	(0x03, sp)
      00B5DE 26 03            [ 1] 3080 	jrne	00126$
      00B5E0 CC B5 FA         [ 2] 3081 	jp	00107$
      00B5E3                       3082 00126$:
                                   3083 ; genCmpEQorNE
      00B5E3 7B 03            [ 1] 3084 	ld	a, (0x03, sp)
      00B5E5 4A               [ 1] 3085 	dec	a
      00B5E6 26 03            [ 1] 3086 	jrne	00128$
      00B5E8 CC B5 FA         [ 2] 3087 	jp	00107$
      00B5EB                       3088 00128$:
                           0009A0  3089 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$626 ==.
                                   3090 ; skipping generated iCode
                                   3091 ; skipping iCode since result will be rematerialized
                                   3092 ; skipping iCode since result will be rematerialized
                                   3093 ; genIPush
      00B5EB 4B 4A            [ 1] 3094 	push	#0x4a
                           0009A2  3095 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$627 ==.
      00B5ED 4B 02            [ 1] 3096 	push	#0x02
                           0009A4  3097 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$628 ==.
      00B5EF 5F               [ 1] 3098 	clrw	x
      00B5F0 89               [ 2] 3099 	pushw	x
                           0009A6  3100 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$629 ==.
                                   3101 ; genIPush
      00B5F1 4B 2C            [ 1] 3102 	push	#<(___str_0+0)
                           0009A8  3103 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$630 ==.
      00B5F3 4B 81            [ 1] 3104 	push	#((___str_0+0) >> 8)
                           0009AA  3105 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$631 ==.
                                   3106 ; genCall
      00B5F5 CD 84 D7         [ 4] 3107 	call	_assert_failed
      00B5F8 5B 06            [ 2] 3108 	addw	sp, #6
                           0009AF  3109 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$632 ==.
                                   3110 ; genLabel
      00B5FA                       3111 00107$:
                           0009AF  3112 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$633 ==.
                                   3113 ;	../SPL/src/stm8s_tim1.c: 592: TIM1->BKR |= TIM1_BKR_MOE;
                                   3114 ; genPointerGet
      00B5FA C6 52 6D         [ 1] 3115 	ld	a, 0x526d
                           0009B2  3116 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$634 ==.
                                   3117 ;	../SPL/src/stm8s_tim1.c: 590: if (NewState != DISABLE)
                                   3118 ; genIfx
      00B5FD 0D 03            [ 1] 3119 	tnz	(0x03, sp)
      00B5FF 26 03            [ 1] 3120 	jrne	00130$
      00B601 CC B6 0C         [ 2] 3121 	jp	00102$
      00B604                       3122 00130$:
                           0009B9  3123 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$635 ==.
                           0009B9  3124 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$636 ==.
                                   3125 ;	../SPL/src/stm8s_tim1.c: 592: TIM1->BKR |= TIM1_BKR_MOE;
                                   3126 ; genOr
      00B604 AA 80            [ 1] 3127 	or	a, #0x80
                                   3128 ; genPointerSet
      00B606 C7 52 6D         [ 1] 3129 	ld	0x526d, a
                           0009BE  3130 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$637 ==.
                                   3131 ; genGoto
      00B609 CC B6 11         [ 2] 3132 	jp	00104$
                                   3133 ; genLabel
      00B60C                       3134 00102$:
                           0009C1  3135 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$638 ==.
                           0009C1  3136 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$639 ==.
                                   3137 ;	../SPL/src/stm8s_tim1.c: 596: TIM1->BKR &= (uint8_t)(~TIM1_BKR_MOE);
                                   3138 ; genAnd
      00B60C A4 7F            [ 1] 3139 	and	a, #0x7f
                                   3140 ; genPointerSet
      00B60E C7 52 6D         [ 1] 3141 	ld	0x526d, a
                           0009C6  3142 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$640 ==.
                                   3143 ; genLabel
      00B611                       3144 00104$:
                           0009C6  3145 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$641 ==.
                                   3146 ;	../SPL/src/stm8s_tim1.c: 598: }
                                   3147 ; genEndFunction
                           0009C6  3148 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$642 ==.
                           0009C6  3149 	XG$TIM1_CtrlPWMOutputs$0$0 ==.
      00B611 81               [ 4] 3150 	ret
                           0009C7  3151 	Sstm8s_tim1$TIM1_CtrlPWMOutputs$643 ==.
                           0009C7  3152 	Sstm8s_tim1$TIM1_ITConfig$644 ==.
                                   3153 ;	../SPL/src/stm8s_tim1.c: 617: void TIM1_ITConfig(TIM1_IT_TypeDef  TIM1_IT, FunctionalState NewState)
                                   3154 ; genLabel
                                   3155 ;	-----------------------------------------
                                   3156 ;	 function TIM1_ITConfig
                                   3157 ;	-----------------------------------------
                                   3158 ;	Register assignment is optimal.
                                   3159 ;	Stack space usage: 1 bytes.
      00B612                       3160 _TIM1_ITConfig:
                           0009C7  3161 	Sstm8s_tim1$TIM1_ITConfig$645 ==.
      00B612 88               [ 1] 3162 	push	a
                           0009C8  3163 	Sstm8s_tim1$TIM1_ITConfig$646 ==.
                           0009C8  3164 	Sstm8s_tim1$TIM1_ITConfig$647 ==.
                                   3165 ;	../SPL/src/stm8s_tim1.c: 620: assert_param(IS_TIM1_IT_OK(TIM1_IT));
                                   3166 ; genIfx
      00B613 0D 04            [ 1] 3167 	tnz	(0x04, sp)
      00B615 27 03            [ 1] 3168 	jreq	00133$
      00B617 CC B6 29         [ 2] 3169 	jp	00107$
      00B61A                       3170 00133$:
                                   3171 ; skipping iCode since result will be rematerialized
                                   3172 ; skipping iCode since result will be rematerialized
                                   3173 ; genIPush
      00B61A 4B 6C            [ 1] 3174 	push	#0x6c
                           0009D1  3175 	Sstm8s_tim1$TIM1_ITConfig$648 ==.
      00B61C 4B 02            [ 1] 3176 	push	#0x02
                           0009D3  3177 	Sstm8s_tim1$TIM1_ITConfig$649 ==.
      00B61E 5F               [ 1] 3178 	clrw	x
      00B61F 89               [ 2] 3179 	pushw	x
                           0009D5  3180 	Sstm8s_tim1$TIM1_ITConfig$650 ==.
                                   3181 ; genIPush
      00B620 4B 2C            [ 1] 3182 	push	#<(___str_0+0)
                           0009D7  3183 	Sstm8s_tim1$TIM1_ITConfig$651 ==.
      00B622 4B 81            [ 1] 3184 	push	#((___str_0+0) >> 8)
                           0009D9  3185 	Sstm8s_tim1$TIM1_ITConfig$652 ==.
                                   3186 ; genCall
      00B624 CD 84 D7         [ 4] 3187 	call	_assert_failed
      00B627 5B 06            [ 2] 3188 	addw	sp, #6
                           0009DE  3189 	Sstm8s_tim1$TIM1_ITConfig$653 ==.
                                   3190 ; genLabel
      00B629                       3191 00107$:
                           0009DE  3192 	Sstm8s_tim1$TIM1_ITConfig$654 ==.
                                   3193 ;	../SPL/src/stm8s_tim1.c: 621: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3194 ; genIfx
      00B629 0D 05            [ 1] 3195 	tnz	(0x05, sp)
      00B62B 26 03            [ 1] 3196 	jrne	00134$
      00B62D CC B6 47         [ 2] 3197 	jp	00109$
      00B630                       3198 00134$:
                                   3199 ; genCmpEQorNE
      00B630 7B 05            [ 1] 3200 	ld	a, (0x05, sp)
      00B632 4A               [ 1] 3201 	dec	a
      00B633 26 03            [ 1] 3202 	jrne	00136$
      00B635 CC B6 47         [ 2] 3203 	jp	00109$
      00B638                       3204 00136$:
                           0009ED  3205 	Sstm8s_tim1$TIM1_ITConfig$655 ==.
                                   3206 ; skipping generated iCode
                                   3207 ; skipping iCode since result will be rematerialized
                                   3208 ; skipping iCode since result will be rematerialized
                                   3209 ; genIPush
      00B638 4B 6D            [ 1] 3210 	push	#0x6d
                           0009EF  3211 	Sstm8s_tim1$TIM1_ITConfig$656 ==.
      00B63A 4B 02            [ 1] 3212 	push	#0x02
                           0009F1  3213 	Sstm8s_tim1$TIM1_ITConfig$657 ==.
      00B63C 5F               [ 1] 3214 	clrw	x
      00B63D 89               [ 2] 3215 	pushw	x
                           0009F3  3216 	Sstm8s_tim1$TIM1_ITConfig$658 ==.
                                   3217 ; genIPush
      00B63E 4B 2C            [ 1] 3218 	push	#<(___str_0+0)
                           0009F5  3219 	Sstm8s_tim1$TIM1_ITConfig$659 ==.
      00B640 4B 81            [ 1] 3220 	push	#((___str_0+0) >> 8)
                           0009F7  3221 	Sstm8s_tim1$TIM1_ITConfig$660 ==.
                                   3222 ; genCall
      00B642 CD 84 D7         [ 4] 3223 	call	_assert_failed
      00B645 5B 06            [ 2] 3224 	addw	sp, #6
                           0009FC  3225 	Sstm8s_tim1$TIM1_ITConfig$661 ==.
                                   3226 ; genLabel
      00B647                       3227 00109$:
                           0009FC  3228 	Sstm8s_tim1$TIM1_ITConfig$662 ==.
                                   3229 ;	../SPL/src/stm8s_tim1.c: 626: TIM1->IER |= (uint8_t)TIM1_IT;
                                   3230 ; genPointerGet
      00B647 C6 52 54         [ 1] 3231 	ld	a, 0x5254
                           0009FF  3232 	Sstm8s_tim1$TIM1_ITConfig$663 ==.
                                   3233 ;	../SPL/src/stm8s_tim1.c: 623: if (NewState != DISABLE)
                                   3234 ; genIfx
      00B64A 0D 05            [ 1] 3235 	tnz	(0x05, sp)
      00B64C 26 03            [ 1] 3236 	jrne	00138$
      00B64E CC B6 59         [ 2] 3237 	jp	00102$
      00B651                       3238 00138$:
                           000A06  3239 	Sstm8s_tim1$TIM1_ITConfig$664 ==.
                           000A06  3240 	Sstm8s_tim1$TIM1_ITConfig$665 ==.
                                   3241 ;	../SPL/src/stm8s_tim1.c: 626: TIM1->IER |= (uint8_t)TIM1_IT;
                                   3242 ; genOr
      00B651 1A 04            [ 1] 3243 	or	a, (0x04, sp)
                                   3244 ; genPointerSet
      00B653 C7 52 54         [ 1] 3245 	ld	0x5254, a
                           000A0B  3246 	Sstm8s_tim1$TIM1_ITConfig$666 ==.
                                   3247 ; genGoto
      00B656 CC B6 65         [ 2] 3248 	jp	00104$
                                   3249 ; genLabel
      00B659                       3250 00102$:
                           000A0E  3251 	Sstm8s_tim1$TIM1_ITConfig$667 ==.
                           000A0E  3252 	Sstm8s_tim1$TIM1_ITConfig$668 ==.
                                   3253 ;	../SPL/src/stm8s_tim1.c: 631: TIM1->IER &= (uint8_t)(~(uint8_t)TIM1_IT);
                                   3254 ; genCpl
      00B659 88               [ 1] 3255 	push	a
                           000A0F  3256 	Sstm8s_tim1$TIM1_ITConfig$669 ==.
      00B65A 7B 05            [ 1] 3257 	ld	a, (0x05, sp)
      00B65C 43               [ 1] 3258 	cpl	a
      00B65D 6B 02            [ 1] 3259 	ld	(0x02, sp), a
      00B65F 84               [ 1] 3260 	pop	a
                           000A15  3261 	Sstm8s_tim1$TIM1_ITConfig$670 ==.
                                   3262 ; genAnd
      00B660 14 01            [ 1] 3263 	and	a, (0x01, sp)
                                   3264 ; genPointerSet
      00B662 C7 52 54         [ 1] 3265 	ld	0x5254, a
                           000A1A  3266 	Sstm8s_tim1$TIM1_ITConfig$671 ==.
                                   3267 ; genLabel
      00B665                       3268 00104$:
                           000A1A  3269 	Sstm8s_tim1$TIM1_ITConfig$672 ==.
                                   3270 ;	../SPL/src/stm8s_tim1.c: 633: }
                                   3271 ; genEndFunction
      00B665 84               [ 1] 3272 	pop	a
                           000A1B  3273 	Sstm8s_tim1$TIM1_ITConfig$673 ==.
                           000A1B  3274 	Sstm8s_tim1$TIM1_ITConfig$674 ==.
                           000A1B  3275 	XG$TIM1_ITConfig$0$0 ==.
      00B666 81               [ 4] 3276 	ret
                           000A1C  3277 	Sstm8s_tim1$TIM1_ITConfig$675 ==.
                           000A1C  3278 	Sstm8s_tim1$TIM1_InternalClockConfig$676 ==.
                                   3279 ;	../SPL/src/stm8s_tim1.c: 640: void TIM1_InternalClockConfig(void)
                                   3280 ; genLabel
                                   3281 ;	-----------------------------------------
                                   3282 ;	 function TIM1_InternalClockConfig
                                   3283 ;	-----------------------------------------
                                   3284 ;	Register assignment is optimal.
                                   3285 ;	Stack space usage: 0 bytes.
      00B667                       3286 _TIM1_InternalClockConfig:
                           000A1C  3287 	Sstm8s_tim1$TIM1_InternalClockConfig$677 ==.
                           000A1C  3288 	Sstm8s_tim1$TIM1_InternalClockConfig$678 ==.
                                   3289 ;	../SPL/src/stm8s_tim1.c: 643: TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_SMS);
                                   3290 ; genPointerGet
      00B667 C6 52 52         [ 1] 3291 	ld	a, 0x5252
                                   3292 ; genAnd
      00B66A A4 F8            [ 1] 3293 	and	a, #0xf8
                                   3294 ; genPointerSet
      00B66C C7 52 52         [ 1] 3295 	ld	0x5252, a
                                   3296 ; genLabel
      00B66F                       3297 00101$:
                           000A24  3298 	Sstm8s_tim1$TIM1_InternalClockConfig$679 ==.
                                   3299 ;	../SPL/src/stm8s_tim1.c: 644: }
                                   3300 ; genEndFunction
                           000A24  3301 	Sstm8s_tim1$TIM1_InternalClockConfig$680 ==.
                           000A24  3302 	XG$TIM1_InternalClockConfig$0$0 ==.
      00B66F 81               [ 4] 3303 	ret
                           000A25  3304 	Sstm8s_tim1$TIM1_InternalClockConfig$681 ==.
                           000A25  3305 	Sstm8s_tim1$TIM1_ETRClockMode1Config$682 ==.
                                   3306 ;	../SPL/src/stm8s_tim1.c: 662: void TIM1_ETRClockMode1Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3307 ; genLabel
                                   3308 ;	-----------------------------------------
                                   3309 ;	 function TIM1_ETRClockMode1Config
                                   3310 ;	-----------------------------------------
                                   3311 ;	Register assignment is optimal.
                                   3312 ;	Stack space usage: 0 bytes.
      00B670                       3313 _TIM1_ETRClockMode1Config:
                           000A25  3314 	Sstm8s_tim1$TIM1_ETRClockMode1Config$683 ==.
                           000A25  3315 	Sstm8s_tim1$TIM1_ETRClockMode1Config$684 ==.
                                   3316 ;	../SPL/src/stm8s_tim1.c: 667: assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler));
                                   3317 ; genIfx
      00B670 0D 03            [ 1] 3318 	tnz	(0x03, sp)
      00B672 26 03            [ 1] 3319 	jrne	00149$
      00B674 CC B6 A1         [ 2] 3320 	jp	00104$
      00B677                       3321 00149$:
                                   3322 ; genCmpEQorNE
      00B677 7B 03            [ 1] 3323 	ld	a, (0x03, sp)
      00B679 A1 10            [ 1] 3324 	cp	a, #0x10
      00B67B 26 03            [ 1] 3325 	jrne	00151$
      00B67D CC B6 A1         [ 2] 3326 	jp	00104$
      00B680                       3327 00151$:
                           000A35  3328 	Sstm8s_tim1$TIM1_ETRClockMode1Config$685 ==.
                                   3329 ; skipping generated iCode
                                   3330 ; genCmpEQorNE
      00B680 7B 03            [ 1] 3331 	ld	a, (0x03, sp)
      00B682 A1 20            [ 1] 3332 	cp	a, #0x20
      00B684 26 03            [ 1] 3333 	jrne	00154$
      00B686 CC B6 A1         [ 2] 3334 	jp	00104$
      00B689                       3335 00154$:
                           000A3E  3336 	Sstm8s_tim1$TIM1_ETRClockMode1Config$686 ==.
                                   3337 ; skipping generated iCode
                                   3338 ; genCmpEQorNE
      00B689 7B 03            [ 1] 3339 	ld	a, (0x03, sp)
      00B68B A1 30            [ 1] 3340 	cp	a, #0x30
      00B68D 26 03            [ 1] 3341 	jrne	00157$
      00B68F CC B6 A1         [ 2] 3342 	jp	00104$
      00B692                       3343 00157$:
                           000A47  3344 	Sstm8s_tim1$TIM1_ETRClockMode1Config$687 ==.
                                   3345 ; skipping generated iCode
                                   3346 ; skipping iCode since result will be rematerialized
                                   3347 ; skipping iCode since result will be rematerialized
                                   3348 ; genIPush
      00B692 4B 9B            [ 1] 3349 	push	#0x9b
                           000A49  3350 	Sstm8s_tim1$TIM1_ETRClockMode1Config$688 ==.
      00B694 4B 02            [ 1] 3351 	push	#0x02
                           000A4B  3352 	Sstm8s_tim1$TIM1_ETRClockMode1Config$689 ==.
      00B696 5F               [ 1] 3353 	clrw	x
      00B697 89               [ 2] 3354 	pushw	x
                           000A4D  3355 	Sstm8s_tim1$TIM1_ETRClockMode1Config$690 ==.
                                   3356 ; genIPush
      00B698 4B 2C            [ 1] 3357 	push	#<(___str_0+0)
                           000A4F  3358 	Sstm8s_tim1$TIM1_ETRClockMode1Config$691 ==.
      00B69A 4B 81            [ 1] 3359 	push	#((___str_0+0) >> 8)
                           000A51  3360 	Sstm8s_tim1$TIM1_ETRClockMode1Config$692 ==.
                                   3361 ; genCall
      00B69C CD 84 D7         [ 4] 3362 	call	_assert_failed
      00B69F 5B 06            [ 2] 3363 	addw	sp, #6
                           000A56  3364 	Sstm8s_tim1$TIM1_ETRClockMode1Config$693 ==.
                                   3365 ; genLabel
      00B6A1                       3366 00104$:
                           000A56  3367 	Sstm8s_tim1$TIM1_ETRClockMode1Config$694 ==.
                                   3368 ;	../SPL/src/stm8s_tim1.c: 668: assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity));
                                   3369 ; genCmpEQorNE
      00B6A1 7B 04            [ 1] 3370 	ld	a, (0x04, sp)
      00B6A3 A1 80            [ 1] 3371 	cp	a, #0x80
      00B6A5 26 03            [ 1] 3372 	jrne	00160$
      00B6A7 CC B6 C0         [ 2] 3373 	jp	00115$
      00B6AA                       3374 00160$:
                           000A5F  3375 	Sstm8s_tim1$TIM1_ETRClockMode1Config$695 ==.
                                   3376 ; skipping generated iCode
                                   3377 ; genIfx
      00B6AA 0D 04            [ 1] 3378 	tnz	(0x04, sp)
      00B6AC 26 03            [ 1] 3379 	jrne	00162$
      00B6AE CC B6 C0         [ 2] 3380 	jp	00115$
      00B6B1                       3381 00162$:
                                   3382 ; skipping iCode since result will be rematerialized
                                   3383 ; skipping iCode since result will be rematerialized
                                   3384 ; genIPush
      00B6B1 4B 9C            [ 1] 3385 	push	#0x9c
                           000A68  3386 	Sstm8s_tim1$TIM1_ETRClockMode1Config$696 ==.
      00B6B3 4B 02            [ 1] 3387 	push	#0x02
                           000A6A  3388 	Sstm8s_tim1$TIM1_ETRClockMode1Config$697 ==.
      00B6B5 5F               [ 1] 3389 	clrw	x
      00B6B6 89               [ 2] 3390 	pushw	x
                           000A6C  3391 	Sstm8s_tim1$TIM1_ETRClockMode1Config$698 ==.
                                   3392 ; genIPush
      00B6B7 4B 2C            [ 1] 3393 	push	#<(___str_0+0)
                           000A6E  3394 	Sstm8s_tim1$TIM1_ETRClockMode1Config$699 ==.
      00B6B9 4B 81            [ 1] 3395 	push	#((___str_0+0) >> 8)
                           000A70  3396 	Sstm8s_tim1$TIM1_ETRClockMode1Config$700 ==.
                                   3397 ; genCall
      00B6BB CD 84 D7         [ 4] 3398 	call	_assert_failed
      00B6BE 5B 06            [ 2] 3399 	addw	sp, #6
                           000A75  3400 	Sstm8s_tim1$TIM1_ETRClockMode1Config$701 ==.
                                   3401 ; genLabel
      00B6C0                       3402 00115$:
                           000A75  3403 	Sstm8s_tim1$TIM1_ETRClockMode1Config$702 ==.
                                   3404 ;	../SPL/src/stm8s_tim1.c: 671: TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
                                   3405 ; genIPush
      00B6C0 7B 05            [ 1] 3406 	ld	a, (0x05, sp)
      00B6C2 88               [ 1] 3407 	push	a
                           000A78  3408 	Sstm8s_tim1$TIM1_ETRClockMode1Config$703 ==.
                                   3409 ; genIPush
      00B6C3 7B 05            [ 1] 3410 	ld	a, (0x05, sp)
      00B6C5 88               [ 1] 3411 	push	a
                           000A7B  3412 	Sstm8s_tim1$TIM1_ETRClockMode1Config$704 ==.
                                   3413 ; genIPush
      00B6C6 7B 05            [ 1] 3414 	ld	a, (0x05, sp)
      00B6C8 88               [ 1] 3415 	push	a
                           000A7E  3416 	Sstm8s_tim1$TIM1_ETRClockMode1Config$705 ==.
                                   3417 ; genCall
      00B6C9 CD B7 40         [ 4] 3418 	call	_TIM1_ETRConfig
      00B6CC 5B 03            [ 2] 3419 	addw	sp, #3
                           000A83  3420 	Sstm8s_tim1$TIM1_ETRClockMode1Config$706 ==.
                           000A83  3421 	Sstm8s_tim1$TIM1_ETRClockMode1Config$707 ==.
                                   3422 ;	../SPL/src/stm8s_tim1.c: 674: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~(uint8_t)(TIM1_SMCR_SMS | TIM1_SMCR_TS )))
                                   3423 ; genPointerGet
      00B6CE C6 52 52         [ 1] 3424 	ld	a, 0x5252
                                   3425 ; genAnd
      00B6D1 A4 88            [ 1] 3426 	and	a, #0x88
                                   3427 ; genOr
      00B6D3 AA 77            [ 1] 3428 	or	a, #0x77
                                   3429 ; genPointerSet
      00B6D5 C7 52 52         [ 1] 3430 	ld	0x5252, a
                                   3431 ; genLabel
      00B6D8                       3432 00101$:
                           000A8D  3433 	Sstm8s_tim1$TIM1_ETRClockMode1Config$708 ==.
                                   3434 ;	../SPL/src/stm8s_tim1.c: 676: }
                                   3435 ; genEndFunction
                           000A8D  3436 	Sstm8s_tim1$TIM1_ETRClockMode1Config$709 ==.
                           000A8D  3437 	XG$TIM1_ETRClockMode1Config$0$0 ==.
      00B6D8 81               [ 4] 3438 	ret
                           000A8E  3439 	Sstm8s_tim1$TIM1_ETRClockMode1Config$710 ==.
                           000A8E  3440 	Sstm8s_tim1$TIM1_ETRClockMode2Config$711 ==.
                                   3441 ;	../SPL/src/stm8s_tim1.c: 694: void TIM1_ETRClockMode2Config(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3442 ; genLabel
                                   3443 ;	-----------------------------------------
                                   3444 ;	 function TIM1_ETRClockMode2Config
                                   3445 ;	-----------------------------------------
                                   3446 ;	Register assignment is optimal.
                                   3447 ;	Stack space usage: 0 bytes.
      00B6D9                       3448 _TIM1_ETRClockMode2Config:
                           000A8E  3449 	Sstm8s_tim1$TIM1_ETRClockMode2Config$712 ==.
                           000A8E  3450 	Sstm8s_tim1$TIM1_ETRClockMode2Config$713 ==.
                                   3451 ;	../SPL/src/stm8s_tim1.c: 699: assert_param(IS_TIM1_EXT_PRESCALER_OK(TIM1_ExtTRGPrescaler));
                                   3452 ; genIfx
      00B6D9 0D 03            [ 1] 3453 	tnz	(0x03, sp)
      00B6DB 26 03            [ 1] 3454 	jrne	00149$
      00B6DD CC B7 0A         [ 2] 3455 	jp	00104$
      00B6E0                       3456 00149$:
                                   3457 ; genCmpEQorNE
      00B6E0 7B 03            [ 1] 3458 	ld	a, (0x03, sp)
      00B6E2 A1 10            [ 1] 3459 	cp	a, #0x10
      00B6E4 26 03            [ 1] 3460 	jrne	00151$
      00B6E6 CC B7 0A         [ 2] 3461 	jp	00104$
      00B6E9                       3462 00151$:
                           000A9E  3463 	Sstm8s_tim1$TIM1_ETRClockMode2Config$714 ==.
                                   3464 ; skipping generated iCode
                                   3465 ; genCmpEQorNE
      00B6E9 7B 03            [ 1] 3466 	ld	a, (0x03, sp)
      00B6EB A1 20            [ 1] 3467 	cp	a, #0x20
      00B6ED 26 03            [ 1] 3468 	jrne	00154$
      00B6EF CC B7 0A         [ 2] 3469 	jp	00104$
      00B6F2                       3470 00154$:
                           000AA7  3471 	Sstm8s_tim1$TIM1_ETRClockMode2Config$715 ==.
                                   3472 ; skipping generated iCode
                                   3473 ; genCmpEQorNE
      00B6F2 7B 03            [ 1] 3474 	ld	a, (0x03, sp)
      00B6F4 A1 30            [ 1] 3475 	cp	a, #0x30
      00B6F6 26 03            [ 1] 3476 	jrne	00157$
      00B6F8 CC B7 0A         [ 2] 3477 	jp	00104$
      00B6FB                       3478 00157$:
                           000AB0  3479 	Sstm8s_tim1$TIM1_ETRClockMode2Config$716 ==.
                                   3480 ; skipping generated iCode
                                   3481 ; skipping iCode since result will be rematerialized
                                   3482 ; skipping iCode since result will be rematerialized
                                   3483 ; genIPush
      00B6FB 4B BB            [ 1] 3484 	push	#0xbb
                           000AB2  3485 	Sstm8s_tim1$TIM1_ETRClockMode2Config$717 ==.
      00B6FD 4B 02            [ 1] 3486 	push	#0x02
                           000AB4  3487 	Sstm8s_tim1$TIM1_ETRClockMode2Config$718 ==.
      00B6FF 5F               [ 1] 3488 	clrw	x
      00B700 89               [ 2] 3489 	pushw	x
                           000AB6  3490 	Sstm8s_tim1$TIM1_ETRClockMode2Config$719 ==.
                                   3491 ; genIPush
      00B701 4B 2C            [ 1] 3492 	push	#<(___str_0+0)
                           000AB8  3493 	Sstm8s_tim1$TIM1_ETRClockMode2Config$720 ==.
      00B703 4B 81            [ 1] 3494 	push	#((___str_0+0) >> 8)
                           000ABA  3495 	Sstm8s_tim1$TIM1_ETRClockMode2Config$721 ==.
                                   3496 ; genCall
      00B705 CD 84 D7         [ 4] 3497 	call	_assert_failed
      00B708 5B 06            [ 2] 3498 	addw	sp, #6
                           000ABF  3499 	Sstm8s_tim1$TIM1_ETRClockMode2Config$722 ==.
                                   3500 ; genLabel
      00B70A                       3501 00104$:
                           000ABF  3502 	Sstm8s_tim1$TIM1_ETRClockMode2Config$723 ==.
                                   3503 ;	../SPL/src/stm8s_tim1.c: 700: assert_param(IS_TIM1_EXT_POLARITY_OK(TIM1_ExtTRGPolarity));
                                   3504 ; genCmpEQorNE
      00B70A 7B 04            [ 1] 3505 	ld	a, (0x04, sp)
      00B70C A1 80            [ 1] 3506 	cp	a, #0x80
      00B70E 26 03            [ 1] 3507 	jrne	00160$
      00B710 CC B7 29         [ 2] 3508 	jp	00115$
      00B713                       3509 00160$:
                           000AC8  3510 	Sstm8s_tim1$TIM1_ETRClockMode2Config$724 ==.
                                   3511 ; skipping generated iCode
                                   3512 ; genIfx
      00B713 0D 04            [ 1] 3513 	tnz	(0x04, sp)
      00B715 26 03            [ 1] 3514 	jrne	00162$
      00B717 CC B7 29         [ 2] 3515 	jp	00115$
      00B71A                       3516 00162$:
                                   3517 ; skipping iCode since result will be rematerialized
                                   3518 ; skipping iCode since result will be rematerialized
                                   3519 ; genIPush
      00B71A 4B BC            [ 1] 3520 	push	#0xbc
                           000AD1  3521 	Sstm8s_tim1$TIM1_ETRClockMode2Config$725 ==.
      00B71C 4B 02            [ 1] 3522 	push	#0x02
                           000AD3  3523 	Sstm8s_tim1$TIM1_ETRClockMode2Config$726 ==.
      00B71E 5F               [ 1] 3524 	clrw	x
      00B71F 89               [ 2] 3525 	pushw	x
                           000AD5  3526 	Sstm8s_tim1$TIM1_ETRClockMode2Config$727 ==.
                                   3527 ; genIPush
      00B720 4B 2C            [ 1] 3528 	push	#<(___str_0+0)
                           000AD7  3529 	Sstm8s_tim1$TIM1_ETRClockMode2Config$728 ==.
      00B722 4B 81            [ 1] 3530 	push	#((___str_0+0) >> 8)
                           000AD9  3531 	Sstm8s_tim1$TIM1_ETRClockMode2Config$729 ==.
                                   3532 ; genCall
      00B724 CD 84 D7         [ 4] 3533 	call	_assert_failed
      00B727 5B 06            [ 2] 3534 	addw	sp, #6
                           000ADE  3535 	Sstm8s_tim1$TIM1_ETRClockMode2Config$730 ==.
                                   3536 ; genLabel
      00B729                       3537 00115$:
                           000ADE  3538 	Sstm8s_tim1$TIM1_ETRClockMode2Config$731 ==.
                                   3539 ;	../SPL/src/stm8s_tim1.c: 703: TIM1_ETRConfig(TIM1_ExtTRGPrescaler, TIM1_ExtTRGPolarity, ExtTRGFilter);
                                   3540 ; genIPush
      00B729 7B 05            [ 1] 3541 	ld	a, (0x05, sp)
      00B72B 88               [ 1] 3542 	push	a
                           000AE1  3543 	Sstm8s_tim1$TIM1_ETRClockMode2Config$732 ==.
                                   3544 ; genIPush
      00B72C 7B 05            [ 1] 3545 	ld	a, (0x05, sp)
      00B72E 88               [ 1] 3546 	push	a
                           000AE4  3547 	Sstm8s_tim1$TIM1_ETRClockMode2Config$733 ==.
                                   3548 ; genIPush
      00B72F 7B 05            [ 1] 3549 	ld	a, (0x05, sp)
      00B731 88               [ 1] 3550 	push	a
                           000AE7  3551 	Sstm8s_tim1$TIM1_ETRClockMode2Config$734 ==.
                                   3552 ; genCall
      00B732 CD B7 40         [ 4] 3553 	call	_TIM1_ETRConfig
      00B735 5B 03            [ 2] 3554 	addw	sp, #3
                           000AEC  3555 	Sstm8s_tim1$TIM1_ETRClockMode2Config$735 ==.
                           000AEC  3556 	Sstm8s_tim1$TIM1_ETRClockMode2Config$736 ==.
                                   3557 ;	../SPL/src/stm8s_tim1.c: 706: TIM1->ETR |= TIM1_ETR_ECE;
                                   3558 ; genPointerGet
      00B737 C6 52 53         [ 1] 3559 	ld	a, 0x5253
                                   3560 ; genOr
      00B73A AA 40            [ 1] 3561 	or	a, #0x40
                                   3562 ; genPointerSet
      00B73C C7 52 53         [ 1] 3563 	ld	0x5253, a
                                   3564 ; genLabel
      00B73F                       3565 00101$:
                           000AF4  3566 	Sstm8s_tim1$TIM1_ETRClockMode2Config$737 ==.
                                   3567 ;	../SPL/src/stm8s_tim1.c: 707: }
                                   3568 ; genEndFunction
                           000AF4  3569 	Sstm8s_tim1$TIM1_ETRClockMode2Config$738 ==.
                           000AF4  3570 	XG$TIM1_ETRClockMode2Config$0$0 ==.
      00B73F 81               [ 4] 3571 	ret
                           000AF5  3572 	Sstm8s_tim1$TIM1_ETRClockMode2Config$739 ==.
                           000AF5  3573 	Sstm8s_tim1$TIM1_ETRConfig$740 ==.
                                   3574 ;	../SPL/src/stm8s_tim1.c: 725: void TIM1_ETRConfig(TIM1_ExtTRGPSC_TypeDef TIM1_ExtTRGPrescaler,
                                   3575 ; genLabel
                                   3576 ;	-----------------------------------------
                                   3577 ;	 function TIM1_ETRConfig
                                   3578 ;	-----------------------------------------
                                   3579 ;	Register assignment is optimal.
                                   3580 ;	Stack space usage: 1 bytes.
      00B740                       3581 _TIM1_ETRConfig:
                           000AF5  3582 	Sstm8s_tim1$TIM1_ETRConfig$741 ==.
      00B740 88               [ 1] 3583 	push	a
                           000AF6  3584 	Sstm8s_tim1$TIM1_ETRConfig$742 ==.
                           000AF6  3585 	Sstm8s_tim1$TIM1_ETRConfig$743 ==.
                                   3586 ;	../SPL/src/stm8s_tim1.c: 730: assert_param(IS_TIM1_EXT_TRG_FILTER_OK(ExtTRGFilter));
                                   3587 ; genCmp
                                   3588 ; genCmpTop
      00B741 7B 06            [ 1] 3589 	ld	a, (0x06, sp)
      00B743 A1 0F            [ 1] 3590 	cp	a, #0x0f
      00B745 22 03            [ 1] 3591 	jrugt	00110$
      00B747 CC B7 59         [ 2] 3592 	jp	00104$
      00B74A                       3593 00110$:
                                   3594 ; skipping generated iCode
                                   3595 ; skipping iCode since result will be rematerialized
                                   3596 ; skipping iCode since result will be rematerialized
                                   3597 ; genIPush
      00B74A 4B DA            [ 1] 3598 	push	#0xda
                           000B01  3599 	Sstm8s_tim1$TIM1_ETRConfig$744 ==.
      00B74C 4B 02            [ 1] 3600 	push	#0x02
                           000B03  3601 	Sstm8s_tim1$TIM1_ETRConfig$745 ==.
      00B74E 5F               [ 1] 3602 	clrw	x
      00B74F 89               [ 2] 3603 	pushw	x
                           000B05  3604 	Sstm8s_tim1$TIM1_ETRConfig$746 ==.
                                   3605 ; genIPush
      00B750 4B 2C            [ 1] 3606 	push	#<(___str_0+0)
                           000B07  3607 	Sstm8s_tim1$TIM1_ETRConfig$747 ==.
      00B752 4B 81            [ 1] 3608 	push	#((___str_0+0) >> 8)
                           000B09  3609 	Sstm8s_tim1$TIM1_ETRConfig$748 ==.
                                   3610 ; genCall
      00B754 CD 84 D7         [ 4] 3611 	call	_assert_failed
      00B757 5B 06            [ 2] 3612 	addw	sp, #6
                           000B0E  3613 	Sstm8s_tim1$TIM1_ETRConfig$749 ==.
                                   3614 ; genLabel
      00B759                       3615 00104$:
                           000B0E  3616 	Sstm8s_tim1$TIM1_ETRConfig$750 ==.
                                   3617 ;	../SPL/src/stm8s_tim1.c: 732: TIM1->ETR |= (uint8_t)((uint8_t)(TIM1_ExtTRGPrescaler | (uint8_t)TIM1_ExtTRGPolarity )|
                                   3618 ; genPointerGet
      00B759 C6 52 53         [ 1] 3619 	ld	a, 0x5253
      00B75C 6B 01            [ 1] 3620 	ld	(0x01, sp), a
                                   3621 ; genOr
      00B75E 7B 04            [ 1] 3622 	ld	a, (0x04, sp)
      00B760 1A 05            [ 1] 3623 	or	a, (0x05, sp)
                           000B17  3624 	Sstm8s_tim1$TIM1_ETRConfig$751 ==.
                                   3625 ;	../SPL/src/stm8s_tim1.c: 733: (uint8_t)ExtTRGFilter );
                                   3626 ; genOr
      00B762 1A 06            [ 1] 3627 	or	a, (0x06, sp)
                                   3628 ; genOr
      00B764 1A 01            [ 1] 3629 	or	a, (0x01, sp)
                                   3630 ; genPointerSet
      00B766 C7 52 53         [ 1] 3631 	ld	0x5253, a
                                   3632 ; genLabel
      00B769                       3633 00101$:
                           000B1E  3634 	Sstm8s_tim1$TIM1_ETRConfig$752 ==.
                                   3635 ;	../SPL/src/stm8s_tim1.c: 734: }
                                   3636 ; genEndFunction
      00B769 84               [ 1] 3637 	pop	a
                           000B1F  3638 	Sstm8s_tim1$TIM1_ETRConfig$753 ==.
                           000B1F  3639 	Sstm8s_tim1$TIM1_ETRConfig$754 ==.
                           000B1F  3640 	XG$TIM1_ETRConfig$0$0 ==.
      00B76A 81               [ 4] 3641 	ret
                           000B20  3642 	Sstm8s_tim1$TIM1_ETRConfig$755 ==.
                           000B20  3643 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$756 ==.
                                   3644 ;	../SPL/src/stm8s_tim1.c: 751: void TIM1_TIxExternalClockConfig(TIM1_TIxExternalCLK1Source_TypeDef TIM1_TIxExternalCLKSource,
                                   3645 ; genLabel
                                   3646 ;	-----------------------------------------
                                   3647 ;	 function TIM1_TIxExternalClockConfig
                                   3648 ;	-----------------------------------------
                                   3649 ;	Register assignment might be sub-optimal.
                                   3650 ;	Stack space usage: 1 bytes.
      00B76B                       3651 _TIM1_TIxExternalClockConfig:
                           000B20  3652 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$757 ==.
      00B76B 88               [ 1] 3653 	push	a
                           000B21  3654 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$758 ==.
                           000B21  3655 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$759 ==.
                                   3656 ;	../SPL/src/stm8s_tim1.c: 756: assert_param(IS_TIM1_TIXCLK_SOURCE_OK(TIM1_TIxExternalCLKSource));
                                   3657 ; genCmpEQorNE
      00B76C 7B 04            [ 1] 3658 	ld	a, (0x04, sp)
      00B76E A1 60            [ 1] 3659 	cp	a, #0x60
      00B770 26 07            [ 1] 3660 	jrne	00157$
      00B772 A6 01            [ 1] 3661 	ld	a, #0x01
      00B774 6B 01            [ 1] 3662 	ld	(0x01, sp), a
      00B776 CC B7 7B         [ 2] 3663 	jp	00158$
      00B779                       3664 00157$:
      00B779 0F 01            [ 1] 3665 	clr	(0x01, sp)
      00B77B                       3666 00158$:
                           000B30  3667 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$760 ==.
                                   3668 ; genCmpEQorNE
      00B77B 7B 04            [ 1] 3669 	ld	a, (0x04, sp)
      00B77D A1 40            [ 1] 3670 	cp	a, #0x40
      00B77F 26 03            [ 1] 3671 	jrne	00160$
      00B781 CC B7 A3         [ 2] 3672 	jp	00107$
      00B784                       3673 00160$:
                           000B39  3674 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$761 ==.
                                   3675 ; skipping generated iCode
                                   3676 ; genIfx
      00B784 0D 01            [ 1] 3677 	tnz	(0x01, sp)
      00B786 27 03            [ 1] 3678 	jreq	00162$
      00B788 CC B7 A3         [ 2] 3679 	jp	00107$
      00B78B                       3680 00162$:
                                   3681 ; genCmpEQorNE
      00B78B 7B 04            [ 1] 3682 	ld	a, (0x04, sp)
      00B78D A1 50            [ 1] 3683 	cp	a, #0x50
      00B78F 26 03            [ 1] 3684 	jrne	00164$
      00B791 CC B7 A3         [ 2] 3685 	jp	00107$
      00B794                       3686 00164$:
                           000B49  3687 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$762 ==.
                                   3688 ; skipping generated iCode
                                   3689 ; skipping iCode since result will be rematerialized
                                   3690 ; skipping iCode since result will be rematerialized
                                   3691 ; genIPush
      00B794 4B F4            [ 1] 3692 	push	#0xf4
                           000B4B  3693 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$763 ==.
      00B796 4B 02            [ 1] 3694 	push	#0x02
                           000B4D  3695 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$764 ==.
      00B798 5F               [ 1] 3696 	clrw	x
      00B799 89               [ 2] 3697 	pushw	x
                           000B4F  3698 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$765 ==.
                                   3699 ; genIPush
      00B79A 4B 2C            [ 1] 3700 	push	#<(___str_0+0)
                           000B51  3701 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$766 ==.
      00B79C 4B 81            [ 1] 3702 	push	#((___str_0+0) >> 8)
                           000B53  3703 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$767 ==.
                                   3704 ; genCall
      00B79E CD 84 D7         [ 4] 3705 	call	_assert_failed
      00B7A1 5B 06            [ 2] 3706 	addw	sp, #6
                           000B58  3707 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$768 ==.
                                   3708 ; genLabel
      00B7A3                       3709 00107$:
                           000B58  3710 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$769 ==.
                                   3711 ;	../SPL/src/stm8s_tim1.c: 757: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_ICPolarity));
                                   3712 ; genIfx
      00B7A3 0D 05            [ 1] 3713 	tnz	(0x05, sp)
      00B7A5 26 03            [ 1] 3714 	jrne	00166$
      00B7A7 CC B7 C1         [ 2] 3715 	jp	00115$
      00B7AA                       3716 00166$:
                                   3717 ; genCmpEQorNE
      00B7AA 7B 05            [ 1] 3718 	ld	a, (0x05, sp)
      00B7AC 4A               [ 1] 3719 	dec	a
      00B7AD 26 03            [ 1] 3720 	jrne	00168$
      00B7AF CC B7 C1         [ 2] 3721 	jp	00115$
      00B7B2                       3722 00168$:
                           000B67  3723 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$770 ==.
                                   3724 ; skipping generated iCode
                                   3725 ; skipping iCode since result will be rematerialized
                                   3726 ; skipping iCode since result will be rematerialized
                                   3727 ; genIPush
      00B7B2 4B F5            [ 1] 3728 	push	#0xf5
                           000B69  3729 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$771 ==.
      00B7B4 4B 02            [ 1] 3730 	push	#0x02
                           000B6B  3731 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$772 ==.
      00B7B6 5F               [ 1] 3732 	clrw	x
      00B7B7 89               [ 2] 3733 	pushw	x
                           000B6D  3734 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$773 ==.
                                   3735 ; genIPush
      00B7B8 4B 2C            [ 1] 3736 	push	#<(___str_0+0)
                           000B6F  3737 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$774 ==.
      00B7BA 4B 81            [ 1] 3738 	push	#((___str_0+0) >> 8)
                           000B71  3739 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$775 ==.
                                   3740 ; genCall
      00B7BC CD 84 D7         [ 4] 3741 	call	_assert_failed
      00B7BF 5B 06            [ 2] 3742 	addw	sp, #6
                           000B76  3743 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$776 ==.
                                   3744 ; genLabel
      00B7C1                       3745 00115$:
                           000B76  3746 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$777 ==.
                                   3747 ;	../SPL/src/stm8s_tim1.c: 758: assert_param(IS_TIM1_IC_FILTER_OK(ICFilter));
                                   3748 ; genCmp
                                   3749 ; genCmpTop
      00B7C1 7B 06            [ 1] 3750 	ld	a, (0x06, sp)
      00B7C3 A1 0F            [ 1] 3751 	cp	a, #0x0f
      00B7C5 22 03            [ 1] 3752 	jrugt	00170$
      00B7C7 CC B7 D9         [ 2] 3753 	jp	00120$
      00B7CA                       3754 00170$:
                                   3755 ; skipping generated iCode
                                   3756 ; skipping iCode since result will be rematerialized
                                   3757 ; skipping iCode since result will be rematerialized
                                   3758 ; genIPush
      00B7CA 4B F6            [ 1] 3759 	push	#0xf6
                           000B81  3760 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$778 ==.
      00B7CC 4B 02            [ 1] 3761 	push	#0x02
                           000B83  3762 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$779 ==.
      00B7CE 5F               [ 1] 3763 	clrw	x
      00B7CF 89               [ 2] 3764 	pushw	x
                           000B85  3765 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$780 ==.
                                   3766 ; genIPush
      00B7D0 4B 2C            [ 1] 3767 	push	#<(___str_0+0)
                           000B87  3768 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$781 ==.
      00B7D2 4B 81            [ 1] 3769 	push	#((___str_0+0) >> 8)
                           000B89  3770 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$782 ==.
                                   3771 ; genCall
      00B7D4 CD 84 D7         [ 4] 3772 	call	_assert_failed
      00B7D7 5B 06            [ 2] 3773 	addw	sp, #6
                           000B8E  3774 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$783 ==.
                                   3775 ; genLabel
      00B7D9                       3776 00120$:
                           000B8E  3777 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$784 ==.
                                   3778 ;	../SPL/src/stm8s_tim1.c: 761: if (TIM1_TIxExternalCLKSource == TIM1_TIXEXTERNALCLK1SOURCE_TI2)
                                   3779 ; genAssign
      00B7D9 7B 01            [ 1] 3780 	ld	a, (0x01, sp)
                                   3781 ; genIfx
      00B7DB 4D               [ 1] 3782 	tnz	a
      00B7DC 26 03            [ 1] 3783 	jrne	00171$
      00B7DE CC B7 F1         [ 2] 3784 	jp	00102$
      00B7E1                       3785 00171$:
                           000B96  3786 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$785 ==.
                           000B96  3787 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$786 ==.
                                   3788 ;	../SPL/src/stm8s_tim1.c: 763: TI2_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter);
                                   3789 ; genIPush
      00B7E1 7B 06            [ 1] 3790 	ld	a, (0x06, sp)
      00B7E3 88               [ 1] 3791 	push	a
                           000B99  3792 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$787 ==.
                                   3793 ; genIPush
      00B7E4 4B 01            [ 1] 3794 	push	#0x01
                           000B9B  3795 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$788 ==.
                                   3796 ; genIPush
      00B7E6 7B 07            [ 1] 3797 	ld	a, (0x07, sp)
      00B7E8 88               [ 1] 3798 	push	a
                           000B9E  3799 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$789 ==.
                                   3800 ; genCall
      00B7E9 CD C5 DC         [ 4] 3801 	call	_TI2_Config
      00B7EC 5B 03            [ 2] 3802 	addw	sp, #3
                           000BA3  3803 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$790 ==.
                           000BA3  3804 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$791 ==.
                                   3805 ; genGoto
      00B7EE CC B7 FE         [ 2] 3806 	jp	00103$
                                   3807 ; genLabel
      00B7F1                       3808 00102$:
                           000BA6  3809 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$792 ==.
                           000BA6  3810 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$793 ==.
                                   3811 ;	../SPL/src/stm8s_tim1.c: 767: TI1_Config((uint8_t)TIM1_ICPolarity, (uint8_t)TIM1_ICSELECTION_DIRECTTI, (uint8_t)ICFilter);
                                   3812 ; genIPush
      00B7F1 7B 06            [ 1] 3813 	ld	a, (0x06, sp)
      00B7F3 88               [ 1] 3814 	push	a
                           000BA9  3815 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$794 ==.
                                   3816 ; genIPush
      00B7F4 4B 01            [ 1] 3817 	push	#0x01
                           000BAB  3818 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$795 ==.
                                   3819 ; genIPush
      00B7F6 7B 07            [ 1] 3820 	ld	a, (0x07, sp)
      00B7F8 88               [ 1] 3821 	push	a
                           000BAE  3822 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$796 ==.
                                   3823 ; genCall
      00B7F9 CD C5 9F         [ 4] 3824 	call	_TI1_Config
      00B7FC 5B 03            [ 2] 3825 	addw	sp, #3
                           000BB3  3826 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$797 ==.
                           000BB3  3827 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$798 ==.
                                   3828 ; genLabel
      00B7FE                       3829 00103$:
                           000BB3  3830 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$799 ==.
                                   3831 ;	../SPL/src/stm8s_tim1.c: 771: TIM1_SelectInputTrigger((TIM1_TS_TypeDef)TIM1_TIxExternalCLKSource);
                                   3832 ; genIPush
      00B7FE 7B 04            [ 1] 3833 	ld	a, (0x04, sp)
      00B800 88               [ 1] 3834 	push	a
                           000BB6  3835 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$800 ==.
                                   3836 ; genCall
      00B801 CD B8 0F         [ 4] 3837 	call	_TIM1_SelectInputTrigger
      00B804 84               [ 1] 3838 	pop	a
                           000BBA  3839 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$801 ==.
                           000BBA  3840 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$802 ==.
                                   3841 ;	../SPL/src/stm8s_tim1.c: 774: TIM1->SMCR |= (uint8_t)(TIM1_SLAVEMODE_EXTERNAL1);
                                   3842 ; genPointerGet
      00B805 C6 52 52         [ 1] 3843 	ld	a, 0x5252
                                   3844 ; genOr
      00B808 AA 07            [ 1] 3845 	or	a, #0x07
                                   3846 ; genPointerSet
      00B80A C7 52 52         [ 1] 3847 	ld	0x5252, a
                                   3848 ; genLabel
      00B80D                       3849 00104$:
                           000BC2  3850 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$803 ==.
                                   3851 ;	../SPL/src/stm8s_tim1.c: 775: }
                                   3852 ; genEndFunction
      00B80D 84               [ 1] 3853 	pop	a
                           000BC3  3854 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$804 ==.
                           000BC3  3855 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$805 ==.
                           000BC3  3856 	XG$TIM1_TIxExternalClockConfig$0$0 ==.
      00B80E 81               [ 4] 3857 	ret
                           000BC4  3858 	Sstm8s_tim1$TIM1_TIxExternalClockConfig$806 ==.
                           000BC4  3859 	Sstm8s_tim1$TIM1_SelectInputTrigger$807 ==.
                                   3860 ;	../SPL/src/stm8s_tim1.c: 787: void TIM1_SelectInputTrigger(TIM1_TS_TypeDef TIM1_InputTriggerSource)
                                   3861 ; genLabel
                                   3862 ;	-----------------------------------------
                                   3863 ;	 function TIM1_SelectInputTrigger
                                   3864 ;	-----------------------------------------
                                   3865 ;	Register assignment is optimal.
                                   3866 ;	Stack space usage: 0 bytes.
      00B80F                       3867 _TIM1_SelectInputTrigger:
                           000BC4  3868 	Sstm8s_tim1$TIM1_SelectInputTrigger$808 ==.
                           000BC4  3869 	Sstm8s_tim1$TIM1_SelectInputTrigger$809 ==.
                                   3870 ;	../SPL/src/stm8s_tim1.c: 790: assert_param(IS_TIM1_TRIGGER_SELECTION_OK(TIM1_InputTriggerSource));
                                   3871 ; genCmpEQorNE
      00B80F 7B 03            [ 1] 3872 	ld	a, (0x03, sp)
      00B811 A1 40            [ 1] 3873 	cp	a, #0x40
      00B813 26 03            [ 1] 3874 	jrne	00151$
      00B815 CC B8 52         [ 2] 3875 	jp	00104$
      00B818                       3876 00151$:
                           000BCD  3877 	Sstm8s_tim1$TIM1_SelectInputTrigger$810 ==.
                                   3878 ; skipping generated iCode
                                   3879 ; genCmpEQorNE
      00B818 7B 03            [ 1] 3880 	ld	a, (0x03, sp)
      00B81A A1 50            [ 1] 3881 	cp	a, #0x50
      00B81C 26 03            [ 1] 3882 	jrne	00154$
      00B81E CC B8 52         [ 2] 3883 	jp	00104$
      00B821                       3884 00154$:
                           000BD6  3885 	Sstm8s_tim1$TIM1_SelectInputTrigger$811 ==.
                                   3886 ; skipping generated iCode
                                   3887 ; genCmpEQorNE
      00B821 7B 03            [ 1] 3888 	ld	a, (0x03, sp)
      00B823 A1 60            [ 1] 3889 	cp	a, #0x60
      00B825 26 03            [ 1] 3890 	jrne	00157$
      00B827 CC B8 52         [ 2] 3891 	jp	00104$
      00B82A                       3892 00157$:
                           000BDF  3893 	Sstm8s_tim1$TIM1_SelectInputTrigger$812 ==.
                                   3894 ; skipping generated iCode
                                   3895 ; genCmpEQorNE
      00B82A 7B 03            [ 1] 3896 	ld	a, (0x03, sp)
      00B82C A1 70            [ 1] 3897 	cp	a, #0x70
      00B82E 26 03            [ 1] 3898 	jrne	00160$
      00B830 CC B8 52         [ 2] 3899 	jp	00104$
      00B833                       3900 00160$:
                           000BE8  3901 	Sstm8s_tim1$TIM1_SelectInputTrigger$813 ==.
                                   3902 ; skipping generated iCode
                                   3903 ; genCmpEQorNE
      00B833 7B 03            [ 1] 3904 	ld	a, (0x03, sp)
      00B835 A1 30            [ 1] 3905 	cp	a, #0x30
      00B837 26 03            [ 1] 3906 	jrne	00163$
      00B839 CC B8 52         [ 2] 3907 	jp	00104$
      00B83C                       3908 00163$:
                           000BF1  3909 	Sstm8s_tim1$TIM1_SelectInputTrigger$814 ==.
                                   3910 ; skipping generated iCode
                                   3911 ; genIfx
      00B83C 0D 03            [ 1] 3912 	tnz	(0x03, sp)
      00B83E 26 03            [ 1] 3913 	jrne	00165$
      00B840 CC B8 52         [ 2] 3914 	jp	00104$
      00B843                       3915 00165$:
                                   3916 ; skipping iCode since result will be rematerialized
                                   3917 ; skipping iCode since result will be rematerialized
                                   3918 ; genIPush
      00B843 4B 16            [ 1] 3919 	push	#0x16
                           000BFA  3920 	Sstm8s_tim1$TIM1_SelectInputTrigger$815 ==.
      00B845 4B 03            [ 1] 3921 	push	#0x03
                           000BFC  3922 	Sstm8s_tim1$TIM1_SelectInputTrigger$816 ==.
      00B847 5F               [ 1] 3923 	clrw	x
      00B848 89               [ 2] 3924 	pushw	x
                           000BFE  3925 	Sstm8s_tim1$TIM1_SelectInputTrigger$817 ==.
                                   3926 ; genIPush
      00B849 4B 2C            [ 1] 3927 	push	#<(___str_0+0)
                           000C00  3928 	Sstm8s_tim1$TIM1_SelectInputTrigger$818 ==.
      00B84B 4B 81            [ 1] 3929 	push	#((___str_0+0) >> 8)
                           000C02  3930 	Sstm8s_tim1$TIM1_SelectInputTrigger$819 ==.
                                   3931 ; genCall
      00B84D CD 84 D7         [ 4] 3932 	call	_assert_failed
      00B850 5B 06            [ 2] 3933 	addw	sp, #6
                           000C07  3934 	Sstm8s_tim1$TIM1_SelectInputTrigger$820 ==.
                                   3935 ; genLabel
      00B852                       3936 00104$:
                           000C07  3937 	Sstm8s_tim1$TIM1_SelectInputTrigger$821 ==.
                                   3938 ;	../SPL/src/stm8s_tim1.c: 793: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_TS)) | (uint8_t)TIM1_InputTriggerSource);
                                   3939 ; genPointerGet
      00B852 C6 52 52         [ 1] 3940 	ld	a, 0x5252
                                   3941 ; genAnd
      00B855 A4 8F            [ 1] 3942 	and	a, #0x8f
                                   3943 ; genOr
      00B857 1A 03            [ 1] 3944 	or	a, (0x03, sp)
                                   3945 ; genPointerSet
      00B859 C7 52 52         [ 1] 3946 	ld	0x5252, a
                                   3947 ; genLabel
      00B85C                       3948 00101$:
                           000C11  3949 	Sstm8s_tim1$TIM1_SelectInputTrigger$822 ==.
                                   3950 ;	../SPL/src/stm8s_tim1.c: 794: }
                                   3951 ; genEndFunction
                           000C11  3952 	Sstm8s_tim1$TIM1_SelectInputTrigger$823 ==.
                           000C11  3953 	XG$TIM1_SelectInputTrigger$0$0 ==.
      00B85C 81               [ 4] 3954 	ret
                           000C12  3955 	Sstm8s_tim1$TIM1_SelectInputTrigger$824 ==.
                           000C12  3956 	Sstm8s_tim1$TIM1_UpdateDisableConfig$825 ==.
                                   3957 ;	../SPL/src/stm8s_tim1.c: 803: void TIM1_UpdateDisableConfig(FunctionalState NewState)
                                   3958 ; genLabel
                                   3959 ;	-----------------------------------------
                                   3960 ;	 function TIM1_UpdateDisableConfig
                                   3961 ;	-----------------------------------------
                                   3962 ;	Register assignment is optimal.
                                   3963 ;	Stack space usage: 0 bytes.
      00B85D                       3964 _TIM1_UpdateDisableConfig:
                           000C12  3965 	Sstm8s_tim1$TIM1_UpdateDisableConfig$826 ==.
                           000C12  3966 	Sstm8s_tim1$TIM1_UpdateDisableConfig$827 ==.
                                   3967 ;	../SPL/src/stm8s_tim1.c: 806: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   3968 ; genIfx
      00B85D 0D 03            [ 1] 3969 	tnz	(0x03, sp)
      00B85F 26 03            [ 1] 3970 	jrne	00126$
      00B861 CC B8 7B         [ 2] 3971 	jp	00107$
      00B864                       3972 00126$:
                                   3973 ; genCmpEQorNE
      00B864 7B 03            [ 1] 3974 	ld	a, (0x03, sp)
      00B866 4A               [ 1] 3975 	dec	a
      00B867 26 03            [ 1] 3976 	jrne	00128$
      00B869 CC B8 7B         [ 2] 3977 	jp	00107$
      00B86C                       3978 00128$:
                           000C21  3979 	Sstm8s_tim1$TIM1_UpdateDisableConfig$828 ==.
                                   3980 ; skipping generated iCode
                                   3981 ; skipping iCode since result will be rematerialized
                                   3982 ; skipping iCode since result will be rematerialized
                                   3983 ; genIPush
      00B86C 4B 26            [ 1] 3984 	push	#0x26
                           000C23  3985 	Sstm8s_tim1$TIM1_UpdateDisableConfig$829 ==.
      00B86E 4B 03            [ 1] 3986 	push	#0x03
                           000C25  3987 	Sstm8s_tim1$TIM1_UpdateDisableConfig$830 ==.
      00B870 5F               [ 1] 3988 	clrw	x
      00B871 89               [ 2] 3989 	pushw	x
                           000C27  3990 	Sstm8s_tim1$TIM1_UpdateDisableConfig$831 ==.
                                   3991 ; genIPush
      00B872 4B 2C            [ 1] 3992 	push	#<(___str_0+0)
                           000C29  3993 	Sstm8s_tim1$TIM1_UpdateDisableConfig$832 ==.
      00B874 4B 81            [ 1] 3994 	push	#((___str_0+0) >> 8)
                           000C2B  3995 	Sstm8s_tim1$TIM1_UpdateDisableConfig$833 ==.
                                   3996 ; genCall
      00B876 CD 84 D7         [ 4] 3997 	call	_assert_failed
      00B879 5B 06            [ 2] 3998 	addw	sp, #6
                           000C30  3999 	Sstm8s_tim1$TIM1_UpdateDisableConfig$834 ==.
                                   4000 ; genLabel
      00B87B                       4001 00107$:
                           000C30  4002 	Sstm8s_tim1$TIM1_UpdateDisableConfig$835 ==.
                                   4003 ;	../SPL/src/stm8s_tim1.c: 811: TIM1->CR1 |= TIM1_CR1_UDIS;
                                   4004 ; genPointerGet
      00B87B C6 52 50         [ 1] 4005 	ld	a, 0x5250
                           000C33  4006 	Sstm8s_tim1$TIM1_UpdateDisableConfig$836 ==.
                                   4007 ;	../SPL/src/stm8s_tim1.c: 809: if (NewState != DISABLE)
                                   4008 ; genIfx
      00B87E 0D 03            [ 1] 4009 	tnz	(0x03, sp)
      00B880 26 03            [ 1] 4010 	jrne	00130$
      00B882 CC B8 8D         [ 2] 4011 	jp	00102$
      00B885                       4012 00130$:
                           000C3A  4013 	Sstm8s_tim1$TIM1_UpdateDisableConfig$837 ==.
                           000C3A  4014 	Sstm8s_tim1$TIM1_UpdateDisableConfig$838 ==.
                                   4015 ;	../SPL/src/stm8s_tim1.c: 811: TIM1->CR1 |= TIM1_CR1_UDIS;
                                   4016 ; genOr
      00B885 AA 02            [ 1] 4017 	or	a, #0x02
                                   4018 ; genPointerSet
      00B887 C7 52 50         [ 1] 4019 	ld	0x5250, a
                           000C3F  4020 	Sstm8s_tim1$TIM1_UpdateDisableConfig$839 ==.
                                   4021 ; genGoto
      00B88A CC B8 92         [ 2] 4022 	jp	00104$
                                   4023 ; genLabel
      00B88D                       4024 00102$:
                           000C42  4025 	Sstm8s_tim1$TIM1_UpdateDisableConfig$840 ==.
                           000C42  4026 	Sstm8s_tim1$TIM1_UpdateDisableConfig$841 ==.
                                   4027 ;	../SPL/src/stm8s_tim1.c: 815: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_UDIS);
                                   4028 ; genAnd
      00B88D A4 FD            [ 1] 4029 	and	a, #0xfd
                                   4030 ; genPointerSet
      00B88F C7 52 50         [ 1] 4031 	ld	0x5250, a
                           000C47  4032 	Sstm8s_tim1$TIM1_UpdateDisableConfig$842 ==.
                                   4033 ; genLabel
      00B892                       4034 00104$:
                           000C47  4035 	Sstm8s_tim1$TIM1_UpdateDisableConfig$843 ==.
                                   4036 ;	../SPL/src/stm8s_tim1.c: 817: }
                                   4037 ; genEndFunction
                           000C47  4038 	Sstm8s_tim1$TIM1_UpdateDisableConfig$844 ==.
                           000C47  4039 	XG$TIM1_UpdateDisableConfig$0$0 ==.
      00B892 81               [ 4] 4040 	ret
                           000C48  4041 	Sstm8s_tim1$TIM1_UpdateDisableConfig$845 ==.
                           000C48  4042 	Sstm8s_tim1$TIM1_UpdateRequestConfig$846 ==.
                                   4043 ;	../SPL/src/stm8s_tim1.c: 827: void TIM1_UpdateRequestConfig(TIM1_UpdateSource_TypeDef TIM1_UpdateSource)
                                   4044 ; genLabel
                                   4045 ;	-----------------------------------------
                                   4046 ;	 function TIM1_UpdateRequestConfig
                                   4047 ;	-----------------------------------------
                                   4048 ;	Register assignment is optimal.
                                   4049 ;	Stack space usage: 0 bytes.
      00B893                       4050 _TIM1_UpdateRequestConfig:
                           000C48  4051 	Sstm8s_tim1$TIM1_UpdateRequestConfig$847 ==.
                           000C48  4052 	Sstm8s_tim1$TIM1_UpdateRequestConfig$848 ==.
                                   4053 ;	../SPL/src/stm8s_tim1.c: 830: assert_param(IS_TIM1_UPDATE_SOURCE_OK(TIM1_UpdateSource));
                                   4054 ; genIfx
      00B893 0D 03            [ 1] 4055 	tnz	(0x03, sp)
      00B895 26 03            [ 1] 4056 	jrne	00126$
      00B897 CC B8 B1         [ 2] 4057 	jp	00107$
      00B89A                       4058 00126$:
                                   4059 ; genCmpEQorNE
      00B89A 7B 03            [ 1] 4060 	ld	a, (0x03, sp)
      00B89C 4A               [ 1] 4061 	dec	a
      00B89D 26 03            [ 1] 4062 	jrne	00128$
      00B89F CC B8 B1         [ 2] 4063 	jp	00107$
      00B8A2                       4064 00128$:
                           000C57  4065 	Sstm8s_tim1$TIM1_UpdateRequestConfig$849 ==.
                                   4066 ; skipping generated iCode
                                   4067 ; skipping iCode since result will be rematerialized
                                   4068 ; skipping iCode since result will be rematerialized
                                   4069 ; genIPush
      00B8A2 4B 3E            [ 1] 4070 	push	#0x3e
                           000C59  4071 	Sstm8s_tim1$TIM1_UpdateRequestConfig$850 ==.
      00B8A4 4B 03            [ 1] 4072 	push	#0x03
                           000C5B  4073 	Sstm8s_tim1$TIM1_UpdateRequestConfig$851 ==.
      00B8A6 5F               [ 1] 4074 	clrw	x
      00B8A7 89               [ 2] 4075 	pushw	x
                           000C5D  4076 	Sstm8s_tim1$TIM1_UpdateRequestConfig$852 ==.
                                   4077 ; genIPush
      00B8A8 4B 2C            [ 1] 4078 	push	#<(___str_0+0)
                           000C5F  4079 	Sstm8s_tim1$TIM1_UpdateRequestConfig$853 ==.
      00B8AA 4B 81            [ 1] 4080 	push	#((___str_0+0) >> 8)
                           000C61  4081 	Sstm8s_tim1$TIM1_UpdateRequestConfig$854 ==.
                                   4082 ; genCall
      00B8AC CD 84 D7         [ 4] 4083 	call	_assert_failed
      00B8AF 5B 06            [ 2] 4084 	addw	sp, #6
                           000C66  4085 	Sstm8s_tim1$TIM1_UpdateRequestConfig$855 ==.
                                   4086 ; genLabel
      00B8B1                       4087 00107$:
                           000C66  4088 	Sstm8s_tim1$TIM1_UpdateRequestConfig$856 ==.
                                   4089 ;	../SPL/src/stm8s_tim1.c: 835: TIM1->CR1 |= TIM1_CR1_URS;
                                   4090 ; genPointerGet
      00B8B1 C6 52 50         [ 1] 4091 	ld	a, 0x5250
                           000C69  4092 	Sstm8s_tim1$TIM1_UpdateRequestConfig$857 ==.
                                   4093 ;	../SPL/src/stm8s_tim1.c: 833: if (TIM1_UpdateSource != TIM1_UPDATESOURCE_GLOBAL)
                                   4094 ; genIfx
      00B8B4 0D 03            [ 1] 4095 	tnz	(0x03, sp)
      00B8B6 26 03            [ 1] 4096 	jrne	00130$
      00B8B8 CC B8 C3         [ 2] 4097 	jp	00102$
      00B8BB                       4098 00130$:
                           000C70  4099 	Sstm8s_tim1$TIM1_UpdateRequestConfig$858 ==.
                           000C70  4100 	Sstm8s_tim1$TIM1_UpdateRequestConfig$859 ==.
                                   4101 ;	../SPL/src/stm8s_tim1.c: 835: TIM1->CR1 |= TIM1_CR1_URS;
                                   4102 ; genOr
      00B8BB AA 04            [ 1] 4103 	or	a, #0x04
                                   4104 ; genPointerSet
      00B8BD C7 52 50         [ 1] 4105 	ld	0x5250, a
                           000C75  4106 	Sstm8s_tim1$TIM1_UpdateRequestConfig$860 ==.
                                   4107 ; genGoto
      00B8C0 CC B8 C8         [ 2] 4108 	jp	00104$
                                   4109 ; genLabel
      00B8C3                       4110 00102$:
                           000C78  4111 	Sstm8s_tim1$TIM1_UpdateRequestConfig$861 ==.
                           000C78  4112 	Sstm8s_tim1$TIM1_UpdateRequestConfig$862 ==.
                                   4113 ;	../SPL/src/stm8s_tim1.c: 839: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_URS);
                                   4114 ; genAnd
      00B8C3 A4 FB            [ 1] 4115 	and	a, #0xfb
                                   4116 ; genPointerSet
      00B8C5 C7 52 50         [ 1] 4117 	ld	0x5250, a
                           000C7D  4118 	Sstm8s_tim1$TIM1_UpdateRequestConfig$863 ==.
                                   4119 ; genLabel
      00B8C8                       4120 00104$:
                           000C7D  4121 	Sstm8s_tim1$TIM1_UpdateRequestConfig$864 ==.
                                   4122 ;	../SPL/src/stm8s_tim1.c: 841: }
                                   4123 ; genEndFunction
                           000C7D  4124 	Sstm8s_tim1$TIM1_UpdateRequestConfig$865 ==.
                           000C7D  4125 	XG$TIM1_UpdateRequestConfig$0$0 ==.
      00B8C8 81               [ 4] 4126 	ret
                           000C7E  4127 	Sstm8s_tim1$TIM1_UpdateRequestConfig$866 ==.
                           000C7E  4128 	Sstm8s_tim1$TIM1_SelectHallSensor$867 ==.
                                   4129 ;	../SPL/src/stm8s_tim1.c: 849: void TIM1_SelectHallSensor(FunctionalState NewState)
                                   4130 ; genLabel
                                   4131 ;	-----------------------------------------
                                   4132 ;	 function TIM1_SelectHallSensor
                                   4133 ;	-----------------------------------------
                                   4134 ;	Register assignment is optimal.
                                   4135 ;	Stack space usage: 0 bytes.
      00B8C9                       4136 _TIM1_SelectHallSensor:
                           000C7E  4137 	Sstm8s_tim1$TIM1_SelectHallSensor$868 ==.
                           000C7E  4138 	Sstm8s_tim1$TIM1_SelectHallSensor$869 ==.
                                   4139 ;	../SPL/src/stm8s_tim1.c: 852: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   4140 ; genIfx
      00B8C9 0D 03            [ 1] 4141 	tnz	(0x03, sp)
      00B8CB 26 03            [ 1] 4142 	jrne	00126$
      00B8CD CC B8 E7         [ 2] 4143 	jp	00107$
      00B8D0                       4144 00126$:
                                   4145 ; genCmpEQorNE
      00B8D0 7B 03            [ 1] 4146 	ld	a, (0x03, sp)
      00B8D2 4A               [ 1] 4147 	dec	a
      00B8D3 26 03            [ 1] 4148 	jrne	00128$
      00B8D5 CC B8 E7         [ 2] 4149 	jp	00107$
      00B8D8                       4150 00128$:
                           000C8D  4151 	Sstm8s_tim1$TIM1_SelectHallSensor$870 ==.
                                   4152 ; skipping generated iCode
                                   4153 ; skipping iCode since result will be rematerialized
                                   4154 ; skipping iCode since result will be rematerialized
                                   4155 ; genIPush
      00B8D8 4B 54            [ 1] 4156 	push	#0x54
                           000C8F  4157 	Sstm8s_tim1$TIM1_SelectHallSensor$871 ==.
      00B8DA 4B 03            [ 1] 4158 	push	#0x03
                           000C91  4159 	Sstm8s_tim1$TIM1_SelectHallSensor$872 ==.
      00B8DC 5F               [ 1] 4160 	clrw	x
      00B8DD 89               [ 2] 4161 	pushw	x
                           000C93  4162 	Sstm8s_tim1$TIM1_SelectHallSensor$873 ==.
                                   4163 ; genIPush
      00B8DE 4B 2C            [ 1] 4164 	push	#<(___str_0+0)
                           000C95  4165 	Sstm8s_tim1$TIM1_SelectHallSensor$874 ==.
      00B8E0 4B 81            [ 1] 4166 	push	#((___str_0+0) >> 8)
                           000C97  4167 	Sstm8s_tim1$TIM1_SelectHallSensor$875 ==.
                                   4168 ; genCall
      00B8E2 CD 84 D7         [ 4] 4169 	call	_assert_failed
      00B8E5 5B 06            [ 2] 4170 	addw	sp, #6
                           000C9C  4171 	Sstm8s_tim1$TIM1_SelectHallSensor$876 ==.
                                   4172 ; genLabel
      00B8E7                       4173 00107$:
                           000C9C  4174 	Sstm8s_tim1$TIM1_SelectHallSensor$877 ==.
                                   4175 ;	../SPL/src/stm8s_tim1.c: 857: TIM1->CR2 |= TIM1_CR2_TI1S;
                                   4176 ; genPointerGet
      00B8E7 C6 52 51         [ 1] 4177 	ld	a, 0x5251
                           000C9F  4178 	Sstm8s_tim1$TIM1_SelectHallSensor$878 ==.
                                   4179 ;	../SPL/src/stm8s_tim1.c: 855: if (NewState != DISABLE)
                                   4180 ; genIfx
      00B8EA 0D 03            [ 1] 4181 	tnz	(0x03, sp)
      00B8EC 26 03            [ 1] 4182 	jrne	00130$
      00B8EE CC B8 F9         [ 2] 4183 	jp	00102$
      00B8F1                       4184 00130$:
                           000CA6  4185 	Sstm8s_tim1$TIM1_SelectHallSensor$879 ==.
                           000CA6  4186 	Sstm8s_tim1$TIM1_SelectHallSensor$880 ==.
                                   4187 ;	../SPL/src/stm8s_tim1.c: 857: TIM1->CR2 |= TIM1_CR2_TI1S;
                                   4188 ; genOr
      00B8F1 AA 80            [ 1] 4189 	or	a, #0x80
                                   4190 ; genPointerSet
      00B8F3 C7 52 51         [ 1] 4191 	ld	0x5251, a
                           000CAB  4192 	Sstm8s_tim1$TIM1_SelectHallSensor$881 ==.
                                   4193 ; genGoto
      00B8F6 CC B8 FE         [ 2] 4194 	jp	00104$
                                   4195 ; genLabel
      00B8F9                       4196 00102$:
                           000CAE  4197 	Sstm8s_tim1$TIM1_SelectHallSensor$882 ==.
                           000CAE  4198 	Sstm8s_tim1$TIM1_SelectHallSensor$883 ==.
                                   4199 ;	../SPL/src/stm8s_tim1.c: 861: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_TI1S);
                                   4200 ; genAnd
      00B8F9 A4 7F            [ 1] 4201 	and	a, #0x7f
                                   4202 ; genPointerSet
      00B8FB C7 52 51         [ 1] 4203 	ld	0x5251, a
                           000CB3  4204 	Sstm8s_tim1$TIM1_SelectHallSensor$884 ==.
                                   4205 ; genLabel
      00B8FE                       4206 00104$:
                           000CB3  4207 	Sstm8s_tim1$TIM1_SelectHallSensor$885 ==.
                                   4208 ;	../SPL/src/stm8s_tim1.c: 863: }
                                   4209 ; genEndFunction
                           000CB3  4210 	Sstm8s_tim1$TIM1_SelectHallSensor$886 ==.
                           000CB3  4211 	XG$TIM1_SelectHallSensor$0$0 ==.
      00B8FE 81               [ 4] 4212 	ret
                           000CB4  4213 	Sstm8s_tim1$TIM1_SelectHallSensor$887 ==.
                           000CB4  4214 	Sstm8s_tim1$TIM1_SelectOnePulseMode$888 ==.
                                   4215 ;	../SPL/src/stm8s_tim1.c: 873: void TIM1_SelectOnePulseMode(TIM1_OPMode_TypeDef TIM1_OPMode)
                                   4216 ; genLabel
                                   4217 ;	-----------------------------------------
                                   4218 ;	 function TIM1_SelectOnePulseMode
                                   4219 ;	-----------------------------------------
                                   4220 ;	Register assignment is optimal.
                                   4221 ;	Stack space usage: 0 bytes.
      00B8FF                       4222 _TIM1_SelectOnePulseMode:
                           000CB4  4223 	Sstm8s_tim1$TIM1_SelectOnePulseMode$889 ==.
                           000CB4  4224 	Sstm8s_tim1$TIM1_SelectOnePulseMode$890 ==.
                                   4225 ;	../SPL/src/stm8s_tim1.c: 876: assert_param(IS_TIM1_OPM_MODE_OK(TIM1_OPMode));
                                   4226 ; genCmpEQorNE
      00B8FF 7B 03            [ 1] 4227 	ld	a, (0x03, sp)
      00B901 4A               [ 1] 4228 	dec	a
      00B902 26 03            [ 1] 4229 	jrne	00127$
      00B904 CC B9 1D         [ 2] 4230 	jp	00107$
      00B907                       4231 00127$:
                           000CBC  4232 	Sstm8s_tim1$TIM1_SelectOnePulseMode$891 ==.
                                   4233 ; skipping generated iCode
                                   4234 ; genIfx
      00B907 0D 03            [ 1] 4235 	tnz	(0x03, sp)
      00B909 26 03            [ 1] 4236 	jrne	00129$
      00B90B CC B9 1D         [ 2] 4237 	jp	00107$
      00B90E                       4238 00129$:
                                   4239 ; skipping iCode since result will be rematerialized
                                   4240 ; skipping iCode since result will be rematerialized
                                   4241 ; genIPush
      00B90E 4B 6C            [ 1] 4242 	push	#0x6c
                           000CC5  4243 	Sstm8s_tim1$TIM1_SelectOnePulseMode$892 ==.
      00B910 4B 03            [ 1] 4244 	push	#0x03
                           000CC7  4245 	Sstm8s_tim1$TIM1_SelectOnePulseMode$893 ==.
      00B912 5F               [ 1] 4246 	clrw	x
      00B913 89               [ 2] 4247 	pushw	x
                           000CC9  4248 	Sstm8s_tim1$TIM1_SelectOnePulseMode$894 ==.
                                   4249 ; genIPush
      00B914 4B 2C            [ 1] 4250 	push	#<(___str_0+0)
                           000CCB  4251 	Sstm8s_tim1$TIM1_SelectOnePulseMode$895 ==.
      00B916 4B 81            [ 1] 4252 	push	#((___str_0+0) >> 8)
                           000CCD  4253 	Sstm8s_tim1$TIM1_SelectOnePulseMode$896 ==.
                                   4254 ; genCall
      00B918 CD 84 D7         [ 4] 4255 	call	_assert_failed
      00B91B 5B 06            [ 2] 4256 	addw	sp, #6
                           000CD2  4257 	Sstm8s_tim1$TIM1_SelectOnePulseMode$897 ==.
                                   4258 ; genLabel
      00B91D                       4259 00107$:
                           000CD2  4260 	Sstm8s_tim1$TIM1_SelectOnePulseMode$898 ==.
                                   4261 ;	../SPL/src/stm8s_tim1.c: 881: TIM1->CR1 |= TIM1_CR1_OPM;
                                   4262 ; genPointerGet
      00B91D C6 52 50         [ 1] 4263 	ld	a, 0x5250
                           000CD5  4264 	Sstm8s_tim1$TIM1_SelectOnePulseMode$899 ==.
                                   4265 ;	../SPL/src/stm8s_tim1.c: 879: if (TIM1_OPMode != TIM1_OPMODE_REPETITIVE)
                                   4266 ; genIfx
      00B920 0D 03            [ 1] 4267 	tnz	(0x03, sp)
      00B922 26 03            [ 1] 4268 	jrne	00130$
      00B924 CC B9 2F         [ 2] 4269 	jp	00102$
      00B927                       4270 00130$:
                           000CDC  4271 	Sstm8s_tim1$TIM1_SelectOnePulseMode$900 ==.
                           000CDC  4272 	Sstm8s_tim1$TIM1_SelectOnePulseMode$901 ==.
                                   4273 ;	../SPL/src/stm8s_tim1.c: 881: TIM1->CR1 |= TIM1_CR1_OPM;
                                   4274 ; genOr
      00B927 AA 08            [ 1] 4275 	or	a, #0x08
                                   4276 ; genPointerSet
      00B929 C7 52 50         [ 1] 4277 	ld	0x5250, a
                           000CE1  4278 	Sstm8s_tim1$TIM1_SelectOnePulseMode$902 ==.
                                   4279 ; genGoto
      00B92C CC B9 34         [ 2] 4280 	jp	00104$
                                   4281 ; genLabel
      00B92F                       4282 00102$:
                           000CE4  4283 	Sstm8s_tim1$TIM1_SelectOnePulseMode$903 ==.
                           000CE4  4284 	Sstm8s_tim1$TIM1_SelectOnePulseMode$904 ==.
                                   4285 ;	../SPL/src/stm8s_tim1.c: 885: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_OPM);
                                   4286 ; genAnd
      00B92F A4 F7            [ 1] 4287 	and	a, #0xf7
                                   4288 ; genPointerSet
      00B931 C7 52 50         [ 1] 4289 	ld	0x5250, a
                           000CE9  4290 	Sstm8s_tim1$TIM1_SelectOnePulseMode$905 ==.
                                   4291 ; genLabel
      00B934                       4292 00104$:
                           000CE9  4293 	Sstm8s_tim1$TIM1_SelectOnePulseMode$906 ==.
                                   4294 ;	../SPL/src/stm8s_tim1.c: 888: }
                                   4295 ; genEndFunction
                           000CE9  4296 	Sstm8s_tim1$TIM1_SelectOnePulseMode$907 ==.
                           000CE9  4297 	XG$TIM1_SelectOnePulseMode$0$0 ==.
      00B934 81               [ 4] 4298 	ret
                           000CEA  4299 	Sstm8s_tim1$TIM1_SelectOnePulseMode$908 ==.
                           000CEA  4300 	Sstm8s_tim1$TIM1_SelectOutputTrigger$909 ==.
                                   4301 ;	../SPL/src/stm8s_tim1.c: 903: void TIM1_SelectOutputTrigger(TIM1_TRGOSource_TypeDef TIM1_TRGOSource)
                                   4302 ; genLabel
                                   4303 ;	-----------------------------------------
                                   4304 ;	 function TIM1_SelectOutputTrigger
                                   4305 ;	-----------------------------------------
                                   4306 ;	Register assignment is optimal.
                                   4307 ;	Stack space usage: 0 bytes.
      00B935                       4308 _TIM1_SelectOutputTrigger:
                           000CEA  4309 	Sstm8s_tim1$TIM1_SelectOutputTrigger$910 ==.
                           000CEA  4310 	Sstm8s_tim1$TIM1_SelectOutputTrigger$911 ==.
                                   4311 ;	../SPL/src/stm8s_tim1.c: 906: assert_param(IS_TIM1_TRGO_SOURCE_OK(TIM1_TRGOSource));
                                   4312 ; genIfx
      00B935 0D 03            [ 1] 4313 	tnz	(0x03, sp)
      00B937 26 03            [ 1] 4314 	jrne	00158$
      00B939 CC B9 81         [ 2] 4315 	jp	00104$
      00B93C                       4316 00158$:
                                   4317 ; genCmpEQorNE
      00B93C 7B 03            [ 1] 4318 	ld	a, (0x03, sp)
      00B93E A1 10            [ 1] 4319 	cp	a, #0x10
      00B940 26 03            [ 1] 4320 	jrne	00160$
      00B942 CC B9 81         [ 2] 4321 	jp	00104$
      00B945                       4322 00160$:
                           000CFA  4323 	Sstm8s_tim1$TIM1_SelectOutputTrigger$912 ==.
                                   4324 ; skipping generated iCode
                                   4325 ; genCmpEQorNE
      00B945 7B 03            [ 1] 4326 	ld	a, (0x03, sp)
      00B947 A1 20            [ 1] 4327 	cp	a, #0x20
      00B949 26 03            [ 1] 4328 	jrne	00163$
      00B94B CC B9 81         [ 2] 4329 	jp	00104$
      00B94E                       4330 00163$:
                           000D03  4331 	Sstm8s_tim1$TIM1_SelectOutputTrigger$913 ==.
                                   4332 ; skipping generated iCode
                                   4333 ; genCmpEQorNE
      00B94E 7B 03            [ 1] 4334 	ld	a, (0x03, sp)
      00B950 A1 30            [ 1] 4335 	cp	a, #0x30
      00B952 26 03            [ 1] 4336 	jrne	00166$
      00B954 CC B9 81         [ 2] 4337 	jp	00104$
      00B957                       4338 00166$:
                           000D0C  4339 	Sstm8s_tim1$TIM1_SelectOutputTrigger$914 ==.
                                   4340 ; skipping generated iCode
                                   4341 ; genCmpEQorNE
      00B957 7B 03            [ 1] 4342 	ld	a, (0x03, sp)
      00B959 A1 40            [ 1] 4343 	cp	a, #0x40
      00B95B 26 03            [ 1] 4344 	jrne	00169$
      00B95D CC B9 81         [ 2] 4345 	jp	00104$
      00B960                       4346 00169$:
                           000D15  4347 	Sstm8s_tim1$TIM1_SelectOutputTrigger$915 ==.
                                   4348 ; skipping generated iCode
                                   4349 ; genCmpEQorNE
      00B960 7B 03            [ 1] 4350 	ld	a, (0x03, sp)
      00B962 A1 50            [ 1] 4351 	cp	a, #0x50
      00B964 26 03            [ 1] 4352 	jrne	00172$
      00B966 CC B9 81         [ 2] 4353 	jp	00104$
      00B969                       4354 00172$:
                           000D1E  4355 	Sstm8s_tim1$TIM1_SelectOutputTrigger$916 ==.
                                   4356 ; skipping generated iCode
                                   4357 ; genCmpEQorNE
      00B969 7B 03            [ 1] 4358 	ld	a, (0x03, sp)
      00B96B A1 60            [ 1] 4359 	cp	a, #0x60
      00B96D 26 03            [ 1] 4360 	jrne	00175$
      00B96F CC B9 81         [ 2] 4361 	jp	00104$
      00B972                       4362 00175$:
                           000D27  4363 	Sstm8s_tim1$TIM1_SelectOutputTrigger$917 ==.
                                   4364 ; skipping generated iCode
                                   4365 ; skipping iCode since result will be rematerialized
                                   4366 ; skipping iCode since result will be rematerialized
                                   4367 ; genIPush
      00B972 4B 8A            [ 1] 4368 	push	#0x8a
                           000D29  4369 	Sstm8s_tim1$TIM1_SelectOutputTrigger$918 ==.
      00B974 4B 03            [ 1] 4370 	push	#0x03
                           000D2B  4371 	Sstm8s_tim1$TIM1_SelectOutputTrigger$919 ==.
      00B976 5F               [ 1] 4372 	clrw	x
      00B977 89               [ 2] 4373 	pushw	x
                           000D2D  4374 	Sstm8s_tim1$TIM1_SelectOutputTrigger$920 ==.
                                   4375 ; genIPush
      00B978 4B 2C            [ 1] 4376 	push	#<(___str_0+0)
                           000D2F  4377 	Sstm8s_tim1$TIM1_SelectOutputTrigger$921 ==.
      00B97A 4B 81            [ 1] 4378 	push	#((___str_0+0) >> 8)
                           000D31  4379 	Sstm8s_tim1$TIM1_SelectOutputTrigger$922 ==.
                                   4380 ; genCall
      00B97C CD 84 D7         [ 4] 4381 	call	_assert_failed
      00B97F 5B 06            [ 2] 4382 	addw	sp, #6
                           000D36  4383 	Sstm8s_tim1$TIM1_SelectOutputTrigger$923 ==.
                                   4384 ; genLabel
      00B981                       4385 00104$:
                           000D36  4386 	Sstm8s_tim1$TIM1_SelectOutputTrigger$924 ==.
                                   4387 ;	../SPL/src/stm8s_tim1.c: 909: TIM1->CR2 = (uint8_t)((uint8_t)(TIM1->CR2 & (uint8_t)(~TIM1_CR2_MMS)) | 
                                   4388 ; genPointerGet
      00B981 C6 52 51         [ 1] 4389 	ld	a, 0x5251
                                   4390 ; genAnd
      00B984 A4 8F            [ 1] 4391 	and	a, #0x8f
                           000D3B  4392 	Sstm8s_tim1$TIM1_SelectOutputTrigger$925 ==.
                                   4393 ;	../SPL/src/stm8s_tim1.c: 910: (uint8_t) TIM1_TRGOSource);
                                   4394 ; genOr
      00B986 1A 03            [ 1] 4395 	or	a, (0x03, sp)
                                   4396 ; genPointerSet
      00B988 C7 52 51         [ 1] 4397 	ld	0x5251, a
                                   4398 ; genLabel
      00B98B                       4399 00101$:
                           000D40  4400 	Sstm8s_tim1$TIM1_SelectOutputTrigger$926 ==.
                                   4401 ;	../SPL/src/stm8s_tim1.c: 911: }
                                   4402 ; genEndFunction
                           000D40  4403 	Sstm8s_tim1$TIM1_SelectOutputTrigger$927 ==.
                           000D40  4404 	XG$TIM1_SelectOutputTrigger$0$0 ==.
      00B98B 81               [ 4] 4405 	ret
                           000D41  4406 	Sstm8s_tim1$TIM1_SelectOutputTrigger$928 ==.
                           000D41  4407 	Sstm8s_tim1$TIM1_SelectSlaveMode$929 ==.
                                   4408 ;	../SPL/src/stm8s_tim1.c: 923: void TIM1_SelectSlaveMode(TIM1_SlaveMode_TypeDef TIM1_SlaveMode)
                                   4409 ; genLabel
                                   4410 ;	-----------------------------------------
                                   4411 ;	 function TIM1_SelectSlaveMode
                                   4412 ;	-----------------------------------------
                                   4413 ;	Register assignment is optimal.
                                   4414 ;	Stack space usage: 0 bytes.
      00B98C                       4415 _TIM1_SelectSlaveMode:
                           000D41  4416 	Sstm8s_tim1$TIM1_SelectSlaveMode$930 ==.
                           000D41  4417 	Sstm8s_tim1$TIM1_SelectSlaveMode$931 ==.
                                   4418 ;	../SPL/src/stm8s_tim1.c: 926: assert_param(IS_TIM1_SLAVE_MODE_OK(TIM1_SlaveMode));
                                   4419 ; genCmpEQorNE
      00B98C 7B 03            [ 1] 4420 	ld	a, (0x03, sp)
      00B98E A1 04            [ 1] 4421 	cp	a, #0x04
      00B990 26 03            [ 1] 4422 	jrne	00135$
      00B992 CC B9 BF         [ 2] 4423 	jp	00104$
      00B995                       4424 00135$:
                           000D4A  4425 	Sstm8s_tim1$TIM1_SelectSlaveMode$932 ==.
                                   4426 ; skipping generated iCode
                                   4427 ; genCmpEQorNE
      00B995 7B 03            [ 1] 4428 	ld	a, (0x03, sp)
      00B997 A1 05            [ 1] 4429 	cp	a, #0x05
      00B999 26 03            [ 1] 4430 	jrne	00138$
      00B99B CC B9 BF         [ 2] 4431 	jp	00104$
      00B99E                       4432 00138$:
                           000D53  4433 	Sstm8s_tim1$TIM1_SelectSlaveMode$933 ==.
                                   4434 ; skipping generated iCode
                                   4435 ; genCmpEQorNE
      00B99E 7B 03            [ 1] 4436 	ld	a, (0x03, sp)
      00B9A0 A1 06            [ 1] 4437 	cp	a, #0x06
      00B9A2 26 03            [ 1] 4438 	jrne	00141$
      00B9A4 CC B9 BF         [ 2] 4439 	jp	00104$
      00B9A7                       4440 00141$:
                           000D5C  4441 	Sstm8s_tim1$TIM1_SelectSlaveMode$934 ==.
                                   4442 ; skipping generated iCode
                                   4443 ; genCmpEQorNE
      00B9A7 7B 03            [ 1] 4444 	ld	a, (0x03, sp)
      00B9A9 A1 07            [ 1] 4445 	cp	a, #0x07
      00B9AB 26 03            [ 1] 4446 	jrne	00144$
      00B9AD CC B9 BF         [ 2] 4447 	jp	00104$
      00B9B0                       4448 00144$:
                           000D65  4449 	Sstm8s_tim1$TIM1_SelectSlaveMode$935 ==.
                                   4450 ; skipping generated iCode
                                   4451 ; skipping iCode since result will be rematerialized
                                   4452 ; skipping iCode since result will be rematerialized
                                   4453 ; genIPush
      00B9B0 4B 9E            [ 1] 4454 	push	#0x9e
                           000D67  4455 	Sstm8s_tim1$TIM1_SelectSlaveMode$936 ==.
      00B9B2 4B 03            [ 1] 4456 	push	#0x03
                           000D69  4457 	Sstm8s_tim1$TIM1_SelectSlaveMode$937 ==.
      00B9B4 5F               [ 1] 4458 	clrw	x
      00B9B5 89               [ 2] 4459 	pushw	x
                           000D6B  4460 	Sstm8s_tim1$TIM1_SelectSlaveMode$938 ==.
                                   4461 ; genIPush
      00B9B6 4B 2C            [ 1] 4462 	push	#<(___str_0+0)
                           000D6D  4463 	Sstm8s_tim1$TIM1_SelectSlaveMode$939 ==.
      00B9B8 4B 81            [ 1] 4464 	push	#((___str_0+0) >> 8)
                           000D6F  4465 	Sstm8s_tim1$TIM1_SelectSlaveMode$940 ==.
                                   4466 ; genCall
      00B9BA CD 84 D7         [ 4] 4467 	call	_assert_failed
      00B9BD 5B 06            [ 2] 4468 	addw	sp, #6
                           000D74  4469 	Sstm8s_tim1$TIM1_SelectSlaveMode$941 ==.
                                   4470 ; genLabel
      00B9BF                       4471 00104$:
                           000D74  4472 	Sstm8s_tim1$TIM1_SelectSlaveMode$942 ==.
                                   4473 ;	../SPL/src/stm8s_tim1.c: 929: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(~TIM1_SMCR_SMS)) |
                                   4474 ; genPointerGet
      00B9BF C6 52 52         [ 1] 4475 	ld	a, 0x5252
                                   4476 ; genAnd
      00B9C2 A4 F8            [ 1] 4477 	and	a, #0xf8
                           000D79  4478 	Sstm8s_tim1$TIM1_SelectSlaveMode$943 ==.
                                   4479 ;	../SPL/src/stm8s_tim1.c: 930: (uint8_t)TIM1_SlaveMode);
                                   4480 ; genOr
      00B9C4 1A 03            [ 1] 4481 	or	a, (0x03, sp)
                                   4482 ; genPointerSet
      00B9C6 C7 52 52         [ 1] 4483 	ld	0x5252, a
                                   4484 ; genLabel
      00B9C9                       4485 00101$:
                           000D7E  4486 	Sstm8s_tim1$TIM1_SelectSlaveMode$944 ==.
                                   4487 ;	../SPL/src/stm8s_tim1.c: 931: }
                                   4488 ; genEndFunction
                           000D7E  4489 	Sstm8s_tim1$TIM1_SelectSlaveMode$945 ==.
                           000D7E  4490 	XG$TIM1_SelectSlaveMode$0$0 ==.
      00B9C9 81               [ 4] 4491 	ret
                           000D7F  4492 	Sstm8s_tim1$TIM1_SelectSlaveMode$946 ==.
                           000D7F  4493 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947 ==.
                                   4494 ;	../SPL/src/stm8s_tim1.c: 939: void TIM1_SelectMasterSlaveMode(FunctionalState NewState)
                                   4495 ; genLabel
                                   4496 ;	-----------------------------------------
                                   4497 ;	 function TIM1_SelectMasterSlaveMode
                                   4498 ;	-----------------------------------------
                                   4499 ;	Register assignment is optimal.
                                   4500 ;	Stack space usage: 0 bytes.
      00B9CA                       4501 _TIM1_SelectMasterSlaveMode:
                           000D7F  4502 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948 ==.
                           000D7F  4503 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949 ==.
                                   4504 ;	../SPL/src/stm8s_tim1.c: 942: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   4505 ; genIfx
      00B9CA 0D 03            [ 1] 4506 	tnz	(0x03, sp)
      00B9CC 26 03            [ 1] 4507 	jrne	00126$
      00B9CE CC B9 E8         [ 2] 4508 	jp	00107$
      00B9D1                       4509 00126$:
                                   4510 ; genCmpEQorNE
      00B9D1 7B 03            [ 1] 4511 	ld	a, (0x03, sp)
      00B9D3 4A               [ 1] 4512 	dec	a
      00B9D4 26 03            [ 1] 4513 	jrne	00128$
      00B9D6 CC B9 E8         [ 2] 4514 	jp	00107$
      00B9D9                       4515 00128$:
                           000D8E  4516 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950 ==.
                                   4517 ; skipping generated iCode
                                   4518 ; skipping iCode since result will be rematerialized
                                   4519 ; skipping iCode since result will be rematerialized
                                   4520 ; genIPush
      00B9D9 4B AE            [ 1] 4521 	push	#0xae
                           000D90  4522 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951 ==.
      00B9DB 4B 03            [ 1] 4523 	push	#0x03
                           000D92  4524 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952 ==.
      00B9DD 5F               [ 1] 4525 	clrw	x
      00B9DE 89               [ 2] 4526 	pushw	x
                           000D94  4527 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953 ==.
                                   4528 ; genIPush
      00B9DF 4B 2C            [ 1] 4529 	push	#<(___str_0+0)
                           000D96  4530 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954 ==.
      00B9E1 4B 81            [ 1] 4531 	push	#((___str_0+0) >> 8)
                           000D98  4532 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955 ==.
                                   4533 ; genCall
      00B9E3 CD 84 D7         [ 4] 4534 	call	_assert_failed
      00B9E6 5B 06            [ 2] 4535 	addw	sp, #6
                           000D9D  4536 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956 ==.
                                   4537 ; genLabel
      00B9E8                       4538 00107$:
                           000D9D  4539 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957 ==.
                                   4540 ;	../SPL/src/stm8s_tim1.c: 947: TIM1->SMCR |= TIM1_SMCR_MSM;
                                   4541 ; genPointerGet
      00B9E8 C6 52 52         [ 1] 4542 	ld	a, 0x5252
                           000DA0  4543 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958 ==.
                                   4544 ;	../SPL/src/stm8s_tim1.c: 945: if (NewState != DISABLE)
                                   4545 ; genIfx
      00B9EB 0D 03            [ 1] 4546 	tnz	(0x03, sp)
      00B9ED 26 03            [ 1] 4547 	jrne	00130$
      00B9EF CC B9 FA         [ 2] 4548 	jp	00102$
      00B9F2                       4549 00130$:
                           000DA7  4550 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$959 ==.
                           000DA7  4551 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960 ==.
                                   4552 ;	../SPL/src/stm8s_tim1.c: 947: TIM1->SMCR |= TIM1_SMCR_MSM;
                                   4553 ; genOr
      00B9F2 AA 80            [ 1] 4554 	or	a, #0x80
                                   4555 ; genPointerSet
      00B9F4 C7 52 52         [ 1] 4556 	ld	0x5252, a
                           000DAC  4557 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$961 ==.
                                   4558 ; genGoto
      00B9F7 CC B9 FF         [ 2] 4559 	jp	00104$
                                   4560 ; genLabel
      00B9FA                       4561 00102$:
                           000DAF  4562 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$962 ==.
                           000DAF  4563 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963 ==.
                                   4564 ;	../SPL/src/stm8s_tim1.c: 951: TIM1->SMCR &= (uint8_t)(~TIM1_SMCR_MSM);
                                   4565 ; genAnd
      00B9FA A4 7F            [ 1] 4566 	and	a, #0x7f
                                   4567 ; genPointerSet
      00B9FC C7 52 52         [ 1] 4568 	ld	0x5252, a
                           000DB4  4569 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$964 ==.
                                   4570 ; genLabel
      00B9FF                       4571 00104$:
                           000DB4  4572 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965 ==.
                                   4573 ;	../SPL/src/stm8s_tim1.c: 953: }
                                   4574 ; genEndFunction
                           000DB4  4575 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$966 ==.
                           000DB4  4576 	XG$TIM1_SelectMasterSlaveMode$0$0 ==.
      00B9FF 81               [ 4] 4577 	ret
                           000DB5  4578 	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967 ==.
                           000DB5  4579 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968 ==.
                                   4580 ;	../SPL/src/stm8s_tim1.c: 975: void TIM1_EncoderInterfaceConfig(TIM1_EncoderMode_TypeDef TIM1_EncoderMode,
                                   4581 ; genLabel
                                   4582 ;	-----------------------------------------
                                   4583 ;	 function TIM1_EncoderInterfaceConfig
                                   4584 ;	-----------------------------------------
                                   4585 ;	Register assignment is optimal.
                                   4586 ;	Stack space usage: 0 bytes.
      00BA00                       4587 _TIM1_EncoderInterfaceConfig:
                           000DB5  4588 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969 ==.
                           000DB5  4589 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970 ==.
                                   4590 ;	../SPL/src/stm8s_tim1.c: 980: assert_param(IS_TIM1_ENCODER_MODE_OK(TIM1_EncoderMode));
                                   4591 ; genCmpEQorNE
      00BA00 7B 03            [ 1] 4592 	ld	a, (0x03, sp)
      00BA02 4A               [ 1] 4593 	dec	a
      00BA03 26 03            [ 1] 4594 	jrne	00173$
      00BA05 CC BA 29         [ 2] 4595 	jp	00110$
      00BA08                       4596 00173$:
                           000DBD  4597 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971 ==.
                                   4598 ; skipping generated iCode
                                   4599 ; genCmpEQorNE
      00BA08 7B 03            [ 1] 4600 	ld	a, (0x03, sp)
      00BA0A A1 02            [ 1] 4601 	cp	a, #0x02
      00BA0C 26 03            [ 1] 4602 	jrne	00176$
      00BA0E CC BA 29         [ 2] 4603 	jp	00110$
      00BA11                       4604 00176$:
                           000DC6  4605 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972 ==.
                                   4606 ; skipping generated iCode
                                   4607 ; genCmpEQorNE
      00BA11 7B 03            [ 1] 4608 	ld	a, (0x03, sp)
      00BA13 A1 03            [ 1] 4609 	cp	a, #0x03
      00BA15 26 03            [ 1] 4610 	jrne	00179$
      00BA17 CC BA 29         [ 2] 4611 	jp	00110$
      00BA1A                       4612 00179$:
                           000DCF  4613 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973 ==.
                                   4614 ; skipping generated iCode
                                   4615 ; skipping iCode since result will be rematerialized
                                   4616 ; skipping iCode since result will be rematerialized
                                   4617 ; genIPush
      00BA1A 4B D4            [ 1] 4618 	push	#0xd4
                           000DD1  4619 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974 ==.
      00BA1C 4B 03            [ 1] 4620 	push	#0x03
                           000DD3  4621 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975 ==.
      00BA1E 5F               [ 1] 4622 	clrw	x
      00BA1F 89               [ 2] 4623 	pushw	x
                           000DD5  4624 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976 ==.
                                   4625 ; genIPush
      00BA20 4B 2C            [ 1] 4626 	push	#<(___str_0+0)
                           000DD7  4627 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977 ==.
      00BA22 4B 81            [ 1] 4628 	push	#((___str_0+0) >> 8)
                           000DD9  4629 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978 ==.
                                   4630 ; genCall
      00BA24 CD 84 D7         [ 4] 4631 	call	_assert_failed
      00BA27 5B 06            [ 2] 4632 	addw	sp, #6
                           000DDE  4633 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979 ==.
                                   4634 ; genLabel
      00BA29                       4635 00110$:
                           000DDE  4636 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980 ==.
                                   4637 ;	../SPL/src/stm8s_tim1.c: 981: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC1Polarity));
                                   4638 ; genIfx
      00BA29 0D 04            [ 1] 4639 	tnz	(0x04, sp)
      00BA2B 26 03            [ 1] 4640 	jrne	00181$
      00BA2D CC BA 47         [ 2] 4641 	jp	00118$
      00BA30                       4642 00181$:
                                   4643 ; genCmpEQorNE
      00BA30 7B 04            [ 1] 4644 	ld	a, (0x04, sp)
      00BA32 4A               [ 1] 4645 	dec	a
      00BA33 26 03            [ 1] 4646 	jrne	00183$
      00BA35 CC BA 47         [ 2] 4647 	jp	00118$
      00BA38                       4648 00183$:
                           000DED  4649 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981 ==.
                                   4650 ; skipping generated iCode
                                   4651 ; skipping iCode since result will be rematerialized
                                   4652 ; skipping iCode since result will be rematerialized
                                   4653 ; genIPush
      00BA38 4B D5            [ 1] 4654 	push	#0xd5
                           000DEF  4655 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982 ==.
      00BA3A 4B 03            [ 1] 4656 	push	#0x03
                           000DF1  4657 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983 ==.
      00BA3C 5F               [ 1] 4658 	clrw	x
      00BA3D 89               [ 2] 4659 	pushw	x
                           000DF3  4660 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984 ==.
                                   4661 ; genIPush
      00BA3E 4B 2C            [ 1] 4662 	push	#<(___str_0+0)
                           000DF5  4663 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985 ==.
      00BA40 4B 81            [ 1] 4664 	push	#((___str_0+0) >> 8)
                           000DF7  4665 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986 ==.
                                   4666 ; genCall
      00BA42 CD 84 D7         [ 4] 4667 	call	_assert_failed
      00BA45 5B 06            [ 2] 4668 	addw	sp, #6
                           000DFC  4669 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987 ==.
                                   4670 ; genLabel
      00BA47                       4671 00118$:
                           000DFC  4672 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988 ==.
                                   4673 ;	../SPL/src/stm8s_tim1.c: 982: assert_param(IS_TIM1_IC_POLARITY_OK(TIM1_IC2Polarity));
                                   4674 ; genIfx
      00BA47 0D 05            [ 1] 4675 	tnz	(0x05, sp)
      00BA49 26 03            [ 1] 4676 	jrne	00185$
      00BA4B CC BA 65         [ 2] 4677 	jp	00123$
      00BA4E                       4678 00185$:
                                   4679 ; genCmpEQorNE
      00BA4E 7B 05            [ 1] 4680 	ld	a, (0x05, sp)
      00BA50 4A               [ 1] 4681 	dec	a
      00BA51 26 03            [ 1] 4682 	jrne	00187$
      00BA53 CC BA 65         [ 2] 4683 	jp	00123$
      00BA56                       4684 00187$:
                           000E0B  4685 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989 ==.
                                   4686 ; skipping generated iCode
                                   4687 ; skipping iCode since result will be rematerialized
                                   4688 ; skipping iCode since result will be rematerialized
                                   4689 ; genIPush
      00BA56 4B D6            [ 1] 4690 	push	#0xd6
                           000E0D  4691 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990 ==.
      00BA58 4B 03            [ 1] 4692 	push	#0x03
                           000E0F  4693 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991 ==.
      00BA5A 5F               [ 1] 4694 	clrw	x
      00BA5B 89               [ 2] 4695 	pushw	x
                           000E11  4696 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992 ==.
                                   4697 ; genIPush
      00BA5C 4B 2C            [ 1] 4698 	push	#<(___str_0+0)
                           000E13  4699 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993 ==.
      00BA5E 4B 81            [ 1] 4700 	push	#((___str_0+0) >> 8)
                           000E15  4701 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994 ==.
                                   4702 ; genCall
      00BA60 CD 84 D7         [ 4] 4703 	call	_assert_failed
      00BA63 5B 06            [ 2] 4704 	addw	sp, #6
                           000E1A  4705 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995 ==.
                                   4706 ; genLabel
      00BA65                       4707 00123$:
                           000E1A  4708 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996 ==.
                                   4709 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4710 ; genPointerGet
      00BA65 C6 52 5C         [ 1] 4711 	ld	a, 0x525c
                           000E1D  4712 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997 ==.
                                   4713 ;	../SPL/src/stm8s_tim1.c: 985: if (TIM1_IC1Polarity != TIM1_ICPOLARITY_RISING)
                                   4714 ; genIfx
      00BA68 0D 04            [ 1] 4715 	tnz	(0x04, sp)
      00BA6A 26 03            [ 1] 4716 	jrne	00189$
      00BA6C CC BA 77         [ 2] 4717 	jp	00102$
      00BA6F                       4718 00189$:
                           000E24  4719 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$998 ==.
                           000E24  4720 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999 ==.
                                   4721 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4722 ; genOr
      00BA6F AA 02            [ 1] 4723 	or	a, #0x02
                                   4724 ; genPointerSet
      00BA71 C7 52 5C         [ 1] 4725 	ld	0x525c, a
                           000E29  4726 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1000 ==.
                                   4727 ; genGoto
      00BA74 CC BA 7C         [ 2] 4728 	jp	00103$
                                   4729 ; genLabel
      00BA77                       4730 00102$:
                           000E2C  4731 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1001 ==.
                           000E2C  4732 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002 ==.
                                   4733 ;	../SPL/src/stm8s_tim1.c: 991: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   4734 ; genAnd
      00BA77 A4 FD            [ 1] 4735 	and	a, #0xfd
                                   4736 ; genPointerSet
      00BA79 C7 52 5C         [ 1] 4737 	ld	0x525c, a
                           000E31  4738 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1003 ==.
                                   4739 ; genLabel
      00BA7C                       4740 00103$:
                           000E31  4741 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004 ==.
                                   4742 ;	../SPL/src/stm8s_tim1.c: 987: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   4743 ; genPointerGet
      00BA7C C6 52 5C         [ 1] 4744 	ld	a, 0x525c
                           000E34  4745 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005 ==.
                                   4746 ;	../SPL/src/stm8s_tim1.c: 994: if (TIM1_IC2Polarity != TIM1_ICPOLARITY_RISING)
                                   4747 ; genIfx
      00BA7F 0D 05            [ 1] 4748 	tnz	(0x05, sp)
      00BA81 26 03            [ 1] 4749 	jrne	00190$
      00BA83 CC BA 8E         [ 2] 4750 	jp	00105$
      00BA86                       4751 00190$:
                           000E3B  4752 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1006 ==.
                           000E3B  4753 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007 ==.
                                   4754 ;	../SPL/src/stm8s_tim1.c: 996: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   4755 ; genOr
      00BA86 AA 20            [ 1] 4756 	or	a, #0x20
                                   4757 ; genPointerSet
      00BA88 C7 52 5C         [ 1] 4758 	ld	0x525c, a
                           000E40  4759 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1008 ==.
                                   4760 ; genGoto
      00BA8B CC BA 93         [ 2] 4761 	jp	00106$
                                   4762 ; genLabel
      00BA8E                       4763 00105$:
                           000E43  4764 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1009 ==.
                           000E43  4765 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010 ==.
                                   4766 ;	../SPL/src/stm8s_tim1.c: 1000: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   4767 ; genAnd
      00BA8E A4 DF            [ 1] 4768 	and	a, #0xdf
                                   4769 ; genPointerSet
      00BA90 C7 52 5C         [ 1] 4770 	ld	0x525c, a
                           000E48  4771 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1011 ==.
                                   4772 ; genLabel
      00BA93                       4773 00106$:
                           000E48  4774 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012 ==.
                                   4775 ;	../SPL/src/stm8s_tim1.c: 1003: TIM1->SMCR = (uint8_t)((uint8_t)(TIM1->SMCR & (uint8_t)(TIM1_SMCR_MSM | TIM1_SMCR_TS))
                                   4776 ; genPointerGet
      00BA93 C6 52 52         [ 1] 4777 	ld	a, 0x5252
                                   4778 ; genAnd
      00BA96 A4 F0            [ 1] 4779 	and	a, #0xf0
                           000E4D  4780 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013 ==.
                                   4781 ;	../SPL/src/stm8s_tim1.c: 1004: | (uint8_t) TIM1_EncoderMode);
                                   4782 ; genOr
      00BA98 1A 03            [ 1] 4783 	or	a, (0x03, sp)
                                   4784 ; genPointerSet
      00BA9A C7 52 52         [ 1] 4785 	ld	0x5252, a
                           000E52  4786 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014 ==.
                                   4787 ;	../SPL/src/stm8s_tim1.c: 1007: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_CCxS)) 
                                   4788 ; genPointerGet
      00BA9D C6 52 58         [ 1] 4789 	ld	a, 0x5258
                                   4790 ; genAnd
      00BAA0 A4 FC            [ 1] 4791 	and	a, #0xfc
                                   4792 ; genOr
      00BAA2 AA 01            [ 1] 4793 	or	a, #0x01
                                   4794 ; genPointerSet
      00BAA4 C7 52 58         [ 1] 4795 	ld	0x5258, a
                           000E5C  4796 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015 ==.
                                   4797 ;	../SPL/src/stm8s_tim1.c: 1009: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_CCxS))
                                   4798 ; genPointerGet
      00BAA7 C6 52 59         [ 1] 4799 	ld	a, 0x5259
                                   4800 ; genAnd
      00BAAA A4 FC            [ 1] 4801 	and	a, #0xfc
                                   4802 ; genOr
      00BAAC AA 01            [ 1] 4803 	or	a, #0x01
                                   4804 ; genPointerSet
      00BAAE C7 52 59         [ 1] 4805 	ld	0x5259, a
                                   4806 ; genLabel
      00BAB1                       4807 00107$:
                           000E66  4808 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016 ==.
                                   4809 ;	../SPL/src/stm8s_tim1.c: 1011: }
                                   4810 ; genEndFunction
                           000E66  4811 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1017 ==.
                           000E66  4812 	XG$TIM1_EncoderInterfaceConfig$0$0 ==.
      00BAB1 81               [ 4] 4813 	ret
                           000E67  4814 	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018 ==.
                           000E67  4815 	Sstm8s_tim1$TIM1_PrescalerConfig$1019 ==.
                                   4816 ;	../SPL/src/stm8s_tim1.c: 1023: void TIM1_PrescalerConfig(uint16_t Prescaler,
                                   4817 ; genLabel
                                   4818 ;	-----------------------------------------
                                   4819 ;	 function TIM1_PrescalerConfig
                                   4820 ;	-----------------------------------------
                                   4821 ;	Register assignment is optimal.
                                   4822 ;	Stack space usage: 0 bytes.
      00BAB2                       4823 _TIM1_PrescalerConfig:
                           000E67  4824 	Sstm8s_tim1$TIM1_PrescalerConfig$1020 ==.
                           000E67  4825 	Sstm8s_tim1$TIM1_PrescalerConfig$1021 ==.
                                   4826 ;	../SPL/src/stm8s_tim1.c: 1027: assert_param(IS_TIM1_PRESCALER_RELOAD_OK(TIM1_PSCReloadMode));
                                   4827 ; genIfx
      00BAB2 0D 05            [ 1] 4828 	tnz	(0x05, sp)
      00BAB4 26 03            [ 1] 4829 	jrne	00118$
      00BAB6 CC BA D0         [ 2] 4830 	jp	00104$
      00BAB9                       4831 00118$:
                                   4832 ; genCmpEQorNE
      00BAB9 7B 05            [ 1] 4833 	ld	a, (0x05, sp)
      00BABB 4A               [ 1] 4834 	dec	a
      00BABC 26 03            [ 1] 4835 	jrne	00120$
      00BABE CC BA D0         [ 2] 4836 	jp	00104$
      00BAC1                       4837 00120$:
                           000E76  4838 	Sstm8s_tim1$TIM1_PrescalerConfig$1022 ==.
                                   4839 ; skipping generated iCode
                                   4840 ; skipping iCode since result will be rematerialized
                                   4841 ; skipping iCode since result will be rematerialized
                                   4842 ; genIPush
      00BAC1 4B 03            [ 1] 4843 	push	#0x03
                           000E78  4844 	Sstm8s_tim1$TIM1_PrescalerConfig$1023 ==.
      00BAC3 4B 04            [ 1] 4845 	push	#0x04
                           000E7A  4846 	Sstm8s_tim1$TIM1_PrescalerConfig$1024 ==.
      00BAC5 5F               [ 1] 4847 	clrw	x
      00BAC6 89               [ 2] 4848 	pushw	x
                           000E7C  4849 	Sstm8s_tim1$TIM1_PrescalerConfig$1025 ==.
                                   4850 ; genIPush
      00BAC7 4B 2C            [ 1] 4851 	push	#<(___str_0+0)
                           000E7E  4852 	Sstm8s_tim1$TIM1_PrescalerConfig$1026 ==.
      00BAC9 4B 81            [ 1] 4853 	push	#((___str_0+0) >> 8)
                           000E80  4854 	Sstm8s_tim1$TIM1_PrescalerConfig$1027 ==.
                                   4855 ; genCall
      00BACB CD 84 D7         [ 4] 4856 	call	_assert_failed
      00BACE 5B 06            [ 2] 4857 	addw	sp, #6
                           000E85  4858 	Sstm8s_tim1$TIM1_PrescalerConfig$1028 ==.
                                   4859 ; genLabel
      00BAD0                       4860 00104$:
                           000E85  4861 	Sstm8s_tim1$TIM1_PrescalerConfig$1029 ==.
                                   4862 ;	../SPL/src/stm8s_tim1.c: 1030: TIM1->PSCRH = (uint8_t)(Prescaler >> 8);
                                   4863 ; genRightShiftLiteral
      00BAD0 7B 03            [ 1] 4864 	ld	a, (0x03, sp)
      00BAD2 5F               [ 1] 4865 	clrw	x
                                   4866 ; genCast
                                   4867 ; genAssign
                                   4868 ; genPointerSet
      00BAD3 C7 52 60         [ 1] 4869 	ld	0x5260, a
                           000E8B  4870 	Sstm8s_tim1$TIM1_PrescalerConfig$1030 ==.
                                   4871 ;	../SPL/src/stm8s_tim1.c: 1031: TIM1->PSCRL = (uint8_t)(Prescaler);
                                   4872 ; genCast
                                   4873 ; genAssign
      00BAD6 7B 04            [ 1] 4874 	ld	a, (0x04, sp)
                                   4875 ; genPointerSet
      00BAD8 C7 52 61         [ 1] 4876 	ld	0x5261, a
                           000E90  4877 	Sstm8s_tim1$TIM1_PrescalerConfig$1031 ==.
                                   4878 ;	../SPL/src/stm8s_tim1.c: 1034: TIM1->EGR = (uint8_t)TIM1_PSCReloadMode;
                                   4879 ; genPointerSet
      00BADB AE 52 57         [ 2] 4880 	ldw	x, #0x5257
      00BADE 7B 05            [ 1] 4881 	ld	a, (0x05, sp)
      00BAE0 F7               [ 1] 4882 	ld	(x), a
                                   4883 ; genLabel
      00BAE1                       4884 00101$:
                           000E96  4885 	Sstm8s_tim1$TIM1_PrescalerConfig$1032 ==.
                                   4886 ;	../SPL/src/stm8s_tim1.c: 1035: }
                                   4887 ; genEndFunction
                           000E96  4888 	Sstm8s_tim1$TIM1_PrescalerConfig$1033 ==.
                           000E96  4889 	XG$TIM1_PrescalerConfig$0$0 ==.
      00BAE1 81               [ 4] 4890 	ret
                           000E97  4891 	Sstm8s_tim1$TIM1_PrescalerConfig$1034 ==.
                           000E97  4892 	Sstm8s_tim1$TIM1_CounterModeConfig$1035 ==.
                                   4893 ;	../SPL/src/stm8s_tim1.c: 1048: void TIM1_CounterModeConfig(TIM1_CounterMode_TypeDef TIM1_CounterMode)
                                   4894 ; genLabel
                                   4895 ;	-----------------------------------------
                                   4896 ;	 function TIM1_CounterModeConfig
                                   4897 ;	-----------------------------------------
                                   4898 ;	Register assignment is optimal.
                                   4899 ;	Stack space usage: 0 bytes.
      00BAE2                       4900 _TIM1_CounterModeConfig:
                           000E97  4901 	Sstm8s_tim1$TIM1_CounterModeConfig$1036 ==.
                           000E97  4902 	Sstm8s_tim1$TIM1_CounterModeConfig$1037 ==.
                                   4903 ;	../SPL/src/stm8s_tim1.c: 1051: assert_param(IS_TIM1_COUNTER_MODE_OK(TIM1_CounterMode));
                                   4904 ; genIfx
      00BAE2 0D 03            [ 1] 4905 	tnz	(0x03, sp)
      00BAE4 26 03            [ 1] 4906 	jrne	00142$
      00BAE6 CC BB 1C         [ 2] 4907 	jp	00104$
      00BAE9                       4908 00142$:
                                   4909 ; genCmpEQorNE
      00BAE9 7B 03            [ 1] 4910 	ld	a, (0x03, sp)
      00BAEB A1 10            [ 1] 4911 	cp	a, #0x10
      00BAED 26 03            [ 1] 4912 	jrne	00144$
      00BAEF CC BB 1C         [ 2] 4913 	jp	00104$
      00BAF2                       4914 00144$:
                           000EA7  4915 	Sstm8s_tim1$TIM1_CounterModeConfig$1038 ==.
                                   4916 ; skipping generated iCode
                                   4917 ; genCmpEQorNE
      00BAF2 7B 03            [ 1] 4918 	ld	a, (0x03, sp)
      00BAF4 A1 20            [ 1] 4919 	cp	a, #0x20
      00BAF6 26 03            [ 1] 4920 	jrne	00147$
      00BAF8 CC BB 1C         [ 2] 4921 	jp	00104$
      00BAFB                       4922 00147$:
                           000EB0  4923 	Sstm8s_tim1$TIM1_CounterModeConfig$1039 ==.
                                   4924 ; skipping generated iCode
                                   4925 ; genCmpEQorNE
      00BAFB 7B 03            [ 1] 4926 	ld	a, (0x03, sp)
      00BAFD A1 40            [ 1] 4927 	cp	a, #0x40
      00BAFF 26 03            [ 1] 4928 	jrne	00150$
      00BB01 CC BB 1C         [ 2] 4929 	jp	00104$
      00BB04                       4930 00150$:
                           000EB9  4931 	Sstm8s_tim1$TIM1_CounterModeConfig$1040 ==.
                                   4932 ; skipping generated iCode
                                   4933 ; genCmpEQorNE
      00BB04 7B 03            [ 1] 4934 	ld	a, (0x03, sp)
      00BB06 A1 60            [ 1] 4935 	cp	a, #0x60
      00BB08 26 03            [ 1] 4936 	jrne	00153$
      00BB0A CC BB 1C         [ 2] 4937 	jp	00104$
      00BB0D                       4938 00153$:
                           000EC2  4939 	Sstm8s_tim1$TIM1_CounterModeConfig$1041 ==.
                                   4940 ; skipping generated iCode
                                   4941 ; skipping iCode since result will be rematerialized
                                   4942 ; skipping iCode since result will be rematerialized
                                   4943 ; genIPush
      00BB0D 4B 1B            [ 1] 4944 	push	#0x1b
                           000EC4  4945 	Sstm8s_tim1$TIM1_CounterModeConfig$1042 ==.
      00BB0F 4B 04            [ 1] 4946 	push	#0x04
                           000EC6  4947 	Sstm8s_tim1$TIM1_CounterModeConfig$1043 ==.
      00BB11 5F               [ 1] 4948 	clrw	x
      00BB12 89               [ 2] 4949 	pushw	x
                           000EC8  4950 	Sstm8s_tim1$TIM1_CounterModeConfig$1044 ==.
                                   4951 ; genIPush
      00BB13 4B 2C            [ 1] 4952 	push	#<(___str_0+0)
                           000ECA  4953 	Sstm8s_tim1$TIM1_CounterModeConfig$1045 ==.
      00BB15 4B 81            [ 1] 4954 	push	#((___str_0+0) >> 8)
                           000ECC  4955 	Sstm8s_tim1$TIM1_CounterModeConfig$1046 ==.
                                   4956 ; genCall
      00BB17 CD 84 D7         [ 4] 4957 	call	_assert_failed
      00BB1A 5B 06            [ 2] 4958 	addw	sp, #6
                           000ED1  4959 	Sstm8s_tim1$TIM1_CounterModeConfig$1047 ==.
                                   4960 ; genLabel
      00BB1C                       4961 00104$:
                           000ED1  4962 	Sstm8s_tim1$TIM1_CounterModeConfig$1048 ==.
                                   4963 ;	../SPL/src/stm8s_tim1.c: 1055: TIM1->CR1 = (uint8_t)((uint8_t)(TIM1->CR1 & (uint8_t)((uint8_t)(~TIM1_CR1_CMS) & (uint8_t)(~TIM1_CR1_DIR)))
                                   4964 ; genPointerGet
      00BB1C C6 52 50         [ 1] 4965 	ld	a, 0x5250
                                   4966 ; genAnd
      00BB1F A4 8F            [ 1] 4967 	and	a, #0x8f
                           000ED6  4968 	Sstm8s_tim1$TIM1_CounterModeConfig$1049 ==.
                                   4969 ;	../SPL/src/stm8s_tim1.c: 1056: | (uint8_t)TIM1_CounterMode);
                                   4970 ; genOr
      00BB21 1A 03            [ 1] 4971 	or	a, (0x03, sp)
                                   4972 ; genPointerSet
      00BB23 C7 52 50         [ 1] 4973 	ld	0x5250, a
                                   4974 ; genLabel
      00BB26                       4975 00101$:
                           000EDB  4976 	Sstm8s_tim1$TIM1_CounterModeConfig$1050 ==.
                                   4977 ;	../SPL/src/stm8s_tim1.c: 1057: }
                                   4978 ; genEndFunction
                           000EDB  4979 	Sstm8s_tim1$TIM1_CounterModeConfig$1051 ==.
                           000EDB  4980 	XG$TIM1_CounterModeConfig$0$0 ==.
      00BB26 81               [ 4] 4981 	ret
                           000EDC  4982 	Sstm8s_tim1$TIM1_CounterModeConfig$1052 ==.
                           000EDC  4983 	Sstm8s_tim1$TIM1_ForcedOC1Config$1053 ==.
                                   4984 ;	../SPL/src/stm8s_tim1.c: 1067: void TIM1_ForcedOC1Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   4985 ; genLabel
                                   4986 ;	-----------------------------------------
                                   4987 ;	 function TIM1_ForcedOC1Config
                                   4988 ;	-----------------------------------------
                                   4989 ;	Register assignment is optimal.
                                   4990 ;	Stack space usage: 0 bytes.
      00BB27                       4991 _TIM1_ForcedOC1Config:
                           000EDC  4992 	Sstm8s_tim1$TIM1_ForcedOC1Config$1054 ==.
                           000EDC  4993 	Sstm8s_tim1$TIM1_ForcedOC1Config$1055 ==.
                                   4994 ;	../SPL/src/stm8s_tim1.c: 1070: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   4995 ; genCmpEQorNE
      00BB27 7B 03            [ 1] 4996 	ld	a, (0x03, sp)
      00BB29 A1 50            [ 1] 4997 	cp	a, #0x50
      00BB2B 26 03            [ 1] 4998 	jrne	00119$
      00BB2D CC BB 48         [ 2] 4999 	jp	00104$
      00BB30                       5000 00119$:
                           000EE5  5001 	Sstm8s_tim1$TIM1_ForcedOC1Config$1056 ==.
                                   5002 ; skipping generated iCode
                                   5003 ; genCmpEQorNE
      00BB30 7B 03            [ 1] 5004 	ld	a, (0x03, sp)
      00BB32 A1 40            [ 1] 5005 	cp	a, #0x40
      00BB34 26 03            [ 1] 5006 	jrne	00122$
      00BB36 CC BB 48         [ 2] 5007 	jp	00104$
      00BB39                       5008 00122$:
                           000EEE  5009 	Sstm8s_tim1$TIM1_ForcedOC1Config$1057 ==.
                                   5010 ; skipping generated iCode
                                   5011 ; skipping iCode since result will be rematerialized
                                   5012 ; skipping iCode since result will be rematerialized
                                   5013 ; genIPush
      00BB39 4B 2E            [ 1] 5014 	push	#0x2e
                           000EF0  5015 	Sstm8s_tim1$TIM1_ForcedOC1Config$1058 ==.
      00BB3B 4B 04            [ 1] 5016 	push	#0x04
                           000EF2  5017 	Sstm8s_tim1$TIM1_ForcedOC1Config$1059 ==.
      00BB3D 5F               [ 1] 5018 	clrw	x
      00BB3E 89               [ 2] 5019 	pushw	x
                           000EF4  5020 	Sstm8s_tim1$TIM1_ForcedOC1Config$1060 ==.
                                   5021 ; genIPush
      00BB3F 4B 2C            [ 1] 5022 	push	#<(___str_0+0)
                           000EF6  5023 	Sstm8s_tim1$TIM1_ForcedOC1Config$1061 ==.
      00BB41 4B 81            [ 1] 5024 	push	#((___str_0+0) >> 8)
                           000EF8  5025 	Sstm8s_tim1$TIM1_ForcedOC1Config$1062 ==.
                                   5026 ; genCall
      00BB43 CD 84 D7         [ 4] 5027 	call	_assert_failed
      00BB46 5B 06            [ 2] 5028 	addw	sp, #6
                           000EFD  5029 	Sstm8s_tim1$TIM1_ForcedOC1Config$1063 ==.
                                   5030 ; genLabel
      00BB48                       5031 00104$:
                           000EFD  5032 	Sstm8s_tim1$TIM1_ForcedOC1Config$1064 ==.
                                   5033 ;	../SPL/src/stm8s_tim1.c: 1073: TIM1->CCMR1 =  (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM))|
                                   5034 ; genPointerGet
      00BB48 C6 52 58         [ 1] 5035 	ld	a, 0x5258
                                   5036 ; genAnd
      00BB4B A4 8F            [ 1] 5037 	and	a, #0x8f
                           000F02  5038 	Sstm8s_tim1$TIM1_ForcedOC1Config$1065 ==.
                                   5039 ;	../SPL/src/stm8s_tim1.c: 1074: (uint8_t)TIM1_ForcedAction);
                                   5040 ; genOr
      00BB4D 1A 03            [ 1] 5041 	or	a, (0x03, sp)
                                   5042 ; genPointerSet
      00BB4F C7 52 58         [ 1] 5043 	ld	0x5258, a
                                   5044 ; genLabel
      00BB52                       5045 00101$:
                           000F07  5046 	Sstm8s_tim1$TIM1_ForcedOC1Config$1066 ==.
                                   5047 ;	../SPL/src/stm8s_tim1.c: 1075: }
                                   5048 ; genEndFunction
                           000F07  5049 	Sstm8s_tim1$TIM1_ForcedOC1Config$1067 ==.
                           000F07  5050 	XG$TIM1_ForcedOC1Config$0$0 ==.
      00BB52 81               [ 4] 5051 	ret
                           000F08  5052 	Sstm8s_tim1$TIM1_ForcedOC1Config$1068 ==.
                           000F08  5053 	Sstm8s_tim1$TIM1_ForcedOC2Config$1069 ==.
                                   5054 ;	../SPL/src/stm8s_tim1.c: 1085: void TIM1_ForcedOC2Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5055 ; genLabel
                                   5056 ;	-----------------------------------------
                                   5057 ;	 function TIM1_ForcedOC2Config
                                   5058 ;	-----------------------------------------
                                   5059 ;	Register assignment is optimal.
                                   5060 ;	Stack space usage: 0 bytes.
      00BB53                       5061 _TIM1_ForcedOC2Config:
                           000F08  5062 	Sstm8s_tim1$TIM1_ForcedOC2Config$1070 ==.
                           000F08  5063 	Sstm8s_tim1$TIM1_ForcedOC2Config$1071 ==.
                                   5064 ;	../SPL/src/stm8s_tim1.c: 1088: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5065 ; genCmpEQorNE
      00BB53 7B 03            [ 1] 5066 	ld	a, (0x03, sp)
      00BB55 A1 50            [ 1] 5067 	cp	a, #0x50
      00BB57 26 03            [ 1] 5068 	jrne	00119$
      00BB59 CC BB 74         [ 2] 5069 	jp	00104$
      00BB5C                       5070 00119$:
                           000F11  5071 	Sstm8s_tim1$TIM1_ForcedOC2Config$1072 ==.
                                   5072 ; skipping generated iCode
                                   5073 ; genCmpEQorNE
      00BB5C 7B 03            [ 1] 5074 	ld	a, (0x03, sp)
      00BB5E A1 40            [ 1] 5075 	cp	a, #0x40
      00BB60 26 03            [ 1] 5076 	jrne	00122$
      00BB62 CC BB 74         [ 2] 5077 	jp	00104$
      00BB65                       5078 00122$:
                           000F1A  5079 	Sstm8s_tim1$TIM1_ForcedOC2Config$1073 ==.
                                   5080 ; skipping generated iCode
                                   5081 ; skipping iCode since result will be rematerialized
                                   5082 ; skipping iCode since result will be rematerialized
                                   5083 ; genIPush
      00BB65 4B 40            [ 1] 5084 	push	#0x40
                           000F1C  5085 	Sstm8s_tim1$TIM1_ForcedOC2Config$1074 ==.
      00BB67 4B 04            [ 1] 5086 	push	#0x04
                           000F1E  5087 	Sstm8s_tim1$TIM1_ForcedOC2Config$1075 ==.
      00BB69 5F               [ 1] 5088 	clrw	x
      00BB6A 89               [ 2] 5089 	pushw	x
                           000F20  5090 	Sstm8s_tim1$TIM1_ForcedOC2Config$1076 ==.
                                   5091 ; genIPush
      00BB6B 4B 2C            [ 1] 5092 	push	#<(___str_0+0)
                           000F22  5093 	Sstm8s_tim1$TIM1_ForcedOC2Config$1077 ==.
      00BB6D 4B 81            [ 1] 5094 	push	#((___str_0+0) >> 8)
                           000F24  5095 	Sstm8s_tim1$TIM1_ForcedOC2Config$1078 ==.
                                   5096 ; genCall
      00BB6F CD 84 D7         [ 4] 5097 	call	_assert_failed
      00BB72 5B 06            [ 2] 5098 	addw	sp, #6
                           000F29  5099 	Sstm8s_tim1$TIM1_ForcedOC2Config$1079 ==.
                                   5100 ; genLabel
      00BB74                       5101 00104$:
                           000F29  5102 	Sstm8s_tim1$TIM1_ForcedOC2Config$1080 ==.
                                   5103 ;	../SPL/src/stm8s_tim1.c: 1091: TIM1->CCMR2  =  (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM))
                                   5104 ; genPointerGet
      00BB74 C6 52 59         [ 1] 5105 	ld	a, 0x5259
                                   5106 ; genAnd
      00BB77 A4 8F            [ 1] 5107 	and	a, #0x8f
                           000F2E  5108 	Sstm8s_tim1$TIM1_ForcedOC2Config$1081 ==.
                                   5109 ;	../SPL/src/stm8s_tim1.c: 1092: | (uint8_t)TIM1_ForcedAction);
                                   5110 ; genOr
      00BB79 1A 03            [ 1] 5111 	or	a, (0x03, sp)
                                   5112 ; genPointerSet
      00BB7B C7 52 59         [ 1] 5113 	ld	0x5259, a
                                   5114 ; genLabel
      00BB7E                       5115 00101$:
                           000F33  5116 	Sstm8s_tim1$TIM1_ForcedOC2Config$1082 ==.
                                   5117 ;	../SPL/src/stm8s_tim1.c: 1093: }
                                   5118 ; genEndFunction
                           000F33  5119 	Sstm8s_tim1$TIM1_ForcedOC2Config$1083 ==.
                           000F33  5120 	XG$TIM1_ForcedOC2Config$0$0 ==.
      00BB7E 81               [ 4] 5121 	ret
                           000F34  5122 	Sstm8s_tim1$TIM1_ForcedOC2Config$1084 ==.
                           000F34  5123 	Sstm8s_tim1$TIM1_ForcedOC3Config$1085 ==.
                                   5124 ;	../SPL/src/stm8s_tim1.c: 1104: void TIM1_ForcedOC3Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5125 ; genLabel
                                   5126 ;	-----------------------------------------
                                   5127 ;	 function TIM1_ForcedOC3Config
                                   5128 ;	-----------------------------------------
                                   5129 ;	Register assignment is optimal.
                                   5130 ;	Stack space usage: 0 bytes.
      00BB7F                       5131 _TIM1_ForcedOC3Config:
                           000F34  5132 	Sstm8s_tim1$TIM1_ForcedOC3Config$1086 ==.
                           000F34  5133 	Sstm8s_tim1$TIM1_ForcedOC3Config$1087 ==.
                                   5134 ;	../SPL/src/stm8s_tim1.c: 1107: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5135 ; genCmpEQorNE
      00BB7F 7B 03            [ 1] 5136 	ld	a, (0x03, sp)
      00BB81 A1 50            [ 1] 5137 	cp	a, #0x50
      00BB83 26 03            [ 1] 5138 	jrne	00119$
      00BB85 CC BB A0         [ 2] 5139 	jp	00104$
      00BB88                       5140 00119$:
                           000F3D  5141 	Sstm8s_tim1$TIM1_ForcedOC3Config$1088 ==.
                                   5142 ; skipping generated iCode
                                   5143 ; genCmpEQorNE
      00BB88 7B 03            [ 1] 5144 	ld	a, (0x03, sp)
      00BB8A A1 40            [ 1] 5145 	cp	a, #0x40
      00BB8C 26 03            [ 1] 5146 	jrne	00122$
      00BB8E CC BB A0         [ 2] 5147 	jp	00104$
      00BB91                       5148 00122$:
                           000F46  5149 	Sstm8s_tim1$TIM1_ForcedOC3Config$1089 ==.
                                   5150 ; skipping generated iCode
                                   5151 ; skipping iCode since result will be rematerialized
                                   5152 ; skipping iCode since result will be rematerialized
                                   5153 ; genIPush
      00BB91 4B 53            [ 1] 5154 	push	#0x53
                           000F48  5155 	Sstm8s_tim1$TIM1_ForcedOC3Config$1090 ==.
      00BB93 4B 04            [ 1] 5156 	push	#0x04
                           000F4A  5157 	Sstm8s_tim1$TIM1_ForcedOC3Config$1091 ==.
      00BB95 5F               [ 1] 5158 	clrw	x
      00BB96 89               [ 2] 5159 	pushw	x
                           000F4C  5160 	Sstm8s_tim1$TIM1_ForcedOC3Config$1092 ==.
                                   5161 ; genIPush
      00BB97 4B 2C            [ 1] 5162 	push	#<(___str_0+0)
                           000F4E  5163 	Sstm8s_tim1$TIM1_ForcedOC3Config$1093 ==.
      00BB99 4B 81            [ 1] 5164 	push	#((___str_0+0) >> 8)
                           000F50  5165 	Sstm8s_tim1$TIM1_ForcedOC3Config$1094 ==.
                                   5166 ; genCall
      00BB9B CD 84 D7         [ 4] 5167 	call	_assert_failed
      00BB9E 5B 06            [ 2] 5168 	addw	sp, #6
                           000F55  5169 	Sstm8s_tim1$TIM1_ForcedOC3Config$1095 ==.
                                   5170 ; genLabel
      00BBA0                       5171 00104$:
                           000F55  5172 	Sstm8s_tim1$TIM1_ForcedOC3Config$1096 ==.
                                   5173 ;	../SPL/src/stm8s_tim1.c: 1110: TIM1->CCMR3  =  (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM))  
                                   5174 ; genPointerGet
      00BBA0 C6 52 5A         [ 1] 5175 	ld	a, 0x525a
                                   5176 ; genAnd
      00BBA3 A4 8F            [ 1] 5177 	and	a, #0x8f
                           000F5A  5178 	Sstm8s_tim1$TIM1_ForcedOC3Config$1097 ==.
                                   5179 ;	../SPL/src/stm8s_tim1.c: 1111: | (uint8_t)TIM1_ForcedAction);
                                   5180 ; genOr
      00BBA5 1A 03            [ 1] 5181 	or	a, (0x03, sp)
                                   5182 ; genPointerSet
      00BBA7 C7 52 5A         [ 1] 5183 	ld	0x525a, a
                                   5184 ; genLabel
      00BBAA                       5185 00101$:
                           000F5F  5186 	Sstm8s_tim1$TIM1_ForcedOC3Config$1098 ==.
                                   5187 ;	../SPL/src/stm8s_tim1.c: 1112: }
                                   5188 ; genEndFunction
                           000F5F  5189 	Sstm8s_tim1$TIM1_ForcedOC3Config$1099 ==.
                           000F5F  5190 	XG$TIM1_ForcedOC3Config$0$0 ==.
      00BBAA 81               [ 4] 5191 	ret
                           000F60  5192 	Sstm8s_tim1$TIM1_ForcedOC3Config$1100 ==.
                           000F60  5193 	Sstm8s_tim1$TIM1_ForcedOC4Config$1101 ==.
                                   5194 ;	../SPL/src/stm8s_tim1.c: 1123: void TIM1_ForcedOC4Config(TIM1_ForcedAction_TypeDef TIM1_ForcedAction)
                                   5195 ; genLabel
                                   5196 ;	-----------------------------------------
                                   5197 ;	 function TIM1_ForcedOC4Config
                                   5198 ;	-----------------------------------------
                                   5199 ;	Register assignment is optimal.
                                   5200 ;	Stack space usage: 0 bytes.
      00BBAB                       5201 _TIM1_ForcedOC4Config:
                           000F60  5202 	Sstm8s_tim1$TIM1_ForcedOC4Config$1102 ==.
                           000F60  5203 	Sstm8s_tim1$TIM1_ForcedOC4Config$1103 ==.
                                   5204 ;	../SPL/src/stm8s_tim1.c: 1126: assert_param(IS_TIM1_FORCED_ACTION_OK(TIM1_ForcedAction));
                                   5205 ; genCmpEQorNE
      00BBAB 7B 03            [ 1] 5206 	ld	a, (0x03, sp)
      00BBAD A1 50            [ 1] 5207 	cp	a, #0x50
      00BBAF 26 03            [ 1] 5208 	jrne	00119$
      00BBB1 CC BB CC         [ 2] 5209 	jp	00104$
      00BBB4                       5210 00119$:
                           000F69  5211 	Sstm8s_tim1$TIM1_ForcedOC4Config$1104 ==.
                                   5212 ; skipping generated iCode
                                   5213 ; genCmpEQorNE
      00BBB4 7B 03            [ 1] 5214 	ld	a, (0x03, sp)
      00BBB6 A1 40            [ 1] 5215 	cp	a, #0x40
      00BBB8 26 03            [ 1] 5216 	jrne	00122$
      00BBBA CC BB CC         [ 2] 5217 	jp	00104$
      00BBBD                       5218 00122$:
                           000F72  5219 	Sstm8s_tim1$TIM1_ForcedOC4Config$1105 ==.
                                   5220 ; skipping generated iCode
                                   5221 ; skipping iCode since result will be rematerialized
                                   5222 ; skipping iCode since result will be rematerialized
                                   5223 ; genIPush
      00BBBD 4B 66            [ 1] 5224 	push	#0x66
                           000F74  5225 	Sstm8s_tim1$TIM1_ForcedOC4Config$1106 ==.
      00BBBF 4B 04            [ 1] 5226 	push	#0x04
                           000F76  5227 	Sstm8s_tim1$TIM1_ForcedOC4Config$1107 ==.
      00BBC1 5F               [ 1] 5228 	clrw	x
      00BBC2 89               [ 2] 5229 	pushw	x
                           000F78  5230 	Sstm8s_tim1$TIM1_ForcedOC4Config$1108 ==.
                                   5231 ; genIPush
      00BBC3 4B 2C            [ 1] 5232 	push	#<(___str_0+0)
                           000F7A  5233 	Sstm8s_tim1$TIM1_ForcedOC4Config$1109 ==.
      00BBC5 4B 81            [ 1] 5234 	push	#((___str_0+0) >> 8)
                           000F7C  5235 	Sstm8s_tim1$TIM1_ForcedOC4Config$1110 ==.
                                   5236 ; genCall
      00BBC7 CD 84 D7         [ 4] 5237 	call	_assert_failed
      00BBCA 5B 06            [ 2] 5238 	addw	sp, #6
                           000F81  5239 	Sstm8s_tim1$TIM1_ForcedOC4Config$1111 ==.
                                   5240 ; genLabel
      00BBCC                       5241 00104$:
                           000F81  5242 	Sstm8s_tim1$TIM1_ForcedOC4Config$1112 ==.
                                   5243 ;	../SPL/src/stm8s_tim1.c: 1129: TIM1->CCMR4  =  (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   5244 ; genPointerGet
      00BBCC C6 52 5B         [ 1] 5245 	ld	a, 0x525b
                                   5246 ; genAnd
      00BBCF A4 8F            [ 1] 5247 	and	a, #0x8f
                           000F86  5248 	Sstm8s_tim1$TIM1_ForcedOC4Config$1113 ==.
                                   5249 ;	../SPL/src/stm8s_tim1.c: 1130: | (uint8_t)TIM1_ForcedAction);
                                   5250 ; genOr
      00BBD1 1A 03            [ 1] 5251 	or	a, (0x03, sp)
                                   5252 ; genPointerSet
      00BBD3 C7 52 5B         [ 1] 5253 	ld	0x525b, a
                                   5254 ; genLabel
      00BBD6                       5255 00101$:
                           000F8B  5256 	Sstm8s_tim1$TIM1_ForcedOC4Config$1114 ==.
                                   5257 ;	../SPL/src/stm8s_tim1.c: 1131: }
                                   5258 ; genEndFunction
                           000F8B  5259 	Sstm8s_tim1$TIM1_ForcedOC4Config$1115 ==.
                           000F8B  5260 	XG$TIM1_ForcedOC4Config$0$0 ==.
      00BBD6 81               [ 4] 5261 	ret
                           000F8C  5262 	Sstm8s_tim1$TIM1_ForcedOC4Config$1116 ==.
                           000F8C  5263 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1117 ==.
                                   5264 ;	../SPL/src/stm8s_tim1.c: 1139: void TIM1_ARRPreloadConfig(FunctionalState NewState)
                                   5265 ; genLabel
                                   5266 ;	-----------------------------------------
                                   5267 ;	 function TIM1_ARRPreloadConfig
                                   5268 ;	-----------------------------------------
                                   5269 ;	Register assignment is optimal.
                                   5270 ;	Stack space usage: 0 bytes.
      00BBD7                       5271 _TIM1_ARRPreloadConfig:
                           000F8C  5272 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1118 ==.
                           000F8C  5273 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1119 ==.
                                   5274 ;	../SPL/src/stm8s_tim1.c: 1142: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5275 ; genIfx
      00BBD7 0D 03            [ 1] 5276 	tnz	(0x03, sp)
      00BBD9 26 03            [ 1] 5277 	jrne	00126$
      00BBDB CC BB F5         [ 2] 5278 	jp	00107$
      00BBDE                       5279 00126$:
                                   5280 ; genCmpEQorNE
      00BBDE 7B 03            [ 1] 5281 	ld	a, (0x03, sp)
      00BBE0 4A               [ 1] 5282 	dec	a
      00BBE1 26 03            [ 1] 5283 	jrne	00128$
      00BBE3 CC BB F5         [ 2] 5284 	jp	00107$
      00BBE6                       5285 00128$:
                           000F9B  5286 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1120 ==.
                                   5287 ; skipping generated iCode
                                   5288 ; skipping iCode since result will be rematerialized
                                   5289 ; skipping iCode since result will be rematerialized
                                   5290 ; genIPush
      00BBE6 4B 76            [ 1] 5291 	push	#0x76
                           000F9D  5292 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1121 ==.
      00BBE8 4B 04            [ 1] 5293 	push	#0x04
                           000F9F  5294 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1122 ==.
      00BBEA 5F               [ 1] 5295 	clrw	x
      00BBEB 89               [ 2] 5296 	pushw	x
                           000FA1  5297 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1123 ==.
                                   5298 ; genIPush
      00BBEC 4B 2C            [ 1] 5299 	push	#<(___str_0+0)
                           000FA3  5300 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1124 ==.
      00BBEE 4B 81            [ 1] 5301 	push	#((___str_0+0) >> 8)
                           000FA5  5302 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1125 ==.
                                   5303 ; genCall
      00BBF0 CD 84 D7         [ 4] 5304 	call	_assert_failed
      00BBF3 5B 06            [ 2] 5305 	addw	sp, #6
                           000FAA  5306 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1126 ==.
                                   5307 ; genLabel
      00BBF5                       5308 00107$:
                           000FAA  5309 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1127 ==.
                                   5310 ;	../SPL/src/stm8s_tim1.c: 1147: TIM1->CR1 |= TIM1_CR1_ARPE;
                                   5311 ; genPointerGet
      00BBF5 C6 52 50         [ 1] 5312 	ld	a, 0x5250
                           000FAD  5313 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1128 ==.
                                   5314 ;	../SPL/src/stm8s_tim1.c: 1145: if (NewState != DISABLE)
                                   5315 ; genIfx
      00BBF8 0D 03            [ 1] 5316 	tnz	(0x03, sp)
      00BBFA 26 03            [ 1] 5317 	jrne	00130$
      00BBFC CC BC 07         [ 2] 5318 	jp	00102$
      00BBFF                       5319 00130$:
                           000FB4  5320 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1129 ==.
                           000FB4  5321 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1130 ==.
                                   5322 ;	../SPL/src/stm8s_tim1.c: 1147: TIM1->CR1 |= TIM1_CR1_ARPE;
                                   5323 ; genOr
      00BBFF AA 80            [ 1] 5324 	or	a, #0x80
                                   5325 ; genPointerSet
      00BC01 C7 52 50         [ 1] 5326 	ld	0x5250, a
                           000FB9  5327 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1131 ==.
                                   5328 ; genGoto
      00BC04 CC BC 0C         [ 2] 5329 	jp	00104$
                                   5330 ; genLabel
      00BC07                       5331 00102$:
                           000FBC  5332 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1132 ==.
                           000FBC  5333 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1133 ==.
                                   5334 ;	../SPL/src/stm8s_tim1.c: 1151: TIM1->CR1 &= (uint8_t)(~TIM1_CR1_ARPE);
                                   5335 ; genAnd
      00BC07 A4 7F            [ 1] 5336 	and	a, #0x7f
                                   5337 ; genPointerSet
      00BC09 C7 52 50         [ 1] 5338 	ld	0x5250, a
                           000FC1  5339 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1134 ==.
                                   5340 ; genLabel
      00BC0C                       5341 00104$:
                           000FC1  5342 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1135 ==.
                                   5343 ;	../SPL/src/stm8s_tim1.c: 1153: }
                                   5344 ; genEndFunction
                           000FC1  5345 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1136 ==.
                           000FC1  5346 	XG$TIM1_ARRPreloadConfig$0$0 ==.
      00BC0C 81               [ 4] 5347 	ret
                           000FC2  5348 	Sstm8s_tim1$TIM1_ARRPreloadConfig$1137 ==.
                           000FC2  5349 	Sstm8s_tim1$TIM1_SelectCOM$1138 ==.
                                   5350 ;	../SPL/src/stm8s_tim1.c: 1161: void TIM1_SelectCOM(FunctionalState NewState)
                                   5351 ; genLabel
                                   5352 ;	-----------------------------------------
                                   5353 ;	 function TIM1_SelectCOM
                                   5354 ;	-----------------------------------------
                                   5355 ;	Register assignment is optimal.
                                   5356 ;	Stack space usage: 0 bytes.
      00BC0D                       5357 _TIM1_SelectCOM:
                           000FC2  5358 	Sstm8s_tim1$TIM1_SelectCOM$1139 ==.
                           000FC2  5359 	Sstm8s_tim1$TIM1_SelectCOM$1140 ==.
                                   5360 ;	../SPL/src/stm8s_tim1.c: 1164: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5361 ; genIfx
      00BC0D 0D 03            [ 1] 5362 	tnz	(0x03, sp)
      00BC0F 26 03            [ 1] 5363 	jrne	00126$
      00BC11 CC BC 2B         [ 2] 5364 	jp	00107$
      00BC14                       5365 00126$:
                                   5366 ; genCmpEQorNE
      00BC14 7B 03            [ 1] 5367 	ld	a, (0x03, sp)
      00BC16 4A               [ 1] 5368 	dec	a
      00BC17 26 03            [ 1] 5369 	jrne	00128$
      00BC19 CC BC 2B         [ 2] 5370 	jp	00107$
      00BC1C                       5371 00128$:
                           000FD1  5372 	Sstm8s_tim1$TIM1_SelectCOM$1141 ==.
                                   5373 ; skipping generated iCode
                                   5374 ; skipping iCode since result will be rematerialized
                                   5375 ; skipping iCode since result will be rematerialized
                                   5376 ; genIPush
      00BC1C 4B 8C            [ 1] 5377 	push	#0x8c
                           000FD3  5378 	Sstm8s_tim1$TIM1_SelectCOM$1142 ==.
      00BC1E 4B 04            [ 1] 5379 	push	#0x04
                           000FD5  5380 	Sstm8s_tim1$TIM1_SelectCOM$1143 ==.
      00BC20 5F               [ 1] 5381 	clrw	x
      00BC21 89               [ 2] 5382 	pushw	x
                           000FD7  5383 	Sstm8s_tim1$TIM1_SelectCOM$1144 ==.
                                   5384 ; genIPush
      00BC22 4B 2C            [ 1] 5385 	push	#<(___str_0+0)
                           000FD9  5386 	Sstm8s_tim1$TIM1_SelectCOM$1145 ==.
      00BC24 4B 81            [ 1] 5387 	push	#((___str_0+0) >> 8)
                           000FDB  5388 	Sstm8s_tim1$TIM1_SelectCOM$1146 ==.
                                   5389 ; genCall
      00BC26 CD 84 D7         [ 4] 5390 	call	_assert_failed
      00BC29 5B 06            [ 2] 5391 	addw	sp, #6
                           000FE0  5392 	Sstm8s_tim1$TIM1_SelectCOM$1147 ==.
                                   5393 ; genLabel
      00BC2B                       5394 00107$:
                           000FE0  5395 	Sstm8s_tim1$TIM1_SelectCOM$1148 ==.
                                   5396 ;	../SPL/src/stm8s_tim1.c: 1169: TIM1->CR2 |= TIM1_CR2_COMS;
                                   5397 ; genPointerGet
      00BC2B C6 52 51         [ 1] 5398 	ld	a, 0x5251
                           000FE3  5399 	Sstm8s_tim1$TIM1_SelectCOM$1149 ==.
                                   5400 ;	../SPL/src/stm8s_tim1.c: 1167: if (NewState != DISABLE)
                                   5401 ; genIfx
      00BC2E 0D 03            [ 1] 5402 	tnz	(0x03, sp)
      00BC30 26 03            [ 1] 5403 	jrne	00130$
      00BC32 CC BC 3D         [ 2] 5404 	jp	00102$
      00BC35                       5405 00130$:
                           000FEA  5406 	Sstm8s_tim1$TIM1_SelectCOM$1150 ==.
                           000FEA  5407 	Sstm8s_tim1$TIM1_SelectCOM$1151 ==.
                                   5408 ;	../SPL/src/stm8s_tim1.c: 1169: TIM1->CR2 |= TIM1_CR2_COMS;
                                   5409 ; genOr
      00BC35 AA 04            [ 1] 5410 	or	a, #0x04
                                   5411 ; genPointerSet
      00BC37 C7 52 51         [ 1] 5412 	ld	0x5251, a
                           000FEF  5413 	Sstm8s_tim1$TIM1_SelectCOM$1152 ==.
                                   5414 ; genGoto
      00BC3A CC BC 42         [ 2] 5415 	jp	00104$
                                   5416 ; genLabel
      00BC3D                       5417 00102$:
                           000FF2  5418 	Sstm8s_tim1$TIM1_SelectCOM$1153 ==.
                           000FF2  5419 	Sstm8s_tim1$TIM1_SelectCOM$1154 ==.
                                   5420 ;	../SPL/src/stm8s_tim1.c: 1173: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_COMS);
                                   5421 ; genAnd
      00BC3D A4 FB            [ 1] 5422 	and	a, #0xfb
                                   5423 ; genPointerSet
      00BC3F C7 52 51         [ 1] 5424 	ld	0x5251, a
                           000FF7  5425 	Sstm8s_tim1$TIM1_SelectCOM$1155 ==.
                                   5426 ; genLabel
      00BC42                       5427 00104$:
                           000FF7  5428 	Sstm8s_tim1$TIM1_SelectCOM$1156 ==.
                                   5429 ;	../SPL/src/stm8s_tim1.c: 1175: }
                                   5430 ; genEndFunction
                           000FF7  5431 	Sstm8s_tim1$TIM1_SelectCOM$1157 ==.
                           000FF7  5432 	XG$TIM1_SelectCOM$0$0 ==.
      00BC42 81               [ 4] 5433 	ret
                           000FF8  5434 	Sstm8s_tim1$TIM1_SelectCOM$1158 ==.
                           000FF8  5435 	Sstm8s_tim1$TIM1_CCPreloadControl$1159 ==.
                                   5436 ;	../SPL/src/stm8s_tim1.c: 1183: void TIM1_CCPreloadControl(FunctionalState NewState)
                                   5437 ; genLabel
                                   5438 ;	-----------------------------------------
                                   5439 ;	 function TIM1_CCPreloadControl
                                   5440 ;	-----------------------------------------
                                   5441 ;	Register assignment is optimal.
                                   5442 ;	Stack space usage: 0 bytes.
      00BC43                       5443 _TIM1_CCPreloadControl:
                           000FF8  5444 	Sstm8s_tim1$TIM1_CCPreloadControl$1160 ==.
                           000FF8  5445 	Sstm8s_tim1$TIM1_CCPreloadControl$1161 ==.
                                   5446 ;	../SPL/src/stm8s_tim1.c: 1186: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5447 ; genIfx
      00BC43 0D 03            [ 1] 5448 	tnz	(0x03, sp)
      00BC45 26 03            [ 1] 5449 	jrne	00126$
      00BC47 CC BC 61         [ 2] 5450 	jp	00107$
      00BC4A                       5451 00126$:
                                   5452 ; genCmpEQorNE
      00BC4A 7B 03            [ 1] 5453 	ld	a, (0x03, sp)
      00BC4C 4A               [ 1] 5454 	dec	a
      00BC4D 26 03            [ 1] 5455 	jrne	00128$
      00BC4F CC BC 61         [ 2] 5456 	jp	00107$
      00BC52                       5457 00128$:
                           001007  5458 	Sstm8s_tim1$TIM1_CCPreloadControl$1162 ==.
                                   5459 ; skipping generated iCode
                                   5460 ; skipping iCode since result will be rematerialized
                                   5461 ; skipping iCode since result will be rematerialized
                                   5462 ; genIPush
      00BC52 4B A2            [ 1] 5463 	push	#0xa2
                           001009  5464 	Sstm8s_tim1$TIM1_CCPreloadControl$1163 ==.
      00BC54 4B 04            [ 1] 5465 	push	#0x04
                           00100B  5466 	Sstm8s_tim1$TIM1_CCPreloadControl$1164 ==.
      00BC56 5F               [ 1] 5467 	clrw	x
      00BC57 89               [ 2] 5468 	pushw	x
                           00100D  5469 	Sstm8s_tim1$TIM1_CCPreloadControl$1165 ==.
                                   5470 ; genIPush
      00BC58 4B 2C            [ 1] 5471 	push	#<(___str_0+0)
                           00100F  5472 	Sstm8s_tim1$TIM1_CCPreloadControl$1166 ==.
      00BC5A 4B 81            [ 1] 5473 	push	#((___str_0+0) >> 8)
                           001011  5474 	Sstm8s_tim1$TIM1_CCPreloadControl$1167 ==.
                                   5475 ; genCall
      00BC5C CD 84 D7         [ 4] 5476 	call	_assert_failed
      00BC5F 5B 06            [ 2] 5477 	addw	sp, #6
                           001016  5478 	Sstm8s_tim1$TIM1_CCPreloadControl$1168 ==.
                                   5479 ; genLabel
      00BC61                       5480 00107$:
                           001016  5481 	Sstm8s_tim1$TIM1_CCPreloadControl$1169 ==.
                                   5482 ;	../SPL/src/stm8s_tim1.c: 1191: TIM1->CR2 |= TIM1_CR2_CCPC;
                                   5483 ; genPointerGet
      00BC61 C6 52 51         [ 1] 5484 	ld	a, 0x5251
                           001019  5485 	Sstm8s_tim1$TIM1_CCPreloadControl$1170 ==.
                                   5486 ;	../SPL/src/stm8s_tim1.c: 1189: if (NewState != DISABLE)
                                   5487 ; genIfx
      00BC64 0D 03            [ 1] 5488 	tnz	(0x03, sp)
      00BC66 26 03            [ 1] 5489 	jrne	00130$
      00BC68 CC BC 73         [ 2] 5490 	jp	00102$
      00BC6B                       5491 00130$:
                           001020  5492 	Sstm8s_tim1$TIM1_CCPreloadControl$1171 ==.
                           001020  5493 	Sstm8s_tim1$TIM1_CCPreloadControl$1172 ==.
                                   5494 ;	../SPL/src/stm8s_tim1.c: 1191: TIM1->CR2 |= TIM1_CR2_CCPC;
                                   5495 ; genOr
      00BC6B AA 01            [ 1] 5496 	or	a, #0x01
                                   5497 ; genPointerSet
      00BC6D C7 52 51         [ 1] 5498 	ld	0x5251, a
                           001025  5499 	Sstm8s_tim1$TIM1_CCPreloadControl$1173 ==.
                                   5500 ; genGoto
      00BC70 CC BC 78         [ 2] 5501 	jp	00104$
                                   5502 ; genLabel
      00BC73                       5503 00102$:
                           001028  5504 	Sstm8s_tim1$TIM1_CCPreloadControl$1174 ==.
                           001028  5505 	Sstm8s_tim1$TIM1_CCPreloadControl$1175 ==.
                                   5506 ;	../SPL/src/stm8s_tim1.c: 1195: TIM1->CR2 &= (uint8_t)(~TIM1_CR2_CCPC);
                                   5507 ; genAnd
      00BC73 A4 FE            [ 1] 5508 	and	a, #0xfe
                                   5509 ; genPointerSet
      00BC75 C7 52 51         [ 1] 5510 	ld	0x5251, a
                           00102D  5511 	Sstm8s_tim1$TIM1_CCPreloadControl$1176 ==.
                                   5512 ; genLabel
      00BC78                       5513 00104$:
                           00102D  5514 	Sstm8s_tim1$TIM1_CCPreloadControl$1177 ==.
                                   5515 ;	../SPL/src/stm8s_tim1.c: 1197: }
                                   5516 ; genEndFunction
                           00102D  5517 	Sstm8s_tim1$TIM1_CCPreloadControl$1178 ==.
                           00102D  5518 	XG$TIM1_CCPreloadControl$0$0 ==.
      00BC78 81               [ 4] 5519 	ret
                           00102E  5520 	Sstm8s_tim1$TIM1_CCPreloadControl$1179 ==.
                           00102E  5521 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1180 ==.
                                   5522 ;	../SPL/src/stm8s_tim1.c: 1205: void TIM1_OC1PreloadConfig(FunctionalState NewState)
                                   5523 ; genLabel
                                   5524 ;	-----------------------------------------
                                   5525 ;	 function TIM1_OC1PreloadConfig
                                   5526 ;	-----------------------------------------
                                   5527 ;	Register assignment is optimal.
                                   5528 ;	Stack space usage: 0 bytes.
      00BC79                       5529 _TIM1_OC1PreloadConfig:
                           00102E  5530 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1181 ==.
                           00102E  5531 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1182 ==.
                                   5532 ;	../SPL/src/stm8s_tim1.c: 1208: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5533 ; genIfx
      00BC79 0D 03            [ 1] 5534 	tnz	(0x03, sp)
      00BC7B 26 03            [ 1] 5535 	jrne	00126$
      00BC7D CC BC 97         [ 2] 5536 	jp	00107$
      00BC80                       5537 00126$:
                                   5538 ; genCmpEQorNE
      00BC80 7B 03            [ 1] 5539 	ld	a, (0x03, sp)
      00BC82 4A               [ 1] 5540 	dec	a
      00BC83 26 03            [ 1] 5541 	jrne	00128$
      00BC85 CC BC 97         [ 2] 5542 	jp	00107$
      00BC88                       5543 00128$:
                           00103D  5544 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1183 ==.
                                   5545 ; skipping generated iCode
                                   5546 ; skipping iCode since result will be rematerialized
                                   5547 ; skipping iCode since result will be rematerialized
                                   5548 ; genIPush
      00BC88 4B B8            [ 1] 5549 	push	#0xb8
                           00103F  5550 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1184 ==.
      00BC8A 4B 04            [ 1] 5551 	push	#0x04
                           001041  5552 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1185 ==.
      00BC8C 5F               [ 1] 5553 	clrw	x
      00BC8D 89               [ 2] 5554 	pushw	x
                           001043  5555 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1186 ==.
                                   5556 ; genIPush
      00BC8E 4B 2C            [ 1] 5557 	push	#<(___str_0+0)
                           001045  5558 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1187 ==.
      00BC90 4B 81            [ 1] 5559 	push	#((___str_0+0) >> 8)
                           001047  5560 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1188 ==.
                                   5561 ; genCall
      00BC92 CD 84 D7         [ 4] 5562 	call	_assert_failed
      00BC95 5B 06            [ 2] 5563 	addw	sp, #6
                           00104C  5564 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1189 ==.
                                   5565 ; genLabel
      00BC97                       5566 00107$:
                           00104C  5567 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1190 ==.
                                   5568 ;	../SPL/src/stm8s_tim1.c: 1213: TIM1->CCMR1 |= TIM1_CCMR_OCxPE;
                                   5569 ; genPointerGet
      00BC97 C6 52 58         [ 1] 5570 	ld	a, 0x5258
                           00104F  5571 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1191 ==.
                                   5572 ;	../SPL/src/stm8s_tim1.c: 1211: if (NewState != DISABLE)
                                   5573 ; genIfx
      00BC9A 0D 03            [ 1] 5574 	tnz	(0x03, sp)
      00BC9C 26 03            [ 1] 5575 	jrne	00130$
      00BC9E CC BC A9         [ 2] 5576 	jp	00102$
      00BCA1                       5577 00130$:
                           001056  5578 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1192 ==.
                           001056  5579 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1193 ==.
                                   5580 ;	../SPL/src/stm8s_tim1.c: 1213: TIM1->CCMR1 |= TIM1_CCMR_OCxPE;
                                   5581 ; genOr
      00BCA1 AA 08            [ 1] 5582 	or	a, #0x08
                                   5583 ; genPointerSet
      00BCA3 C7 52 58         [ 1] 5584 	ld	0x5258, a
                           00105B  5585 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1194 ==.
                                   5586 ; genGoto
      00BCA6 CC BC AE         [ 2] 5587 	jp	00104$
                                   5588 ; genLabel
      00BCA9                       5589 00102$:
                           00105E  5590 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1195 ==.
                           00105E  5591 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1196 ==.
                                   5592 ;	../SPL/src/stm8s_tim1.c: 1217: TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5593 ; genAnd
      00BCA9 A4 F7            [ 1] 5594 	and	a, #0xf7
                                   5595 ; genPointerSet
      00BCAB C7 52 58         [ 1] 5596 	ld	0x5258, a
                           001063  5597 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1197 ==.
                                   5598 ; genLabel
      00BCAE                       5599 00104$:
                           001063  5600 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1198 ==.
                                   5601 ;	../SPL/src/stm8s_tim1.c: 1219: }
                                   5602 ; genEndFunction
                           001063  5603 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1199 ==.
                           001063  5604 	XG$TIM1_OC1PreloadConfig$0$0 ==.
      00BCAE 81               [ 4] 5605 	ret
                           001064  5606 	Sstm8s_tim1$TIM1_OC1PreloadConfig$1200 ==.
                           001064  5607 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1201 ==.
                                   5608 ;	../SPL/src/stm8s_tim1.c: 1227: void TIM1_OC2PreloadConfig(FunctionalState NewState)
                                   5609 ; genLabel
                                   5610 ;	-----------------------------------------
                                   5611 ;	 function TIM1_OC2PreloadConfig
                                   5612 ;	-----------------------------------------
                                   5613 ;	Register assignment is optimal.
                                   5614 ;	Stack space usage: 0 bytes.
      00BCAF                       5615 _TIM1_OC2PreloadConfig:
                           001064  5616 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1202 ==.
                           001064  5617 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1203 ==.
                                   5618 ;	../SPL/src/stm8s_tim1.c: 1230: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5619 ; genIfx
      00BCAF 0D 03            [ 1] 5620 	tnz	(0x03, sp)
      00BCB1 26 03            [ 1] 5621 	jrne	00126$
      00BCB3 CC BC CD         [ 2] 5622 	jp	00107$
      00BCB6                       5623 00126$:
                                   5624 ; genCmpEQorNE
      00BCB6 7B 03            [ 1] 5625 	ld	a, (0x03, sp)
      00BCB8 4A               [ 1] 5626 	dec	a
      00BCB9 26 03            [ 1] 5627 	jrne	00128$
      00BCBB CC BC CD         [ 2] 5628 	jp	00107$
      00BCBE                       5629 00128$:
                           001073  5630 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1204 ==.
                                   5631 ; skipping generated iCode
                                   5632 ; skipping iCode since result will be rematerialized
                                   5633 ; skipping iCode since result will be rematerialized
                                   5634 ; genIPush
      00BCBE 4B CE            [ 1] 5635 	push	#0xce
                           001075  5636 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1205 ==.
      00BCC0 4B 04            [ 1] 5637 	push	#0x04
                           001077  5638 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1206 ==.
      00BCC2 5F               [ 1] 5639 	clrw	x
      00BCC3 89               [ 2] 5640 	pushw	x
                           001079  5641 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1207 ==.
                                   5642 ; genIPush
      00BCC4 4B 2C            [ 1] 5643 	push	#<(___str_0+0)
                           00107B  5644 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1208 ==.
      00BCC6 4B 81            [ 1] 5645 	push	#((___str_0+0) >> 8)
                           00107D  5646 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1209 ==.
                                   5647 ; genCall
      00BCC8 CD 84 D7         [ 4] 5648 	call	_assert_failed
      00BCCB 5B 06            [ 2] 5649 	addw	sp, #6
                           001082  5650 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1210 ==.
                                   5651 ; genLabel
      00BCCD                       5652 00107$:
                           001082  5653 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1211 ==.
                                   5654 ;	../SPL/src/stm8s_tim1.c: 1235: TIM1->CCMR2 |= TIM1_CCMR_OCxPE;
                                   5655 ; genPointerGet
      00BCCD C6 52 59         [ 1] 5656 	ld	a, 0x5259
                           001085  5657 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1212 ==.
                                   5658 ;	../SPL/src/stm8s_tim1.c: 1233: if (NewState != DISABLE)
                                   5659 ; genIfx
      00BCD0 0D 03            [ 1] 5660 	tnz	(0x03, sp)
      00BCD2 26 03            [ 1] 5661 	jrne	00130$
      00BCD4 CC BC DF         [ 2] 5662 	jp	00102$
      00BCD7                       5663 00130$:
                           00108C  5664 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1213 ==.
                           00108C  5665 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1214 ==.
                                   5666 ;	../SPL/src/stm8s_tim1.c: 1235: TIM1->CCMR2 |= TIM1_CCMR_OCxPE;
                                   5667 ; genOr
      00BCD7 AA 08            [ 1] 5668 	or	a, #0x08
                                   5669 ; genPointerSet
      00BCD9 C7 52 59         [ 1] 5670 	ld	0x5259, a
                           001091  5671 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1215 ==.
                                   5672 ; genGoto
      00BCDC CC BC E4         [ 2] 5673 	jp	00104$
                                   5674 ; genLabel
      00BCDF                       5675 00102$:
                           001094  5676 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1216 ==.
                           001094  5677 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1217 ==.
                                   5678 ;	../SPL/src/stm8s_tim1.c: 1239: TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5679 ; genAnd
      00BCDF A4 F7            [ 1] 5680 	and	a, #0xf7
                                   5681 ; genPointerSet
      00BCE1 C7 52 59         [ 1] 5682 	ld	0x5259, a
                           001099  5683 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1218 ==.
                                   5684 ; genLabel
      00BCE4                       5685 00104$:
                           001099  5686 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1219 ==.
                                   5687 ;	../SPL/src/stm8s_tim1.c: 1241: }
                                   5688 ; genEndFunction
                           001099  5689 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1220 ==.
                           001099  5690 	XG$TIM1_OC2PreloadConfig$0$0 ==.
      00BCE4 81               [ 4] 5691 	ret
                           00109A  5692 	Sstm8s_tim1$TIM1_OC2PreloadConfig$1221 ==.
                           00109A  5693 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1222 ==.
                                   5694 ;	../SPL/src/stm8s_tim1.c: 1249: void TIM1_OC3PreloadConfig(FunctionalState NewState)
                                   5695 ; genLabel
                                   5696 ;	-----------------------------------------
                                   5697 ;	 function TIM1_OC3PreloadConfig
                                   5698 ;	-----------------------------------------
                                   5699 ;	Register assignment is optimal.
                                   5700 ;	Stack space usage: 0 bytes.
      00BCE5                       5701 _TIM1_OC3PreloadConfig:
                           00109A  5702 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1223 ==.
                           00109A  5703 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1224 ==.
                                   5704 ;	../SPL/src/stm8s_tim1.c: 1252: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5705 ; genIfx
      00BCE5 0D 03            [ 1] 5706 	tnz	(0x03, sp)
      00BCE7 26 03            [ 1] 5707 	jrne	00126$
      00BCE9 CC BD 03         [ 2] 5708 	jp	00107$
      00BCEC                       5709 00126$:
                                   5710 ; genCmpEQorNE
      00BCEC 7B 03            [ 1] 5711 	ld	a, (0x03, sp)
      00BCEE 4A               [ 1] 5712 	dec	a
      00BCEF 26 03            [ 1] 5713 	jrne	00128$
      00BCF1 CC BD 03         [ 2] 5714 	jp	00107$
      00BCF4                       5715 00128$:
                           0010A9  5716 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1225 ==.
                                   5717 ; skipping generated iCode
                                   5718 ; skipping iCode since result will be rematerialized
                                   5719 ; skipping iCode since result will be rematerialized
                                   5720 ; genIPush
      00BCF4 4B E4            [ 1] 5721 	push	#0xe4
                           0010AB  5722 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1226 ==.
      00BCF6 4B 04            [ 1] 5723 	push	#0x04
                           0010AD  5724 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1227 ==.
      00BCF8 5F               [ 1] 5725 	clrw	x
      00BCF9 89               [ 2] 5726 	pushw	x
                           0010AF  5727 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1228 ==.
                                   5728 ; genIPush
      00BCFA 4B 2C            [ 1] 5729 	push	#<(___str_0+0)
                           0010B1  5730 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1229 ==.
      00BCFC 4B 81            [ 1] 5731 	push	#((___str_0+0) >> 8)
                           0010B3  5732 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1230 ==.
                                   5733 ; genCall
      00BCFE CD 84 D7         [ 4] 5734 	call	_assert_failed
      00BD01 5B 06            [ 2] 5735 	addw	sp, #6
                           0010B8  5736 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1231 ==.
                                   5737 ; genLabel
      00BD03                       5738 00107$:
                           0010B8  5739 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1232 ==.
                                   5740 ;	../SPL/src/stm8s_tim1.c: 1257: TIM1->CCMR3 |= TIM1_CCMR_OCxPE;
                                   5741 ; genPointerGet
      00BD03 C6 52 5A         [ 1] 5742 	ld	a, 0x525a
                           0010BB  5743 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1233 ==.
                                   5744 ;	../SPL/src/stm8s_tim1.c: 1255: if (NewState != DISABLE)
                                   5745 ; genIfx
      00BD06 0D 03            [ 1] 5746 	tnz	(0x03, sp)
      00BD08 26 03            [ 1] 5747 	jrne	00130$
      00BD0A CC BD 15         [ 2] 5748 	jp	00102$
      00BD0D                       5749 00130$:
                           0010C2  5750 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1234 ==.
                           0010C2  5751 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1235 ==.
                                   5752 ;	../SPL/src/stm8s_tim1.c: 1257: TIM1->CCMR3 |= TIM1_CCMR_OCxPE;
                                   5753 ; genOr
      00BD0D AA 08            [ 1] 5754 	or	a, #0x08
                                   5755 ; genPointerSet
      00BD0F C7 52 5A         [ 1] 5756 	ld	0x525a, a
                           0010C7  5757 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1236 ==.
                                   5758 ; genGoto
      00BD12 CC BD 1A         [ 2] 5759 	jp	00104$
                                   5760 ; genLabel
      00BD15                       5761 00102$:
                           0010CA  5762 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1237 ==.
                           0010CA  5763 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1238 ==.
                                   5764 ;	../SPL/src/stm8s_tim1.c: 1261: TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5765 ; genAnd
      00BD15 A4 F7            [ 1] 5766 	and	a, #0xf7
                                   5767 ; genPointerSet
      00BD17 C7 52 5A         [ 1] 5768 	ld	0x525a, a
                           0010CF  5769 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1239 ==.
                                   5770 ; genLabel
      00BD1A                       5771 00104$:
                           0010CF  5772 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1240 ==.
                                   5773 ;	../SPL/src/stm8s_tim1.c: 1263: }
                                   5774 ; genEndFunction
                           0010CF  5775 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1241 ==.
                           0010CF  5776 	XG$TIM1_OC3PreloadConfig$0$0 ==.
      00BD1A 81               [ 4] 5777 	ret
                           0010D0  5778 	Sstm8s_tim1$TIM1_OC3PreloadConfig$1242 ==.
                           0010D0  5779 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1243 ==.
                                   5780 ;	../SPL/src/stm8s_tim1.c: 1271: void TIM1_OC4PreloadConfig(FunctionalState NewState)
                                   5781 ; genLabel
                                   5782 ;	-----------------------------------------
                                   5783 ;	 function TIM1_OC4PreloadConfig
                                   5784 ;	-----------------------------------------
                                   5785 ;	Register assignment is optimal.
                                   5786 ;	Stack space usage: 0 bytes.
      00BD1B                       5787 _TIM1_OC4PreloadConfig:
                           0010D0  5788 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1244 ==.
                           0010D0  5789 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1245 ==.
                                   5790 ;	../SPL/src/stm8s_tim1.c: 1274: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5791 ; genIfx
      00BD1B 0D 03            [ 1] 5792 	tnz	(0x03, sp)
      00BD1D 26 03            [ 1] 5793 	jrne	00126$
      00BD1F CC BD 39         [ 2] 5794 	jp	00107$
      00BD22                       5795 00126$:
                                   5796 ; genCmpEQorNE
      00BD22 7B 03            [ 1] 5797 	ld	a, (0x03, sp)
      00BD24 4A               [ 1] 5798 	dec	a
      00BD25 26 03            [ 1] 5799 	jrne	00128$
      00BD27 CC BD 39         [ 2] 5800 	jp	00107$
      00BD2A                       5801 00128$:
                           0010DF  5802 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1246 ==.
                                   5803 ; skipping generated iCode
                                   5804 ; skipping iCode since result will be rematerialized
                                   5805 ; skipping iCode since result will be rematerialized
                                   5806 ; genIPush
      00BD2A 4B FA            [ 1] 5807 	push	#0xfa
                           0010E1  5808 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1247 ==.
      00BD2C 4B 04            [ 1] 5809 	push	#0x04
                           0010E3  5810 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1248 ==.
      00BD2E 5F               [ 1] 5811 	clrw	x
      00BD2F 89               [ 2] 5812 	pushw	x
                           0010E5  5813 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1249 ==.
                                   5814 ; genIPush
      00BD30 4B 2C            [ 1] 5815 	push	#<(___str_0+0)
                           0010E7  5816 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1250 ==.
      00BD32 4B 81            [ 1] 5817 	push	#((___str_0+0) >> 8)
                           0010E9  5818 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1251 ==.
                                   5819 ; genCall
      00BD34 CD 84 D7         [ 4] 5820 	call	_assert_failed
      00BD37 5B 06            [ 2] 5821 	addw	sp, #6
                           0010EE  5822 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1252 ==.
                                   5823 ; genLabel
      00BD39                       5824 00107$:
                           0010EE  5825 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1253 ==.
                                   5826 ;	../SPL/src/stm8s_tim1.c: 1279: TIM1->CCMR4 |= TIM1_CCMR_OCxPE;
                                   5827 ; genPointerGet
      00BD39 C6 52 5B         [ 1] 5828 	ld	a, 0x525b
                           0010F1  5829 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1254 ==.
                                   5830 ;	../SPL/src/stm8s_tim1.c: 1277: if (NewState != DISABLE)
                                   5831 ; genIfx
      00BD3C 0D 03            [ 1] 5832 	tnz	(0x03, sp)
      00BD3E 26 03            [ 1] 5833 	jrne	00130$
      00BD40 CC BD 4B         [ 2] 5834 	jp	00102$
      00BD43                       5835 00130$:
                           0010F8  5836 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1255 ==.
                           0010F8  5837 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1256 ==.
                                   5838 ;	../SPL/src/stm8s_tim1.c: 1279: TIM1->CCMR4 |= TIM1_CCMR_OCxPE;
                                   5839 ; genOr
      00BD43 AA 08            [ 1] 5840 	or	a, #0x08
                                   5841 ; genPointerSet
      00BD45 C7 52 5B         [ 1] 5842 	ld	0x525b, a
                           0010FD  5843 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1257 ==.
                                   5844 ; genGoto
      00BD48 CC BD 50         [ 2] 5845 	jp	00104$
                                   5846 ; genLabel
      00BD4B                       5847 00102$:
                           001100  5848 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1258 ==.
                           001100  5849 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1259 ==.
                                   5850 ;	../SPL/src/stm8s_tim1.c: 1283: TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxPE);
                                   5851 ; genAnd
      00BD4B A4 F7            [ 1] 5852 	and	a, #0xf7
                                   5853 ; genPointerSet
      00BD4D C7 52 5B         [ 1] 5854 	ld	0x525b, a
                           001105  5855 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1260 ==.
                                   5856 ; genLabel
      00BD50                       5857 00104$:
                           001105  5858 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1261 ==.
                                   5859 ;	../SPL/src/stm8s_tim1.c: 1285: }
                                   5860 ; genEndFunction
                           001105  5861 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1262 ==.
                           001105  5862 	XG$TIM1_OC4PreloadConfig$0$0 ==.
      00BD50 81               [ 4] 5863 	ret
                           001106  5864 	Sstm8s_tim1$TIM1_OC4PreloadConfig$1263 ==.
                           001106  5865 	Sstm8s_tim1$TIM1_OC1FastConfig$1264 ==.
                                   5866 ;	../SPL/src/stm8s_tim1.c: 1293: void TIM1_OC1FastConfig(FunctionalState NewState)
                                   5867 ; genLabel
                                   5868 ;	-----------------------------------------
                                   5869 ;	 function TIM1_OC1FastConfig
                                   5870 ;	-----------------------------------------
                                   5871 ;	Register assignment is optimal.
                                   5872 ;	Stack space usage: 0 bytes.
      00BD51                       5873 _TIM1_OC1FastConfig:
                           001106  5874 	Sstm8s_tim1$TIM1_OC1FastConfig$1265 ==.
                           001106  5875 	Sstm8s_tim1$TIM1_OC1FastConfig$1266 ==.
                                   5876 ;	../SPL/src/stm8s_tim1.c: 1296: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5877 ; genIfx
      00BD51 0D 03            [ 1] 5878 	tnz	(0x03, sp)
      00BD53 26 03            [ 1] 5879 	jrne	00126$
      00BD55 CC BD 6F         [ 2] 5880 	jp	00107$
      00BD58                       5881 00126$:
                                   5882 ; genCmpEQorNE
      00BD58 7B 03            [ 1] 5883 	ld	a, (0x03, sp)
      00BD5A 4A               [ 1] 5884 	dec	a
      00BD5B 26 03            [ 1] 5885 	jrne	00128$
      00BD5D CC BD 6F         [ 2] 5886 	jp	00107$
      00BD60                       5887 00128$:
                           001115  5888 	Sstm8s_tim1$TIM1_OC1FastConfig$1267 ==.
                                   5889 ; skipping generated iCode
                                   5890 ; skipping iCode since result will be rematerialized
                                   5891 ; skipping iCode since result will be rematerialized
                                   5892 ; genIPush
      00BD60 4B 10            [ 1] 5893 	push	#0x10
                           001117  5894 	Sstm8s_tim1$TIM1_OC1FastConfig$1268 ==.
      00BD62 4B 05            [ 1] 5895 	push	#0x05
                           001119  5896 	Sstm8s_tim1$TIM1_OC1FastConfig$1269 ==.
      00BD64 5F               [ 1] 5897 	clrw	x
      00BD65 89               [ 2] 5898 	pushw	x
                           00111B  5899 	Sstm8s_tim1$TIM1_OC1FastConfig$1270 ==.
                                   5900 ; genIPush
      00BD66 4B 2C            [ 1] 5901 	push	#<(___str_0+0)
                           00111D  5902 	Sstm8s_tim1$TIM1_OC1FastConfig$1271 ==.
      00BD68 4B 81            [ 1] 5903 	push	#((___str_0+0) >> 8)
                           00111F  5904 	Sstm8s_tim1$TIM1_OC1FastConfig$1272 ==.
                                   5905 ; genCall
      00BD6A CD 84 D7         [ 4] 5906 	call	_assert_failed
      00BD6D 5B 06            [ 2] 5907 	addw	sp, #6
                           001124  5908 	Sstm8s_tim1$TIM1_OC1FastConfig$1273 ==.
                                   5909 ; genLabel
      00BD6F                       5910 00107$:
                           001124  5911 	Sstm8s_tim1$TIM1_OC1FastConfig$1274 ==.
                                   5912 ;	../SPL/src/stm8s_tim1.c: 1301: TIM1->CCMR1 |= TIM1_CCMR_OCxFE;
                                   5913 ; genPointerGet
      00BD6F C6 52 58         [ 1] 5914 	ld	a, 0x5258
                           001127  5915 	Sstm8s_tim1$TIM1_OC1FastConfig$1275 ==.
                                   5916 ;	../SPL/src/stm8s_tim1.c: 1299: if (NewState != DISABLE)
                                   5917 ; genIfx
      00BD72 0D 03            [ 1] 5918 	tnz	(0x03, sp)
      00BD74 26 03            [ 1] 5919 	jrne	00130$
      00BD76 CC BD 81         [ 2] 5920 	jp	00102$
      00BD79                       5921 00130$:
                           00112E  5922 	Sstm8s_tim1$TIM1_OC1FastConfig$1276 ==.
                           00112E  5923 	Sstm8s_tim1$TIM1_OC1FastConfig$1277 ==.
                                   5924 ;	../SPL/src/stm8s_tim1.c: 1301: TIM1->CCMR1 |= TIM1_CCMR_OCxFE;
                                   5925 ; genOr
      00BD79 AA 04            [ 1] 5926 	or	a, #0x04
                                   5927 ; genPointerSet
      00BD7B C7 52 58         [ 1] 5928 	ld	0x5258, a
                           001133  5929 	Sstm8s_tim1$TIM1_OC1FastConfig$1278 ==.
                                   5930 ; genGoto
      00BD7E CC BD 86         [ 2] 5931 	jp	00104$
                                   5932 ; genLabel
      00BD81                       5933 00102$:
                           001136  5934 	Sstm8s_tim1$TIM1_OC1FastConfig$1279 ==.
                           001136  5935 	Sstm8s_tim1$TIM1_OC1FastConfig$1280 ==.
                                   5936 ;	../SPL/src/stm8s_tim1.c: 1305: TIM1->CCMR1 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   5937 ; genAnd
      00BD81 A4 FB            [ 1] 5938 	and	a, #0xfb
                                   5939 ; genPointerSet
      00BD83 C7 52 58         [ 1] 5940 	ld	0x5258, a
                           00113B  5941 	Sstm8s_tim1$TIM1_OC1FastConfig$1281 ==.
                                   5942 ; genLabel
      00BD86                       5943 00104$:
                           00113B  5944 	Sstm8s_tim1$TIM1_OC1FastConfig$1282 ==.
                                   5945 ;	../SPL/src/stm8s_tim1.c: 1307: }
                                   5946 ; genEndFunction
                           00113B  5947 	Sstm8s_tim1$TIM1_OC1FastConfig$1283 ==.
                           00113B  5948 	XG$TIM1_OC1FastConfig$0$0 ==.
      00BD86 81               [ 4] 5949 	ret
                           00113C  5950 	Sstm8s_tim1$TIM1_OC1FastConfig$1284 ==.
                           00113C  5951 	Sstm8s_tim1$TIM1_OC2FastConfig$1285 ==.
                                   5952 ;	../SPL/src/stm8s_tim1.c: 1315: void TIM1_OC2FastConfig(FunctionalState NewState)
                                   5953 ; genLabel
                                   5954 ;	-----------------------------------------
                                   5955 ;	 function TIM1_OC2FastConfig
                                   5956 ;	-----------------------------------------
                                   5957 ;	Register assignment is optimal.
                                   5958 ;	Stack space usage: 0 bytes.
      00BD87                       5959 _TIM1_OC2FastConfig:
                           00113C  5960 	Sstm8s_tim1$TIM1_OC2FastConfig$1286 ==.
                           00113C  5961 	Sstm8s_tim1$TIM1_OC2FastConfig$1287 ==.
                                   5962 ;	../SPL/src/stm8s_tim1.c: 1318: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   5963 ; genIfx
      00BD87 0D 03            [ 1] 5964 	tnz	(0x03, sp)
      00BD89 26 03            [ 1] 5965 	jrne	00126$
      00BD8B CC BD A5         [ 2] 5966 	jp	00107$
      00BD8E                       5967 00126$:
                                   5968 ; genCmpEQorNE
      00BD8E 7B 03            [ 1] 5969 	ld	a, (0x03, sp)
      00BD90 4A               [ 1] 5970 	dec	a
      00BD91 26 03            [ 1] 5971 	jrne	00128$
      00BD93 CC BD A5         [ 2] 5972 	jp	00107$
      00BD96                       5973 00128$:
                           00114B  5974 	Sstm8s_tim1$TIM1_OC2FastConfig$1288 ==.
                                   5975 ; skipping generated iCode
                                   5976 ; skipping iCode since result will be rematerialized
                                   5977 ; skipping iCode since result will be rematerialized
                                   5978 ; genIPush
      00BD96 4B 26            [ 1] 5979 	push	#0x26
                           00114D  5980 	Sstm8s_tim1$TIM1_OC2FastConfig$1289 ==.
      00BD98 4B 05            [ 1] 5981 	push	#0x05
                           00114F  5982 	Sstm8s_tim1$TIM1_OC2FastConfig$1290 ==.
      00BD9A 5F               [ 1] 5983 	clrw	x
      00BD9B 89               [ 2] 5984 	pushw	x
                           001151  5985 	Sstm8s_tim1$TIM1_OC2FastConfig$1291 ==.
                                   5986 ; genIPush
      00BD9C 4B 2C            [ 1] 5987 	push	#<(___str_0+0)
                           001153  5988 	Sstm8s_tim1$TIM1_OC2FastConfig$1292 ==.
      00BD9E 4B 81            [ 1] 5989 	push	#((___str_0+0) >> 8)
                           001155  5990 	Sstm8s_tim1$TIM1_OC2FastConfig$1293 ==.
                                   5991 ; genCall
      00BDA0 CD 84 D7         [ 4] 5992 	call	_assert_failed
      00BDA3 5B 06            [ 2] 5993 	addw	sp, #6
                           00115A  5994 	Sstm8s_tim1$TIM1_OC2FastConfig$1294 ==.
                                   5995 ; genLabel
      00BDA5                       5996 00107$:
                           00115A  5997 	Sstm8s_tim1$TIM1_OC2FastConfig$1295 ==.
                                   5998 ;	../SPL/src/stm8s_tim1.c: 1323: TIM1->CCMR2 |= TIM1_CCMR_OCxFE;
                                   5999 ; genPointerGet
      00BDA5 C6 52 59         [ 1] 6000 	ld	a, 0x5259
                           00115D  6001 	Sstm8s_tim1$TIM1_OC2FastConfig$1296 ==.
                                   6002 ;	../SPL/src/stm8s_tim1.c: 1321: if (NewState != DISABLE)
                                   6003 ; genIfx
      00BDA8 0D 03            [ 1] 6004 	tnz	(0x03, sp)
      00BDAA 26 03            [ 1] 6005 	jrne	00130$
      00BDAC CC BD B7         [ 2] 6006 	jp	00102$
      00BDAF                       6007 00130$:
                           001164  6008 	Sstm8s_tim1$TIM1_OC2FastConfig$1297 ==.
                           001164  6009 	Sstm8s_tim1$TIM1_OC2FastConfig$1298 ==.
                                   6010 ;	../SPL/src/stm8s_tim1.c: 1323: TIM1->CCMR2 |= TIM1_CCMR_OCxFE;
                                   6011 ; genOr
      00BDAF AA 04            [ 1] 6012 	or	a, #0x04
                                   6013 ; genPointerSet
      00BDB1 C7 52 59         [ 1] 6014 	ld	0x5259, a
                           001169  6015 	Sstm8s_tim1$TIM1_OC2FastConfig$1299 ==.
                                   6016 ; genGoto
      00BDB4 CC BD BC         [ 2] 6017 	jp	00104$
                                   6018 ; genLabel
      00BDB7                       6019 00102$:
                           00116C  6020 	Sstm8s_tim1$TIM1_OC2FastConfig$1300 ==.
                           00116C  6021 	Sstm8s_tim1$TIM1_OC2FastConfig$1301 ==.
                                   6022 ;	../SPL/src/stm8s_tim1.c: 1327: TIM1->CCMR2 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6023 ; genAnd
      00BDB7 A4 FB            [ 1] 6024 	and	a, #0xfb
                                   6025 ; genPointerSet
      00BDB9 C7 52 59         [ 1] 6026 	ld	0x5259, a
                           001171  6027 	Sstm8s_tim1$TIM1_OC2FastConfig$1302 ==.
                                   6028 ; genLabel
      00BDBC                       6029 00104$:
                           001171  6030 	Sstm8s_tim1$TIM1_OC2FastConfig$1303 ==.
                                   6031 ;	../SPL/src/stm8s_tim1.c: 1329: }
                                   6032 ; genEndFunction
                           001171  6033 	Sstm8s_tim1$TIM1_OC2FastConfig$1304 ==.
                           001171  6034 	XG$TIM1_OC2FastConfig$0$0 ==.
      00BDBC 81               [ 4] 6035 	ret
                           001172  6036 	Sstm8s_tim1$TIM1_OC2FastConfig$1305 ==.
                           001172  6037 	Sstm8s_tim1$TIM1_OC3FastConfig$1306 ==.
                                   6038 ;	../SPL/src/stm8s_tim1.c: 1337: void TIM1_OC3FastConfig(FunctionalState NewState)
                                   6039 ; genLabel
                                   6040 ;	-----------------------------------------
                                   6041 ;	 function TIM1_OC3FastConfig
                                   6042 ;	-----------------------------------------
                                   6043 ;	Register assignment is optimal.
                                   6044 ;	Stack space usage: 0 bytes.
      00BDBD                       6045 _TIM1_OC3FastConfig:
                           001172  6046 	Sstm8s_tim1$TIM1_OC3FastConfig$1307 ==.
                           001172  6047 	Sstm8s_tim1$TIM1_OC3FastConfig$1308 ==.
                                   6048 ;	../SPL/src/stm8s_tim1.c: 1340: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6049 ; genIfx
      00BDBD 0D 03            [ 1] 6050 	tnz	(0x03, sp)
      00BDBF 26 03            [ 1] 6051 	jrne	00126$
      00BDC1 CC BD DB         [ 2] 6052 	jp	00107$
      00BDC4                       6053 00126$:
                                   6054 ; genCmpEQorNE
      00BDC4 7B 03            [ 1] 6055 	ld	a, (0x03, sp)
      00BDC6 4A               [ 1] 6056 	dec	a
      00BDC7 26 03            [ 1] 6057 	jrne	00128$
      00BDC9 CC BD DB         [ 2] 6058 	jp	00107$
      00BDCC                       6059 00128$:
                           001181  6060 	Sstm8s_tim1$TIM1_OC3FastConfig$1309 ==.
                                   6061 ; skipping generated iCode
                                   6062 ; skipping iCode since result will be rematerialized
                                   6063 ; skipping iCode since result will be rematerialized
                                   6064 ; genIPush
      00BDCC 4B 3C            [ 1] 6065 	push	#0x3c
                           001183  6066 	Sstm8s_tim1$TIM1_OC3FastConfig$1310 ==.
      00BDCE 4B 05            [ 1] 6067 	push	#0x05
                           001185  6068 	Sstm8s_tim1$TIM1_OC3FastConfig$1311 ==.
      00BDD0 5F               [ 1] 6069 	clrw	x
      00BDD1 89               [ 2] 6070 	pushw	x
                           001187  6071 	Sstm8s_tim1$TIM1_OC3FastConfig$1312 ==.
                                   6072 ; genIPush
      00BDD2 4B 2C            [ 1] 6073 	push	#<(___str_0+0)
                           001189  6074 	Sstm8s_tim1$TIM1_OC3FastConfig$1313 ==.
      00BDD4 4B 81            [ 1] 6075 	push	#((___str_0+0) >> 8)
                           00118B  6076 	Sstm8s_tim1$TIM1_OC3FastConfig$1314 ==.
                                   6077 ; genCall
      00BDD6 CD 84 D7         [ 4] 6078 	call	_assert_failed
      00BDD9 5B 06            [ 2] 6079 	addw	sp, #6
                           001190  6080 	Sstm8s_tim1$TIM1_OC3FastConfig$1315 ==.
                                   6081 ; genLabel
      00BDDB                       6082 00107$:
                           001190  6083 	Sstm8s_tim1$TIM1_OC3FastConfig$1316 ==.
                                   6084 ;	../SPL/src/stm8s_tim1.c: 1345: TIM1->CCMR3 |= TIM1_CCMR_OCxFE;
                                   6085 ; genPointerGet
      00BDDB C6 52 5A         [ 1] 6086 	ld	a, 0x525a
                           001193  6087 	Sstm8s_tim1$TIM1_OC3FastConfig$1317 ==.
                                   6088 ;	../SPL/src/stm8s_tim1.c: 1343: if (NewState != DISABLE)
                                   6089 ; genIfx
      00BDDE 0D 03            [ 1] 6090 	tnz	(0x03, sp)
      00BDE0 26 03            [ 1] 6091 	jrne	00130$
      00BDE2 CC BD ED         [ 2] 6092 	jp	00102$
      00BDE5                       6093 00130$:
                           00119A  6094 	Sstm8s_tim1$TIM1_OC3FastConfig$1318 ==.
                           00119A  6095 	Sstm8s_tim1$TIM1_OC3FastConfig$1319 ==.
                                   6096 ;	../SPL/src/stm8s_tim1.c: 1345: TIM1->CCMR3 |= TIM1_CCMR_OCxFE;
                                   6097 ; genOr
      00BDE5 AA 04            [ 1] 6098 	or	a, #0x04
                                   6099 ; genPointerSet
      00BDE7 C7 52 5A         [ 1] 6100 	ld	0x525a, a
                           00119F  6101 	Sstm8s_tim1$TIM1_OC3FastConfig$1320 ==.
                                   6102 ; genGoto
      00BDEA CC BD F2         [ 2] 6103 	jp	00104$
                                   6104 ; genLabel
      00BDED                       6105 00102$:
                           0011A2  6106 	Sstm8s_tim1$TIM1_OC3FastConfig$1321 ==.
                           0011A2  6107 	Sstm8s_tim1$TIM1_OC3FastConfig$1322 ==.
                                   6108 ;	../SPL/src/stm8s_tim1.c: 1349: TIM1->CCMR3 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6109 ; genAnd
      00BDED A4 FB            [ 1] 6110 	and	a, #0xfb
                                   6111 ; genPointerSet
      00BDEF C7 52 5A         [ 1] 6112 	ld	0x525a, a
                           0011A7  6113 	Sstm8s_tim1$TIM1_OC3FastConfig$1323 ==.
                                   6114 ; genLabel
      00BDF2                       6115 00104$:
                           0011A7  6116 	Sstm8s_tim1$TIM1_OC3FastConfig$1324 ==.
                                   6117 ;	../SPL/src/stm8s_tim1.c: 1351: }
                                   6118 ; genEndFunction
                           0011A7  6119 	Sstm8s_tim1$TIM1_OC3FastConfig$1325 ==.
                           0011A7  6120 	XG$TIM1_OC3FastConfig$0$0 ==.
      00BDF2 81               [ 4] 6121 	ret
                           0011A8  6122 	Sstm8s_tim1$TIM1_OC3FastConfig$1326 ==.
                           0011A8  6123 	Sstm8s_tim1$TIM1_OC4FastConfig$1327 ==.
                                   6124 ;	../SPL/src/stm8s_tim1.c: 1359: void TIM1_OC4FastConfig(FunctionalState NewState)
                                   6125 ; genLabel
                                   6126 ;	-----------------------------------------
                                   6127 ;	 function TIM1_OC4FastConfig
                                   6128 ;	-----------------------------------------
                                   6129 ;	Register assignment is optimal.
                                   6130 ;	Stack space usage: 0 bytes.
      00BDF3                       6131 _TIM1_OC4FastConfig:
                           0011A8  6132 	Sstm8s_tim1$TIM1_OC4FastConfig$1328 ==.
                           0011A8  6133 	Sstm8s_tim1$TIM1_OC4FastConfig$1329 ==.
                                   6134 ;	../SPL/src/stm8s_tim1.c: 1362: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6135 ; genIfx
      00BDF3 0D 03            [ 1] 6136 	tnz	(0x03, sp)
      00BDF5 26 03            [ 1] 6137 	jrne	00126$
      00BDF7 CC BE 11         [ 2] 6138 	jp	00107$
      00BDFA                       6139 00126$:
                                   6140 ; genCmpEQorNE
      00BDFA 7B 03            [ 1] 6141 	ld	a, (0x03, sp)
      00BDFC 4A               [ 1] 6142 	dec	a
      00BDFD 26 03            [ 1] 6143 	jrne	00128$
      00BDFF CC BE 11         [ 2] 6144 	jp	00107$
      00BE02                       6145 00128$:
                           0011B7  6146 	Sstm8s_tim1$TIM1_OC4FastConfig$1330 ==.
                                   6147 ; skipping generated iCode
                                   6148 ; skipping iCode since result will be rematerialized
                                   6149 ; skipping iCode since result will be rematerialized
                                   6150 ; genIPush
      00BE02 4B 52            [ 1] 6151 	push	#0x52
                           0011B9  6152 	Sstm8s_tim1$TIM1_OC4FastConfig$1331 ==.
      00BE04 4B 05            [ 1] 6153 	push	#0x05
                           0011BB  6154 	Sstm8s_tim1$TIM1_OC4FastConfig$1332 ==.
      00BE06 5F               [ 1] 6155 	clrw	x
      00BE07 89               [ 2] 6156 	pushw	x
                           0011BD  6157 	Sstm8s_tim1$TIM1_OC4FastConfig$1333 ==.
                                   6158 ; genIPush
      00BE08 4B 2C            [ 1] 6159 	push	#<(___str_0+0)
                           0011BF  6160 	Sstm8s_tim1$TIM1_OC4FastConfig$1334 ==.
      00BE0A 4B 81            [ 1] 6161 	push	#((___str_0+0) >> 8)
                           0011C1  6162 	Sstm8s_tim1$TIM1_OC4FastConfig$1335 ==.
                                   6163 ; genCall
      00BE0C CD 84 D7         [ 4] 6164 	call	_assert_failed
      00BE0F 5B 06            [ 2] 6165 	addw	sp, #6
                           0011C6  6166 	Sstm8s_tim1$TIM1_OC4FastConfig$1336 ==.
                                   6167 ; genLabel
      00BE11                       6168 00107$:
                           0011C6  6169 	Sstm8s_tim1$TIM1_OC4FastConfig$1337 ==.
                                   6170 ;	../SPL/src/stm8s_tim1.c: 1367: TIM1->CCMR4 |= TIM1_CCMR_OCxFE;
                                   6171 ; genPointerGet
      00BE11 C6 52 5B         [ 1] 6172 	ld	a, 0x525b
                           0011C9  6173 	Sstm8s_tim1$TIM1_OC4FastConfig$1338 ==.
                                   6174 ;	../SPL/src/stm8s_tim1.c: 1365: if (NewState != DISABLE)
                                   6175 ; genIfx
      00BE14 0D 03            [ 1] 6176 	tnz	(0x03, sp)
      00BE16 26 03            [ 1] 6177 	jrne	00130$
      00BE18 CC BE 23         [ 2] 6178 	jp	00102$
      00BE1B                       6179 00130$:
                           0011D0  6180 	Sstm8s_tim1$TIM1_OC4FastConfig$1339 ==.
                           0011D0  6181 	Sstm8s_tim1$TIM1_OC4FastConfig$1340 ==.
                                   6182 ;	../SPL/src/stm8s_tim1.c: 1367: TIM1->CCMR4 |= TIM1_CCMR_OCxFE;
                                   6183 ; genOr
      00BE1B AA 04            [ 1] 6184 	or	a, #0x04
                                   6185 ; genPointerSet
      00BE1D C7 52 5B         [ 1] 6186 	ld	0x525b, a
                           0011D5  6187 	Sstm8s_tim1$TIM1_OC4FastConfig$1341 ==.
                                   6188 ; genGoto
      00BE20 CC BE 28         [ 2] 6189 	jp	00104$
                                   6190 ; genLabel
      00BE23                       6191 00102$:
                           0011D8  6192 	Sstm8s_tim1$TIM1_OC4FastConfig$1342 ==.
                           0011D8  6193 	Sstm8s_tim1$TIM1_OC4FastConfig$1343 ==.
                                   6194 ;	../SPL/src/stm8s_tim1.c: 1371: TIM1->CCMR4 &= (uint8_t)(~TIM1_CCMR_OCxFE);
                                   6195 ; genAnd
      00BE23 A4 FB            [ 1] 6196 	and	a, #0xfb
                                   6197 ; genPointerSet
      00BE25 C7 52 5B         [ 1] 6198 	ld	0x525b, a
                           0011DD  6199 	Sstm8s_tim1$TIM1_OC4FastConfig$1344 ==.
                                   6200 ; genLabel
      00BE28                       6201 00104$:
                           0011DD  6202 	Sstm8s_tim1$TIM1_OC4FastConfig$1345 ==.
                                   6203 ;	../SPL/src/stm8s_tim1.c: 1373: }
                                   6204 ; genEndFunction
                           0011DD  6205 	Sstm8s_tim1$TIM1_OC4FastConfig$1346 ==.
                           0011DD  6206 	XG$TIM1_OC4FastConfig$0$0 ==.
      00BE28 81               [ 4] 6207 	ret
                           0011DE  6208 	Sstm8s_tim1$TIM1_OC4FastConfig$1347 ==.
                           0011DE  6209 	Sstm8s_tim1$TIM1_GenerateEvent$1348 ==.
                                   6210 ;	../SPL/src/stm8s_tim1.c: 1389: void TIM1_GenerateEvent(TIM1_EventSource_TypeDef TIM1_EventSource)
                                   6211 ; genLabel
                                   6212 ;	-----------------------------------------
                                   6213 ;	 function TIM1_GenerateEvent
                                   6214 ;	-----------------------------------------
                                   6215 ;	Register assignment is optimal.
                                   6216 ;	Stack space usage: 0 bytes.
      00BE29                       6217 _TIM1_GenerateEvent:
                           0011DE  6218 	Sstm8s_tim1$TIM1_GenerateEvent$1349 ==.
                           0011DE  6219 	Sstm8s_tim1$TIM1_GenerateEvent$1350 ==.
                                   6220 ;	../SPL/src/stm8s_tim1.c: 1392: assert_param(IS_TIM1_EVENT_SOURCE_OK(TIM1_EventSource));
                                   6221 ; genIfx
      00BE29 0D 03            [ 1] 6222 	tnz	(0x03, sp)
      00BE2B 27 03            [ 1] 6223 	jreq	00110$
      00BE2D CC BE 3F         [ 2] 6224 	jp	00104$
      00BE30                       6225 00110$:
                                   6226 ; skipping iCode since result will be rematerialized
                                   6227 ; skipping iCode since result will be rematerialized
                                   6228 ; genIPush
      00BE30 4B 70            [ 1] 6229 	push	#0x70
                           0011E7  6230 	Sstm8s_tim1$TIM1_GenerateEvent$1351 ==.
      00BE32 4B 05            [ 1] 6231 	push	#0x05
                           0011E9  6232 	Sstm8s_tim1$TIM1_GenerateEvent$1352 ==.
      00BE34 5F               [ 1] 6233 	clrw	x
      00BE35 89               [ 2] 6234 	pushw	x
                           0011EB  6235 	Sstm8s_tim1$TIM1_GenerateEvent$1353 ==.
                                   6236 ; genIPush
      00BE36 4B 2C            [ 1] 6237 	push	#<(___str_0+0)
                           0011ED  6238 	Sstm8s_tim1$TIM1_GenerateEvent$1354 ==.
      00BE38 4B 81            [ 1] 6239 	push	#((___str_0+0) >> 8)
                           0011EF  6240 	Sstm8s_tim1$TIM1_GenerateEvent$1355 ==.
                                   6241 ; genCall
      00BE3A CD 84 D7         [ 4] 6242 	call	_assert_failed
      00BE3D 5B 06            [ 2] 6243 	addw	sp, #6
                           0011F4  6244 	Sstm8s_tim1$TIM1_GenerateEvent$1356 ==.
                                   6245 ; genLabel
      00BE3F                       6246 00104$:
                           0011F4  6247 	Sstm8s_tim1$TIM1_GenerateEvent$1357 ==.
                                   6248 ;	../SPL/src/stm8s_tim1.c: 1395: TIM1->EGR = (uint8_t)TIM1_EventSource;
                                   6249 ; genPointerSet
      00BE3F AE 52 57         [ 2] 6250 	ldw	x, #0x5257
      00BE42 7B 03            [ 1] 6251 	ld	a, (0x03, sp)
      00BE44 F7               [ 1] 6252 	ld	(x), a
                                   6253 ; genLabel
      00BE45                       6254 00101$:
                           0011FA  6255 	Sstm8s_tim1$TIM1_GenerateEvent$1358 ==.
                                   6256 ;	../SPL/src/stm8s_tim1.c: 1396: }
                                   6257 ; genEndFunction
                           0011FA  6258 	Sstm8s_tim1$TIM1_GenerateEvent$1359 ==.
                           0011FA  6259 	XG$TIM1_GenerateEvent$0$0 ==.
      00BE45 81               [ 4] 6260 	ret
                           0011FB  6261 	Sstm8s_tim1$TIM1_GenerateEvent$1360 ==.
                           0011FB  6262 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1361 ==.
                                   6263 ;	../SPL/src/stm8s_tim1.c: 1406: void TIM1_OC1PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6264 ; genLabel
                                   6265 ;	-----------------------------------------
                                   6266 ;	 function TIM1_OC1PolarityConfig
                                   6267 ;	-----------------------------------------
                                   6268 ;	Register assignment is optimal.
                                   6269 ;	Stack space usage: 0 bytes.
      00BE46                       6270 _TIM1_OC1PolarityConfig:
                           0011FB  6271 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1362 ==.
                           0011FB  6272 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1363 ==.
                                   6273 ;	../SPL/src/stm8s_tim1.c: 1409: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6274 ; genIfx
      00BE46 0D 03            [ 1] 6275 	tnz	(0x03, sp)
      00BE48 26 03            [ 1] 6276 	jrne	00126$
      00BE4A CC BE 65         [ 2] 6277 	jp	00107$
      00BE4D                       6278 00126$:
                                   6279 ; genCmpEQorNE
      00BE4D 7B 03            [ 1] 6280 	ld	a, (0x03, sp)
      00BE4F A1 22            [ 1] 6281 	cp	a, #0x22
      00BE51 26 03            [ 1] 6282 	jrne	00128$
      00BE53 CC BE 65         [ 2] 6283 	jp	00107$
      00BE56                       6284 00128$:
                           00120B  6285 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1364 ==.
                                   6286 ; skipping generated iCode
                                   6287 ; skipping iCode since result will be rematerialized
                                   6288 ; skipping iCode since result will be rematerialized
                                   6289 ; genIPush
      00BE56 4B 81            [ 1] 6290 	push	#0x81
                           00120D  6291 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1365 ==.
      00BE58 4B 05            [ 1] 6292 	push	#0x05
                           00120F  6293 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1366 ==.
      00BE5A 5F               [ 1] 6294 	clrw	x
      00BE5B 89               [ 2] 6295 	pushw	x
                           001211  6296 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1367 ==.
                                   6297 ; genIPush
      00BE5C 4B 2C            [ 1] 6298 	push	#<(___str_0+0)
                           001213  6299 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1368 ==.
      00BE5E 4B 81            [ 1] 6300 	push	#((___str_0+0) >> 8)
                           001215  6301 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1369 ==.
                                   6302 ; genCall
      00BE60 CD 84 D7         [ 4] 6303 	call	_assert_failed
      00BE63 5B 06            [ 2] 6304 	addw	sp, #6
                           00121A  6305 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1370 ==.
                                   6306 ; genLabel
      00BE65                       6307 00107$:
                           00121A  6308 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1371 ==.
                                   6309 ;	../SPL/src/stm8s_tim1.c: 1414: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   6310 ; genPointerGet
      00BE65 C6 52 5C         [ 1] 6311 	ld	a, 0x525c
                           00121D  6312 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1372 ==.
                                   6313 ;	../SPL/src/stm8s_tim1.c: 1412: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6314 ; genIfx
      00BE68 0D 03            [ 1] 6315 	tnz	(0x03, sp)
      00BE6A 26 03            [ 1] 6316 	jrne	00130$
      00BE6C CC BE 77         [ 2] 6317 	jp	00102$
      00BE6F                       6318 00130$:
                           001224  6319 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1373 ==.
                           001224  6320 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1374 ==.
                                   6321 ;	../SPL/src/stm8s_tim1.c: 1414: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   6322 ; genOr
      00BE6F AA 02            [ 1] 6323 	or	a, #0x02
                                   6324 ; genPointerSet
      00BE71 C7 52 5C         [ 1] 6325 	ld	0x525c, a
                           001229  6326 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1375 ==.
                                   6327 ; genGoto
      00BE74 CC BE 7C         [ 2] 6328 	jp	00104$
                                   6329 ; genLabel
      00BE77                       6330 00102$:
                           00122C  6331 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1376 ==.
                           00122C  6332 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1377 ==.
                                   6333 ;	../SPL/src/stm8s_tim1.c: 1418: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   6334 ; genAnd
      00BE77 A4 FD            [ 1] 6335 	and	a, #0xfd
                                   6336 ; genPointerSet
      00BE79 C7 52 5C         [ 1] 6337 	ld	0x525c, a
                           001231  6338 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1378 ==.
                                   6339 ; genLabel
      00BE7C                       6340 00104$:
                           001231  6341 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1379 ==.
                                   6342 ;	../SPL/src/stm8s_tim1.c: 1420: }
                                   6343 ; genEndFunction
                           001231  6344 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1380 ==.
                           001231  6345 	XG$TIM1_OC1PolarityConfig$0$0 ==.
      00BE7C 81               [ 4] 6346 	ret
                           001232  6347 	Sstm8s_tim1$TIM1_OC1PolarityConfig$1381 ==.
                           001232  6348 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382 ==.
                                   6349 ;	../SPL/src/stm8s_tim1.c: 1430: void TIM1_OC1NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6350 ; genLabel
                                   6351 ;	-----------------------------------------
                                   6352 ;	 function TIM1_OC1NPolarityConfig
                                   6353 ;	-----------------------------------------
                                   6354 ;	Register assignment is optimal.
                                   6355 ;	Stack space usage: 0 bytes.
      00BE7D                       6356 _TIM1_OC1NPolarityConfig:
                           001232  6357 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383 ==.
                           001232  6358 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384 ==.
                                   6359 ;	../SPL/src/stm8s_tim1.c: 1433: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6360 ; genIfx
      00BE7D 0D 03            [ 1] 6361 	tnz	(0x03, sp)
      00BE7F 26 03            [ 1] 6362 	jrne	00126$
      00BE81 CC BE 9C         [ 2] 6363 	jp	00107$
      00BE84                       6364 00126$:
                                   6365 ; genCmpEQorNE
      00BE84 7B 03            [ 1] 6366 	ld	a, (0x03, sp)
      00BE86 A1 88            [ 1] 6367 	cp	a, #0x88
      00BE88 26 03            [ 1] 6368 	jrne	00128$
      00BE8A CC BE 9C         [ 2] 6369 	jp	00107$
      00BE8D                       6370 00128$:
                           001242  6371 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385 ==.
                                   6372 ; skipping generated iCode
                                   6373 ; skipping iCode since result will be rematerialized
                                   6374 ; skipping iCode since result will be rematerialized
                                   6375 ; genIPush
      00BE8D 4B 99            [ 1] 6376 	push	#0x99
                           001244  6377 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386 ==.
      00BE8F 4B 05            [ 1] 6378 	push	#0x05
                           001246  6379 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387 ==.
      00BE91 5F               [ 1] 6380 	clrw	x
      00BE92 89               [ 2] 6381 	pushw	x
                           001248  6382 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388 ==.
                                   6383 ; genIPush
      00BE93 4B 2C            [ 1] 6384 	push	#<(___str_0+0)
                           00124A  6385 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389 ==.
      00BE95 4B 81            [ 1] 6386 	push	#((___str_0+0) >> 8)
                           00124C  6387 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390 ==.
                                   6388 ; genCall
      00BE97 CD 84 D7         [ 4] 6389 	call	_assert_failed
      00BE9A 5B 06            [ 2] 6390 	addw	sp, #6
                           001251  6391 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391 ==.
                                   6392 ; genLabel
      00BE9C                       6393 00107$:
                           001251  6394 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392 ==.
                                   6395 ;	../SPL/src/stm8s_tim1.c: 1438: TIM1->CCER1 |= TIM1_CCER1_CC1NP;
                                   6396 ; genPointerGet
      00BE9C C6 52 5C         [ 1] 6397 	ld	a, 0x525c
                           001254  6398 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393 ==.
                                   6399 ;	../SPL/src/stm8s_tim1.c: 1436: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6400 ; genIfx
      00BE9F 0D 03            [ 1] 6401 	tnz	(0x03, sp)
      00BEA1 26 03            [ 1] 6402 	jrne	00130$
      00BEA3 CC BE AE         [ 2] 6403 	jp	00102$
      00BEA6                       6404 00130$:
                           00125B  6405 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1394 ==.
                           00125B  6406 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395 ==.
                                   6407 ;	../SPL/src/stm8s_tim1.c: 1438: TIM1->CCER1 |= TIM1_CCER1_CC1NP;
                                   6408 ; genOr
      00BEA6 AA 08            [ 1] 6409 	or	a, #0x08
                                   6410 ; genPointerSet
      00BEA8 C7 52 5C         [ 1] 6411 	ld	0x525c, a
                           001260  6412 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1396 ==.
                                   6413 ; genGoto
      00BEAB CC BE B3         [ 2] 6414 	jp	00104$
                                   6415 ; genLabel
      00BEAE                       6416 00102$:
                           001263  6417 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1397 ==.
                           001263  6418 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398 ==.
                                   6419 ;	../SPL/src/stm8s_tim1.c: 1442: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NP);
                                   6420 ; genAnd
      00BEAE A4 F7            [ 1] 6421 	and	a, #0xf7
                                   6422 ; genPointerSet
      00BEB0 C7 52 5C         [ 1] 6423 	ld	0x525c, a
                           001268  6424 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1399 ==.
                                   6425 ; genLabel
      00BEB3                       6426 00104$:
                           001268  6427 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400 ==.
                                   6428 ;	../SPL/src/stm8s_tim1.c: 1444: }
                                   6429 ; genEndFunction
                           001268  6430 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1401 ==.
                           001268  6431 	XG$TIM1_OC1NPolarityConfig$0$0 ==.
      00BEB3 81               [ 4] 6432 	ret
                           001269  6433 	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402 ==.
                           001269  6434 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1403 ==.
                                   6435 ;	../SPL/src/stm8s_tim1.c: 1454: void TIM1_OC2PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6436 ; genLabel
                                   6437 ;	-----------------------------------------
                                   6438 ;	 function TIM1_OC2PolarityConfig
                                   6439 ;	-----------------------------------------
                                   6440 ;	Register assignment is optimal.
                                   6441 ;	Stack space usage: 0 bytes.
      00BEB4                       6442 _TIM1_OC2PolarityConfig:
                           001269  6443 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1404 ==.
                           001269  6444 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1405 ==.
                                   6445 ;	../SPL/src/stm8s_tim1.c: 1457: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6446 ; genIfx
      00BEB4 0D 03            [ 1] 6447 	tnz	(0x03, sp)
      00BEB6 26 03            [ 1] 6448 	jrne	00126$
      00BEB8 CC BE D3         [ 2] 6449 	jp	00107$
      00BEBB                       6450 00126$:
                                   6451 ; genCmpEQorNE
      00BEBB 7B 03            [ 1] 6452 	ld	a, (0x03, sp)
      00BEBD A1 22            [ 1] 6453 	cp	a, #0x22
      00BEBF 26 03            [ 1] 6454 	jrne	00128$
      00BEC1 CC BE D3         [ 2] 6455 	jp	00107$
      00BEC4                       6456 00128$:
                           001279  6457 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1406 ==.
                                   6458 ; skipping generated iCode
                                   6459 ; skipping iCode since result will be rematerialized
                                   6460 ; skipping iCode since result will be rematerialized
                                   6461 ; genIPush
      00BEC4 4B B1            [ 1] 6462 	push	#0xb1
                           00127B  6463 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1407 ==.
      00BEC6 4B 05            [ 1] 6464 	push	#0x05
                           00127D  6465 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1408 ==.
      00BEC8 5F               [ 1] 6466 	clrw	x
      00BEC9 89               [ 2] 6467 	pushw	x
                           00127F  6468 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1409 ==.
                                   6469 ; genIPush
      00BECA 4B 2C            [ 1] 6470 	push	#<(___str_0+0)
                           001281  6471 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1410 ==.
      00BECC 4B 81            [ 1] 6472 	push	#((___str_0+0) >> 8)
                           001283  6473 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1411 ==.
                                   6474 ; genCall
      00BECE CD 84 D7         [ 4] 6475 	call	_assert_failed
      00BED1 5B 06            [ 2] 6476 	addw	sp, #6
                           001288  6477 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1412 ==.
                                   6478 ; genLabel
      00BED3                       6479 00107$:
                           001288  6480 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1413 ==.
                                   6481 ;	../SPL/src/stm8s_tim1.c: 1462: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   6482 ; genPointerGet
      00BED3 C6 52 5C         [ 1] 6483 	ld	a, 0x525c
                           00128B  6484 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1414 ==.
                                   6485 ;	../SPL/src/stm8s_tim1.c: 1460: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6486 ; genIfx
      00BED6 0D 03            [ 1] 6487 	tnz	(0x03, sp)
      00BED8 26 03            [ 1] 6488 	jrne	00130$
      00BEDA CC BE E5         [ 2] 6489 	jp	00102$
      00BEDD                       6490 00130$:
                           001292  6491 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1415 ==.
                           001292  6492 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1416 ==.
                                   6493 ;	../SPL/src/stm8s_tim1.c: 1462: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   6494 ; genOr
      00BEDD AA 20            [ 1] 6495 	or	a, #0x20
                                   6496 ; genPointerSet
      00BEDF C7 52 5C         [ 1] 6497 	ld	0x525c, a
                           001297  6498 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1417 ==.
                                   6499 ; genGoto
      00BEE2 CC BE EA         [ 2] 6500 	jp	00104$
                                   6501 ; genLabel
      00BEE5                       6502 00102$:
                           00129A  6503 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1418 ==.
                           00129A  6504 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1419 ==.
                                   6505 ;	../SPL/src/stm8s_tim1.c: 1466: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   6506 ; genAnd
      00BEE5 A4 DF            [ 1] 6507 	and	a, #0xdf
                                   6508 ; genPointerSet
      00BEE7 C7 52 5C         [ 1] 6509 	ld	0x525c, a
                           00129F  6510 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1420 ==.
                                   6511 ; genLabel
      00BEEA                       6512 00104$:
                           00129F  6513 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1421 ==.
                                   6514 ;	../SPL/src/stm8s_tim1.c: 1468: }
                                   6515 ; genEndFunction
                           00129F  6516 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1422 ==.
                           00129F  6517 	XG$TIM1_OC2PolarityConfig$0$0 ==.
      00BEEA 81               [ 4] 6518 	ret
                           0012A0  6519 	Sstm8s_tim1$TIM1_OC2PolarityConfig$1423 ==.
                           0012A0  6520 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424 ==.
                                   6521 ;	../SPL/src/stm8s_tim1.c: 1478: void TIM1_OC2NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6522 ; genLabel
                                   6523 ;	-----------------------------------------
                                   6524 ;	 function TIM1_OC2NPolarityConfig
                                   6525 ;	-----------------------------------------
                                   6526 ;	Register assignment is optimal.
                                   6527 ;	Stack space usage: 0 bytes.
      00BEEB                       6528 _TIM1_OC2NPolarityConfig:
                           0012A0  6529 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425 ==.
                           0012A0  6530 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426 ==.
                                   6531 ;	../SPL/src/stm8s_tim1.c: 1481: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6532 ; genIfx
      00BEEB 0D 03            [ 1] 6533 	tnz	(0x03, sp)
      00BEED 26 03            [ 1] 6534 	jrne	00126$
      00BEEF CC BF 0A         [ 2] 6535 	jp	00107$
      00BEF2                       6536 00126$:
                                   6537 ; genCmpEQorNE
      00BEF2 7B 03            [ 1] 6538 	ld	a, (0x03, sp)
      00BEF4 A1 88            [ 1] 6539 	cp	a, #0x88
      00BEF6 26 03            [ 1] 6540 	jrne	00128$
      00BEF8 CC BF 0A         [ 2] 6541 	jp	00107$
      00BEFB                       6542 00128$:
                           0012B0  6543 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427 ==.
                                   6544 ; skipping generated iCode
                                   6545 ; skipping iCode since result will be rematerialized
                                   6546 ; skipping iCode since result will be rematerialized
                                   6547 ; genIPush
      00BEFB 4B C9            [ 1] 6548 	push	#0xc9
                           0012B2  6549 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428 ==.
      00BEFD 4B 05            [ 1] 6550 	push	#0x05
                           0012B4  6551 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429 ==.
      00BEFF 5F               [ 1] 6552 	clrw	x
      00BF00 89               [ 2] 6553 	pushw	x
                           0012B6  6554 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430 ==.
                                   6555 ; genIPush
      00BF01 4B 2C            [ 1] 6556 	push	#<(___str_0+0)
                           0012B8  6557 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431 ==.
      00BF03 4B 81            [ 1] 6558 	push	#((___str_0+0) >> 8)
                           0012BA  6559 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432 ==.
                                   6560 ; genCall
      00BF05 CD 84 D7         [ 4] 6561 	call	_assert_failed
      00BF08 5B 06            [ 2] 6562 	addw	sp, #6
                           0012BF  6563 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433 ==.
                                   6564 ; genLabel
      00BF0A                       6565 00107$:
                           0012BF  6566 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434 ==.
                                   6567 ;	../SPL/src/stm8s_tim1.c: 1486: TIM1->CCER1 |= TIM1_CCER1_CC2NP;
                                   6568 ; genPointerGet
      00BF0A C6 52 5C         [ 1] 6569 	ld	a, 0x525c
                           0012C2  6570 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435 ==.
                                   6571 ;	../SPL/src/stm8s_tim1.c: 1484: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6572 ; genIfx
      00BF0D 0D 03            [ 1] 6573 	tnz	(0x03, sp)
      00BF0F 26 03            [ 1] 6574 	jrne	00130$
      00BF11 CC BF 1C         [ 2] 6575 	jp	00102$
      00BF14                       6576 00130$:
                           0012C9  6577 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1436 ==.
                           0012C9  6578 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437 ==.
                                   6579 ;	../SPL/src/stm8s_tim1.c: 1486: TIM1->CCER1 |= TIM1_CCER1_CC2NP;
                                   6580 ; genOr
      00BF14 AA 80            [ 1] 6581 	or	a, #0x80
                                   6582 ; genPointerSet
      00BF16 C7 52 5C         [ 1] 6583 	ld	0x525c, a
                           0012CE  6584 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1438 ==.
                                   6585 ; genGoto
      00BF19 CC BF 21         [ 2] 6586 	jp	00104$
                                   6587 ; genLabel
      00BF1C                       6588 00102$:
                           0012D1  6589 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1439 ==.
                           0012D1  6590 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440 ==.
                                   6591 ;	../SPL/src/stm8s_tim1.c: 1490: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NP);
                                   6592 ; genAnd
      00BF1C A4 7F            [ 1] 6593 	and	a, #0x7f
                                   6594 ; genPointerSet
      00BF1E C7 52 5C         [ 1] 6595 	ld	0x525c, a
                           0012D6  6596 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1441 ==.
                                   6597 ; genLabel
      00BF21                       6598 00104$:
                           0012D6  6599 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442 ==.
                                   6600 ;	../SPL/src/stm8s_tim1.c: 1492: }
                                   6601 ; genEndFunction
                           0012D6  6602 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1443 ==.
                           0012D6  6603 	XG$TIM1_OC2NPolarityConfig$0$0 ==.
      00BF21 81               [ 4] 6604 	ret
                           0012D7  6605 	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444 ==.
                           0012D7  6606 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1445 ==.
                                   6607 ;	../SPL/src/stm8s_tim1.c: 1502: void TIM1_OC3PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6608 ; genLabel
                                   6609 ;	-----------------------------------------
                                   6610 ;	 function TIM1_OC3PolarityConfig
                                   6611 ;	-----------------------------------------
                                   6612 ;	Register assignment is optimal.
                                   6613 ;	Stack space usage: 0 bytes.
      00BF22                       6614 _TIM1_OC3PolarityConfig:
                           0012D7  6615 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1446 ==.
                           0012D7  6616 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1447 ==.
                                   6617 ;	../SPL/src/stm8s_tim1.c: 1505: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6618 ; genIfx
      00BF22 0D 03            [ 1] 6619 	tnz	(0x03, sp)
      00BF24 26 03            [ 1] 6620 	jrne	00126$
      00BF26 CC BF 41         [ 2] 6621 	jp	00107$
      00BF29                       6622 00126$:
                                   6623 ; genCmpEQorNE
      00BF29 7B 03            [ 1] 6624 	ld	a, (0x03, sp)
      00BF2B A1 22            [ 1] 6625 	cp	a, #0x22
      00BF2D 26 03            [ 1] 6626 	jrne	00128$
      00BF2F CC BF 41         [ 2] 6627 	jp	00107$
      00BF32                       6628 00128$:
                           0012E7  6629 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1448 ==.
                                   6630 ; skipping generated iCode
                                   6631 ; skipping iCode since result will be rematerialized
                                   6632 ; skipping iCode since result will be rematerialized
                                   6633 ; genIPush
      00BF32 4B E1            [ 1] 6634 	push	#0xe1
                           0012E9  6635 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1449 ==.
      00BF34 4B 05            [ 1] 6636 	push	#0x05
                           0012EB  6637 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1450 ==.
      00BF36 5F               [ 1] 6638 	clrw	x
      00BF37 89               [ 2] 6639 	pushw	x
                           0012ED  6640 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1451 ==.
                                   6641 ; genIPush
      00BF38 4B 2C            [ 1] 6642 	push	#<(___str_0+0)
                           0012EF  6643 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1452 ==.
      00BF3A 4B 81            [ 1] 6644 	push	#((___str_0+0) >> 8)
                           0012F1  6645 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1453 ==.
                                   6646 ; genCall
      00BF3C CD 84 D7         [ 4] 6647 	call	_assert_failed
      00BF3F 5B 06            [ 2] 6648 	addw	sp, #6
                           0012F6  6649 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1454 ==.
                                   6650 ; genLabel
      00BF41                       6651 00107$:
                           0012F6  6652 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1455 ==.
                                   6653 ;	../SPL/src/stm8s_tim1.c: 1510: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   6654 ; genPointerGet
      00BF41 C6 52 5D         [ 1] 6655 	ld	a, 0x525d
                           0012F9  6656 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1456 ==.
                                   6657 ;	../SPL/src/stm8s_tim1.c: 1508: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6658 ; genIfx
      00BF44 0D 03            [ 1] 6659 	tnz	(0x03, sp)
      00BF46 26 03            [ 1] 6660 	jrne	00130$
      00BF48 CC BF 53         [ 2] 6661 	jp	00102$
      00BF4B                       6662 00130$:
                           001300  6663 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1457 ==.
                           001300  6664 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1458 ==.
                                   6665 ;	../SPL/src/stm8s_tim1.c: 1510: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   6666 ; genOr
      00BF4B AA 02            [ 1] 6667 	or	a, #0x02
                                   6668 ; genPointerSet
      00BF4D C7 52 5D         [ 1] 6669 	ld	0x525d, a
                           001305  6670 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1459 ==.
                                   6671 ; genGoto
      00BF50 CC BF 58         [ 2] 6672 	jp	00104$
                                   6673 ; genLabel
      00BF53                       6674 00102$:
                           001308  6675 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1460 ==.
                           001308  6676 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1461 ==.
                                   6677 ;	../SPL/src/stm8s_tim1.c: 1514: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P);
                                   6678 ; genAnd
      00BF53 A4 FD            [ 1] 6679 	and	a, #0xfd
                                   6680 ; genPointerSet
      00BF55 C7 52 5D         [ 1] 6681 	ld	0x525d, a
                           00130D  6682 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1462 ==.
                                   6683 ; genLabel
      00BF58                       6684 00104$:
                           00130D  6685 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1463 ==.
                                   6686 ;	../SPL/src/stm8s_tim1.c: 1516: }
                                   6687 ; genEndFunction
                           00130D  6688 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1464 ==.
                           00130D  6689 	XG$TIM1_OC3PolarityConfig$0$0 ==.
      00BF58 81               [ 4] 6690 	ret
                           00130E  6691 	Sstm8s_tim1$TIM1_OC3PolarityConfig$1465 ==.
                           00130E  6692 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466 ==.
                                   6693 ;	../SPL/src/stm8s_tim1.c: 1527: void TIM1_OC3NPolarityConfig(TIM1_OCNPolarity_TypeDef TIM1_OCNPolarity)
                                   6694 ; genLabel
                                   6695 ;	-----------------------------------------
                                   6696 ;	 function TIM1_OC3NPolarityConfig
                                   6697 ;	-----------------------------------------
                                   6698 ;	Register assignment is optimal.
                                   6699 ;	Stack space usage: 0 bytes.
      00BF59                       6700 _TIM1_OC3NPolarityConfig:
                           00130E  6701 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467 ==.
                           00130E  6702 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468 ==.
                                   6703 ;	../SPL/src/stm8s_tim1.c: 1530: assert_param(IS_TIM1_OCN_POLARITY_OK(TIM1_OCNPolarity));
                                   6704 ; genIfx
      00BF59 0D 03            [ 1] 6705 	tnz	(0x03, sp)
      00BF5B 26 03            [ 1] 6706 	jrne	00126$
      00BF5D CC BF 78         [ 2] 6707 	jp	00107$
      00BF60                       6708 00126$:
                                   6709 ; genCmpEQorNE
      00BF60 7B 03            [ 1] 6710 	ld	a, (0x03, sp)
      00BF62 A1 88            [ 1] 6711 	cp	a, #0x88
      00BF64 26 03            [ 1] 6712 	jrne	00128$
      00BF66 CC BF 78         [ 2] 6713 	jp	00107$
      00BF69                       6714 00128$:
                           00131E  6715 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469 ==.
                                   6716 ; skipping generated iCode
                                   6717 ; skipping iCode since result will be rematerialized
                                   6718 ; skipping iCode since result will be rematerialized
                                   6719 ; genIPush
      00BF69 4B FA            [ 1] 6720 	push	#0xfa
                           001320  6721 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470 ==.
      00BF6B 4B 05            [ 1] 6722 	push	#0x05
                           001322  6723 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471 ==.
      00BF6D 5F               [ 1] 6724 	clrw	x
      00BF6E 89               [ 2] 6725 	pushw	x
                           001324  6726 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472 ==.
                                   6727 ; genIPush
      00BF6F 4B 2C            [ 1] 6728 	push	#<(___str_0+0)
                           001326  6729 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473 ==.
      00BF71 4B 81            [ 1] 6730 	push	#((___str_0+0) >> 8)
                           001328  6731 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474 ==.
                                   6732 ; genCall
      00BF73 CD 84 D7         [ 4] 6733 	call	_assert_failed
      00BF76 5B 06            [ 2] 6734 	addw	sp, #6
                           00132D  6735 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475 ==.
                                   6736 ; genLabel
      00BF78                       6737 00107$:
                           00132D  6738 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476 ==.
                                   6739 ;	../SPL/src/stm8s_tim1.c: 1535: TIM1->CCER2 |= TIM1_CCER2_CC3NP;
                                   6740 ; genPointerGet
      00BF78 C6 52 5D         [ 1] 6741 	ld	a, 0x525d
                           001330  6742 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477 ==.
                                   6743 ;	../SPL/src/stm8s_tim1.c: 1533: if (TIM1_OCNPolarity != TIM1_OCNPOLARITY_HIGH)
                                   6744 ; genIfx
      00BF7B 0D 03            [ 1] 6745 	tnz	(0x03, sp)
      00BF7D 26 03            [ 1] 6746 	jrne	00130$
      00BF7F CC BF 8A         [ 2] 6747 	jp	00102$
      00BF82                       6748 00130$:
                           001337  6749 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1478 ==.
                           001337  6750 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479 ==.
                                   6751 ;	../SPL/src/stm8s_tim1.c: 1535: TIM1->CCER2 |= TIM1_CCER2_CC3NP;
                                   6752 ; genOr
      00BF82 AA 08            [ 1] 6753 	or	a, #0x08
                                   6754 ; genPointerSet
      00BF84 C7 52 5D         [ 1] 6755 	ld	0x525d, a
                           00133C  6756 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1480 ==.
                                   6757 ; genGoto
      00BF87 CC BF 8F         [ 2] 6758 	jp	00104$
                                   6759 ; genLabel
      00BF8A                       6760 00102$:
                           00133F  6761 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1481 ==.
                           00133F  6762 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482 ==.
                                   6763 ;	../SPL/src/stm8s_tim1.c: 1539: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NP);
                                   6764 ; genAnd
      00BF8A A4 F7            [ 1] 6765 	and	a, #0xf7
                                   6766 ; genPointerSet
      00BF8C C7 52 5D         [ 1] 6767 	ld	0x525d, a
                           001344  6768 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1483 ==.
                                   6769 ; genLabel
      00BF8F                       6770 00104$:
                           001344  6771 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484 ==.
                                   6772 ;	../SPL/src/stm8s_tim1.c: 1541: }
                                   6773 ; genEndFunction
                           001344  6774 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1485 ==.
                           001344  6775 	XG$TIM1_OC3NPolarityConfig$0$0 ==.
      00BF8F 81               [ 4] 6776 	ret
                           001345  6777 	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486 ==.
                           001345  6778 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1487 ==.
                                   6779 ;	../SPL/src/stm8s_tim1.c: 1551: void TIM1_OC4PolarityConfig(TIM1_OCPolarity_TypeDef TIM1_OCPolarity)
                                   6780 ; genLabel
                                   6781 ;	-----------------------------------------
                                   6782 ;	 function TIM1_OC4PolarityConfig
                                   6783 ;	-----------------------------------------
                                   6784 ;	Register assignment is optimal.
                                   6785 ;	Stack space usage: 0 bytes.
      00BF90                       6786 _TIM1_OC4PolarityConfig:
                           001345  6787 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1488 ==.
                           001345  6788 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1489 ==.
                                   6789 ;	../SPL/src/stm8s_tim1.c: 1554: assert_param(IS_TIM1_OC_POLARITY_OK(TIM1_OCPolarity));
                                   6790 ; genIfx
      00BF90 0D 03            [ 1] 6791 	tnz	(0x03, sp)
      00BF92 26 03            [ 1] 6792 	jrne	00126$
      00BF94 CC BF AF         [ 2] 6793 	jp	00107$
      00BF97                       6794 00126$:
                                   6795 ; genCmpEQorNE
      00BF97 7B 03            [ 1] 6796 	ld	a, (0x03, sp)
      00BF99 A1 22            [ 1] 6797 	cp	a, #0x22
      00BF9B 26 03            [ 1] 6798 	jrne	00128$
      00BF9D CC BF AF         [ 2] 6799 	jp	00107$
      00BFA0                       6800 00128$:
                           001355  6801 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1490 ==.
                                   6802 ; skipping generated iCode
                                   6803 ; skipping iCode since result will be rematerialized
                                   6804 ; skipping iCode since result will be rematerialized
                                   6805 ; genIPush
      00BFA0 4B 12            [ 1] 6806 	push	#0x12
                           001357  6807 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1491 ==.
      00BFA2 4B 06            [ 1] 6808 	push	#0x06
                           001359  6809 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1492 ==.
      00BFA4 5F               [ 1] 6810 	clrw	x
      00BFA5 89               [ 2] 6811 	pushw	x
                           00135B  6812 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1493 ==.
                                   6813 ; genIPush
      00BFA6 4B 2C            [ 1] 6814 	push	#<(___str_0+0)
                           00135D  6815 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1494 ==.
      00BFA8 4B 81            [ 1] 6816 	push	#((___str_0+0) >> 8)
                           00135F  6817 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1495 ==.
                                   6818 ; genCall
      00BFAA CD 84 D7         [ 4] 6819 	call	_assert_failed
      00BFAD 5B 06            [ 2] 6820 	addw	sp, #6
                           001364  6821 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1496 ==.
                                   6822 ; genLabel
      00BFAF                       6823 00107$:
                           001364  6824 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1497 ==.
                                   6825 ;	../SPL/src/stm8s_tim1.c: 1559: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   6826 ; genPointerGet
      00BFAF C6 52 5D         [ 1] 6827 	ld	a, 0x525d
                           001367  6828 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1498 ==.
                                   6829 ;	../SPL/src/stm8s_tim1.c: 1557: if (TIM1_OCPolarity != TIM1_OCPOLARITY_HIGH)
                                   6830 ; genIfx
      00BFB2 0D 03            [ 1] 6831 	tnz	(0x03, sp)
      00BFB4 26 03            [ 1] 6832 	jrne	00130$
      00BFB6 CC BF C1         [ 2] 6833 	jp	00102$
      00BFB9                       6834 00130$:
                           00136E  6835 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1499 ==.
                           00136E  6836 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1500 ==.
                                   6837 ;	../SPL/src/stm8s_tim1.c: 1559: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   6838 ; genOr
      00BFB9 AA 20            [ 1] 6839 	or	a, #0x20
                                   6840 ; genPointerSet
      00BFBB C7 52 5D         [ 1] 6841 	ld	0x525d, a
                           001373  6842 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1501 ==.
                                   6843 ; genGoto
      00BFBE CC BF C6         [ 2] 6844 	jp	00104$
                                   6845 ; genLabel
      00BFC1                       6846 00102$:
                           001376  6847 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1502 ==.
                           001376  6848 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1503 ==.
                                   6849 ;	../SPL/src/stm8s_tim1.c: 1563: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P);
                                   6850 ; genAnd
      00BFC1 A4 DF            [ 1] 6851 	and	a, #0xdf
                                   6852 ; genPointerSet
      00BFC3 C7 52 5D         [ 1] 6853 	ld	0x525d, a
                           00137B  6854 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1504 ==.
                                   6855 ; genLabel
      00BFC6                       6856 00104$:
                           00137B  6857 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1505 ==.
                                   6858 ;	../SPL/src/stm8s_tim1.c: 1565: }
                                   6859 ; genEndFunction
                           00137B  6860 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1506 ==.
                           00137B  6861 	XG$TIM1_OC4PolarityConfig$0$0 ==.
      00BFC6 81               [ 4] 6862 	ret
                           00137C  6863 	Sstm8s_tim1$TIM1_OC4PolarityConfig$1507 ==.
                           00137C  6864 	Sstm8s_tim1$TIM1_CCxCmd$1508 ==.
                                   6865 ;	../SPL/src/stm8s_tim1.c: 1579: void TIM1_CCxCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
                                   6866 ; genLabel
                                   6867 ;	-----------------------------------------
                                   6868 ;	 function TIM1_CCxCmd
                                   6869 ;	-----------------------------------------
                                   6870 ;	Register assignment might be sub-optimal.
                                   6871 ;	Stack space usage: 2 bytes.
      00BFC7                       6872 _TIM1_CCxCmd:
                           00137C  6873 	Sstm8s_tim1$TIM1_CCxCmd$1509 ==.
      00BFC7 89               [ 2] 6874 	pushw	x
                           00137D  6875 	Sstm8s_tim1$TIM1_CCxCmd$1510 ==.
                           00137D  6876 	Sstm8s_tim1$TIM1_CCxCmd$1511 ==.
                                   6877 ;	../SPL/src/stm8s_tim1.c: 1582: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   6878 ; genCmpEQorNE
      00BFC8 7B 05            [ 1] 6879 	ld	a, (0x05, sp)
      00BFCA 4A               [ 1] 6880 	dec	a
      00BFCB 26 07            [ 1] 6881 	jrne	00206$
      00BFCD A6 01            [ 1] 6882 	ld	a, #0x01
      00BFCF 6B 01            [ 1] 6883 	ld	(0x01, sp), a
      00BFD1 CC BF D6         [ 2] 6884 	jp	00207$
      00BFD4                       6885 00206$:
      00BFD4 0F 01            [ 1] 6886 	clr	(0x01, sp)
      00BFD6                       6887 00207$:
                           00138B  6888 	Sstm8s_tim1$TIM1_CCxCmd$1512 ==.
                                   6889 ; genCmpEQorNE
      00BFD6 7B 05            [ 1] 6890 	ld	a, (0x05, sp)
      00BFD8 A1 02            [ 1] 6891 	cp	a, #0x02
      00BFDA 26 07            [ 1] 6892 	jrne	00209$
      00BFDC A6 01            [ 1] 6893 	ld	a, #0x01
      00BFDE 6B 02            [ 1] 6894 	ld	(0x02, sp), a
      00BFE0 CC BF E5         [ 2] 6895 	jp	00210$
      00BFE3                       6896 00209$:
      00BFE3 0F 02            [ 1] 6897 	clr	(0x02, sp)
      00BFE5                       6898 00210$:
                           00139A  6899 	Sstm8s_tim1$TIM1_CCxCmd$1513 ==.
                                   6900 ; genIfx
      00BFE5 0D 05            [ 1] 6901 	tnz	(0x05, sp)
      00BFE7 26 03            [ 1] 6902 	jrne	00211$
      00BFE9 CC C0 12         [ 2] 6903 	jp	00125$
      00BFEC                       6904 00211$:
                                   6905 ; genIfx
      00BFEC 0D 01            [ 1] 6906 	tnz	(0x01, sp)
      00BFEE 27 03            [ 1] 6907 	jreq	00212$
      00BFF0 CC C0 12         [ 2] 6908 	jp	00125$
      00BFF3                       6909 00212$:
                                   6910 ; genIfx
      00BFF3 0D 02            [ 1] 6911 	tnz	(0x02, sp)
      00BFF5 27 03            [ 1] 6912 	jreq	00213$
      00BFF7 CC C0 12         [ 2] 6913 	jp	00125$
      00BFFA                       6914 00213$:
                                   6915 ; genCmpEQorNE
      00BFFA 7B 05            [ 1] 6916 	ld	a, (0x05, sp)
      00BFFC A1 03            [ 1] 6917 	cp	a, #0x03
      00BFFE 26 03            [ 1] 6918 	jrne	00215$
      00C000 CC C0 12         [ 2] 6919 	jp	00125$
      00C003                       6920 00215$:
                           0013B8  6921 	Sstm8s_tim1$TIM1_CCxCmd$1514 ==.
                                   6922 ; skipping generated iCode
                                   6923 ; skipping iCode since result will be rematerialized
                                   6924 ; skipping iCode since result will be rematerialized
                                   6925 ; genIPush
      00C003 4B 2E            [ 1] 6926 	push	#0x2e
                           0013BA  6927 	Sstm8s_tim1$TIM1_CCxCmd$1515 ==.
      00C005 4B 06            [ 1] 6928 	push	#0x06
                           0013BC  6929 	Sstm8s_tim1$TIM1_CCxCmd$1516 ==.
      00C007 5F               [ 1] 6930 	clrw	x
      00C008 89               [ 2] 6931 	pushw	x
                           0013BE  6932 	Sstm8s_tim1$TIM1_CCxCmd$1517 ==.
                                   6933 ; genIPush
      00C009 4B 2C            [ 1] 6934 	push	#<(___str_0+0)
                           0013C0  6935 	Sstm8s_tim1$TIM1_CCxCmd$1518 ==.
      00C00B 4B 81            [ 1] 6936 	push	#((___str_0+0) >> 8)
                           0013C2  6937 	Sstm8s_tim1$TIM1_CCxCmd$1519 ==.
                                   6938 ; genCall
      00C00D CD 84 D7         [ 4] 6939 	call	_assert_failed
      00C010 5B 06            [ 2] 6940 	addw	sp, #6
                           0013C7  6941 	Sstm8s_tim1$TIM1_CCxCmd$1520 ==.
                                   6942 ; genLabel
      00C012                       6943 00125$:
                           0013C7  6944 	Sstm8s_tim1$TIM1_CCxCmd$1521 ==.
                                   6945 ;	../SPL/src/stm8s_tim1.c: 1583: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   6946 ; genIfx
      00C012 0D 06            [ 1] 6947 	tnz	(0x06, sp)
      00C014 26 03            [ 1] 6948 	jrne	00217$
      00C016 CC C0 30         [ 2] 6949 	jp	00136$
      00C019                       6950 00217$:
                                   6951 ; genCmpEQorNE
      00C019 7B 06            [ 1] 6952 	ld	a, (0x06, sp)
      00C01B 4A               [ 1] 6953 	dec	a
      00C01C 26 03            [ 1] 6954 	jrne	00219$
      00C01E CC C0 30         [ 2] 6955 	jp	00136$
      00C021                       6956 00219$:
                           0013D6  6957 	Sstm8s_tim1$TIM1_CCxCmd$1522 ==.
                                   6958 ; skipping generated iCode
                                   6959 ; skipping iCode since result will be rematerialized
                                   6960 ; skipping iCode since result will be rematerialized
                                   6961 ; genIPush
      00C021 4B 2F            [ 1] 6962 	push	#0x2f
                           0013D8  6963 	Sstm8s_tim1$TIM1_CCxCmd$1523 ==.
      00C023 4B 06            [ 1] 6964 	push	#0x06
                           0013DA  6965 	Sstm8s_tim1$TIM1_CCxCmd$1524 ==.
      00C025 5F               [ 1] 6966 	clrw	x
      00C026 89               [ 2] 6967 	pushw	x
                           0013DC  6968 	Sstm8s_tim1$TIM1_CCxCmd$1525 ==.
                                   6969 ; genIPush
      00C027 4B 2C            [ 1] 6970 	push	#<(___str_0+0)
                           0013DE  6971 	Sstm8s_tim1$TIM1_CCxCmd$1526 ==.
      00C029 4B 81            [ 1] 6972 	push	#((___str_0+0) >> 8)
                           0013E0  6973 	Sstm8s_tim1$TIM1_CCxCmd$1527 ==.
                                   6974 ; genCall
      00C02B CD 84 D7         [ 4] 6975 	call	_assert_failed
      00C02E 5B 06            [ 2] 6976 	addw	sp, #6
                           0013E5  6977 	Sstm8s_tim1$TIM1_CCxCmd$1528 ==.
                                   6978 ; genLabel
      00C030                       6979 00136$:
                           0013E5  6980 	Sstm8s_tim1$TIM1_CCxCmd$1529 ==.
                                   6981 ;	../SPL/src/stm8s_tim1.c: 1585: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   6982 ; genIfx
      00C030 0D 05            [ 1] 6983 	tnz	(0x05, sp)
      00C032 27 03            [ 1] 6984 	jreq	00221$
      00C034 CC C0 51         [ 2] 6985 	jp	00120$
      00C037                       6986 00221$:
                           0013EC  6987 	Sstm8s_tim1$TIM1_CCxCmd$1530 ==.
                                   6988 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   6989 ; genPointerGet
      00C037 C6 52 5C         [ 1] 6990 	ld	a, 0x525c
                           0013EF  6991 	Sstm8s_tim1$TIM1_CCxCmd$1531 ==.
                           0013EF  6992 	Sstm8s_tim1$TIM1_CCxCmd$1532 ==.
                                   6993 ;	../SPL/src/stm8s_tim1.c: 1588: if (NewState != DISABLE)
                                   6994 ; genIfx
      00C03A 0D 06            [ 1] 6995 	tnz	(0x06, sp)
      00C03C 26 03            [ 1] 6996 	jrne	00222$
      00C03E CC C0 49         [ 2] 6997 	jp	00102$
      00C041                       6998 00222$:
                           0013F6  6999 	Sstm8s_tim1$TIM1_CCxCmd$1533 ==.
                           0013F6  7000 	Sstm8s_tim1$TIM1_CCxCmd$1534 ==.
                                   7001 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   7002 ; genOr
      00C041 AA 01            [ 1] 7003 	or	a, #0x01
                                   7004 ; genPointerSet
      00C043 C7 52 5C         [ 1] 7005 	ld	0x525c, a
                           0013FB  7006 	Sstm8s_tim1$TIM1_CCxCmd$1535 ==.
                                   7007 ; genGoto
      00C046 CC C0 AD         [ 2] 7008 	jp	00122$
                                   7009 ; genLabel
      00C049                       7010 00102$:
                           0013FE  7011 	Sstm8s_tim1$TIM1_CCxCmd$1536 ==.
                           0013FE  7012 	Sstm8s_tim1$TIM1_CCxCmd$1537 ==.
                                   7013 ;	../SPL/src/stm8s_tim1.c: 1594: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   7014 ; genAnd
      00C049 A4 FE            [ 1] 7015 	and	a, #0xfe
                                   7016 ; genPointerSet
      00C04B C7 52 5C         [ 1] 7017 	ld	0x525c, a
                           001403  7018 	Sstm8s_tim1$TIM1_CCxCmd$1538 ==.
                                   7019 ; genGoto
      00C04E CC C0 AD         [ 2] 7020 	jp	00122$
                                   7021 ; genLabel
      00C051                       7022 00120$:
                           001406  7023 	Sstm8s_tim1$TIM1_CCxCmd$1539 ==.
                                   7024 ;	../SPL/src/stm8s_tim1.c: 1598: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7025 ; genAssign
      00C051 7B 01            [ 1] 7026 	ld	a, (0x01, sp)
                                   7027 ; genIfx
      00C053 4D               [ 1] 7028 	tnz	a
      00C054 26 03            [ 1] 7029 	jrne	00223$
      00C056 CC C0 73         [ 2] 7030 	jp	00117$
      00C059                       7031 00223$:
                           00140E  7032 	Sstm8s_tim1$TIM1_CCxCmd$1540 ==.
                                   7033 ;	../SPL/src/stm8s_tim1.c: 1590: TIM1->CCER1 |= TIM1_CCER1_CC1E;
                                   7034 ; genPointerGet
      00C059 C6 52 5C         [ 1] 7035 	ld	a, 0x525c
                           001411  7036 	Sstm8s_tim1$TIM1_CCxCmd$1541 ==.
                           001411  7037 	Sstm8s_tim1$TIM1_CCxCmd$1542 ==.
                                   7038 ;	../SPL/src/stm8s_tim1.c: 1601: if (NewState != DISABLE)
                                   7039 ; genIfx
      00C05C 0D 06            [ 1] 7040 	tnz	(0x06, sp)
      00C05E 26 03            [ 1] 7041 	jrne	00224$
      00C060 CC C0 6B         [ 2] 7042 	jp	00105$
      00C063                       7043 00224$:
                           001418  7044 	Sstm8s_tim1$TIM1_CCxCmd$1543 ==.
                           001418  7045 	Sstm8s_tim1$TIM1_CCxCmd$1544 ==.
                                   7046 ;	../SPL/src/stm8s_tim1.c: 1603: TIM1->CCER1 |= TIM1_CCER1_CC2E;
                                   7047 ; genOr
      00C063 AA 10            [ 1] 7048 	or	a, #0x10
                                   7049 ; genPointerSet
      00C065 C7 52 5C         [ 1] 7050 	ld	0x525c, a
                           00141D  7051 	Sstm8s_tim1$TIM1_CCxCmd$1545 ==.
                                   7052 ; genGoto
      00C068 CC C0 AD         [ 2] 7053 	jp	00122$
                                   7054 ; genLabel
      00C06B                       7055 00105$:
                           001420  7056 	Sstm8s_tim1$TIM1_CCxCmd$1546 ==.
                           001420  7057 	Sstm8s_tim1$TIM1_CCxCmd$1547 ==.
                                   7058 ;	../SPL/src/stm8s_tim1.c: 1607: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E);
                                   7059 ; genAnd
      00C06B A4 EF            [ 1] 7060 	and	a, #0xef
                                   7061 ; genPointerSet
      00C06D C7 52 5C         [ 1] 7062 	ld	0x525c, a
                           001425  7063 	Sstm8s_tim1$TIM1_CCxCmd$1548 ==.
                                   7064 ; genGoto
      00C070 CC C0 AD         [ 2] 7065 	jp	00122$
                                   7066 ; genLabel
      00C073                       7067 00117$:
                           001428  7068 	Sstm8s_tim1$TIM1_CCxCmd$1549 ==.
                                   7069 ;	../SPL/src/stm8s_tim1.c: 1615: TIM1->CCER2 |= TIM1_CCER2_CC3E;
                                   7070 ; genPointerGet
      00C073 C6 52 5D         [ 1] 7071 	ld	a, 0x525d
                           00142B  7072 	Sstm8s_tim1$TIM1_CCxCmd$1550 ==.
                                   7073 ;	../SPL/src/stm8s_tim1.c: 1610: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   7074 ; genAssign
      00C076 41               [ 1] 7075 	exg	a, xl
      00C077 7B 02            [ 1] 7076 	ld	a, (0x02, sp)
      00C079 41               [ 1] 7077 	exg	a, xl
                                   7078 ; genIfx
      00C07A 41               [ 1] 7079 	exg	a, xl
      00C07B 4D               [ 1] 7080 	tnz	a
      00C07C 41               [ 1] 7081 	exg	a, xl
      00C07D 26 03            [ 1] 7082 	jrne	00225$
      00C07F CC C0 99         [ 2] 7083 	jp	00114$
      00C082                       7084 00225$:
                           001437  7085 	Sstm8s_tim1$TIM1_CCxCmd$1551 ==.
                           001437  7086 	Sstm8s_tim1$TIM1_CCxCmd$1552 ==.
                                   7087 ;	../SPL/src/stm8s_tim1.c: 1613: if (NewState != DISABLE)
                                   7088 ; genIfx
      00C082 0D 06            [ 1] 7089 	tnz	(0x06, sp)
      00C084 26 03            [ 1] 7090 	jrne	00226$
      00C086 CC C0 91         [ 2] 7091 	jp	00108$
      00C089                       7092 00226$:
                           00143E  7093 	Sstm8s_tim1$TIM1_CCxCmd$1553 ==.
                           00143E  7094 	Sstm8s_tim1$TIM1_CCxCmd$1554 ==.
                                   7095 ;	../SPL/src/stm8s_tim1.c: 1615: TIM1->CCER2 |= TIM1_CCER2_CC3E;
                                   7096 ; genOr
      00C089 AA 01            [ 1] 7097 	or	a, #0x01
                                   7098 ; genPointerSet
      00C08B C7 52 5D         [ 1] 7099 	ld	0x525d, a
                           001443  7100 	Sstm8s_tim1$TIM1_CCxCmd$1555 ==.
                                   7101 ; genGoto
      00C08E CC C0 AD         [ 2] 7102 	jp	00122$
                                   7103 ; genLabel
      00C091                       7104 00108$:
                           001446  7105 	Sstm8s_tim1$TIM1_CCxCmd$1556 ==.
                           001446  7106 	Sstm8s_tim1$TIM1_CCxCmd$1557 ==.
                                   7107 ;	../SPL/src/stm8s_tim1.c: 1619: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7108 ; genAnd
      00C091 A4 FE            [ 1] 7109 	and	a, #0xfe
                                   7110 ; genPointerSet
      00C093 C7 52 5D         [ 1] 7111 	ld	0x525d, a
                           00144B  7112 	Sstm8s_tim1$TIM1_CCxCmd$1558 ==.
                                   7113 ; genGoto
      00C096 CC C0 AD         [ 2] 7114 	jp	00122$
                                   7115 ; genLabel
      00C099                       7116 00114$:
                           00144E  7117 	Sstm8s_tim1$TIM1_CCxCmd$1559 ==.
                           00144E  7118 	Sstm8s_tim1$TIM1_CCxCmd$1560 ==.
                                   7119 ;	../SPL/src/stm8s_tim1.c: 1625: if (NewState != DISABLE)
                                   7120 ; genIfx
      00C099 0D 06            [ 1] 7121 	tnz	(0x06, sp)
      00C09B 26 03            [ 1] 7122 	jrne	00227$
      00C09D CC C0 A8         [ 2] 7123 	jp	00111$
      00C0A0                       7124 00227$:
                           001455  7125 	Sstm8s_tim1$TIM1_CCxCmd$1561 ==.
                           001455  7126 	Sstm8s_tim1$TIM1_CCxCmd$1562 ==.
                                   7127 ;	../SPL/src/stm8s_tim1.c: 1627: TIM1->CCER2 |= TIM1_CCER2_CC4E;
                                   7128 ; genOr
      00C0A0 AA 10            [ 1] 7129 	or	a, #0x10
                                   7130 ; genPointerSet
      00C0A2 C7 52 5D         [ 1] 7131 	ld	0x525d, a
                           00145A  7132 	Sstm8s_tim1$TIM1_CCxCmd$1563 ==.
                                   7133 ; genGoto
      00C0A5 CC C0 AD         [ 2] 7134 	jp	00122$
                                   7135 ; genLabel
      00C0A8                       7136 00111$:
                           00145D  7137 	Sstm8s_tim1$TIM1_CCxCmd$1564 ==.
                           00145D  7138 	Sstm8s_tim1$TIM1_CCxCmd$1565 ==.
                                   7139 ;	../SPL/src/stm8s_tim1.c: 1631: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E);
                                   7140 ; genAnd
      00C0A8 A4 EF            [ 1] 7141 	and	a, #0xef
                                   7142 ; genPointerSet
      00C0AA C7 52 5D         [ 1] 7143 	ld	0x525d, a
                           001462  7144 	Sstm8s_tim1$TIM1_CCxCmd$1566 ==.
                                   7145 ; genLabel
      00C0AD                       7146 00122$:
                           001462  7147 	Sstm8s_tim1$TIM1_CCxCmd$1567 ==.
                                   7148 ;	../SPL/src/stm8s_tim1.c: 1634: }
                                   7149 ; genEndFunction
      00C0AD 85               [ 2] 7150 	popw	x
                           001463  7151 	Sstm8s_tim1$TIM1_CCxCmd$1568 ==.
                           001463  7152 	Sstm8s_tim1$TIM1_CCxCmd$1569 ==.
                           001463  7153 	XG$TIM1_CCxCmd$0$0 ==.
      00C0AE 81               [ 4] 7154 	ret
                           001464  7155 	Sstm8s_tim1$TIM1_CCxCmd$1570 ==.
                           001464  7156 	Sstm8s_tim1$TIM1_CCxNCmd$1571 ==.
                                   7157 ;	../SPL/src/stm8s_tim1.c: 1647: void TIM1_CCxNCmd(TIM1_Channel_TypeDef TIM1_Channel, FunctionalState NewState)
                                   7158 ; genLabel
                                   7159 ;	-----------------------------------------
                                   7160 ;	 function TIM1_CCxNCmd
                                   7161 ;	-----------------------------------------
                                   7162 ;	Register assignment might be sub-optimal.
                                   7163 ;	Stack space usage: 1 bytes.
      00C0AF                       7164 _TIM1_CCxNCmd:
                           001464  7165 	Sstm8s_tim1$TIM1_CCxNCmd$1572 ==.
      00C0AF 88               [ 1] 7166 	push	a
                           001465  7167 	Sstm8s_tim1$TIM1_CCxNCmd$1573 ==.
                           001465  7168 	Sstm8s_tim1$TIM1_CCxNCmd$1574 ==.
                                   7169 ;	../SPL/src/stm8s_tim1.c: 1650: assert_param(IS_TIM1_COMPLEMENTARY_CHANNEL_OK(TIM1_Channel));
                                   7170 ; genCmpEQorNE
      00C0B0 7B 04            [ 1] 7171 	ld	a, (0x04, sp)
      00C0B2 4A               [ 1] 7172 	dec	a
      00C0B3 26 07            [ 1] 7173 	jrne	00182$
      00C0B5 A6 01            [ 1] 7174 	ld	a, #0x01
      00C0B7 6B 01            [ 1] 7175 	ld	(0x01, sp), a
      00C0B9 CC C0 BE         [ 2] 7176 	jp	00183$
      00C0BC                       7177 00182$:
      00C0BC 0F 01            [ 1] 7178 	clr	(0x01, sp)
      00C0BE                       7179 00183$:
                           001473  7180 	Sstm8s_tim1$TIM1_CCxNCmd$1575 ==.
                                   7181 ; genIfx
      00C0BE 0D 04            [ 1] 7182 	tnz	(0x04, sp)
      00C0C0 26 03            [ 1] 7183 	jrne	00184$
      00C0C2 CC C0 E4         [ 2] 7184 	jp	00119$
      00C0C5                       7185 00184$:
                                   7186 ; genIfx
      00C0C5 0D 01            [ 1] 7187 	tnz	(0x01, sp)
      00C0C7 27 03            [ 1] 7188 	jreq	00185$
      00C0C9 CC C0 E4         [ 2] 7189 	jp	00119$
      00C0CC                       7190 00185$:
                                   7191 ; genCmpEQorNE
      00C0CC 7B 04            [ 1] 7192 	ld	a, (0x04, sp)
      00C0CE A1 02            [ 1] 7193 	cp	a, #0x02
      00C0D0 26 03            [ 1] 7194 	jrne	00187$
      00C0D2 CC C0 E4         [ 2] 7195 	jp	00119$
      00C0D5                       7196 00187$:
                           00148A  7197 	Sstm8s_tim1$TIM1_CCxNCmd$1576 ==.
                                   7198 ; skipping generated iCode
                                   7199 ; skipping iCode since result will be rematerialized
                                   7200 ; skipping iCode since result will be rematerialized
                                   7201 ; genIPush
      00C0D5 4B 72            [ 1] 7202 	push	#0x72
                           00148C  7203 	Sstm8s_tim1$TIM1_CCxNCmd$1577 ==.
      00C0D7 4B 06            [ 1] 7204 	push	#0x06
                           00148E  7205 	Sstm8s_tim1$TIM1_CCxNCmd$1578 ==.
      00C0D9 5F               [ 1] 7206 	clrw	x
      00C0DA 89               [ 2] 7207 	pushw	x
                           001490  7208 	Sstm8s_tim1$TIM1_CCxNCmd$1579 ==.
                                   7209 ; genIPush
      00C0DB 4B 2C            [ 1] 7210 	push	#<(___str_0+0)
                           001492  7211 	Sstm8s_tim1$TIM1_CCxNCmd$1580 ==.
      00C0DD 4B 81            [ 1] 7212 	push	#((___str_0+0) >> 8)
                           001494  7213 	Sstm8s_tim1$TIM1_CCxNCmd$1581 ==.
                                   7214 ; genCall
      00C0DF CD 84 D7         [ 4] 7215 	call	_assert_failed
      00C0E2 5B 06            [ 2] 7216 	addw	sp, #6
                           001499  7217 	Sstm8s_tim1$TIM1_CCxNCmd$1582 ==.
                                   7218 ; genLabel
      00C0E4                       7219 00119$:
                           001499  7220 	Sstm8s_tim1$TIM1_CCxNCmd$1583 ==.
                                   7221 ;	../SPL/src/stm8s_tim1.c: 1651: assert_param(IS_FUNCTIONALSTATE_OK(NewState));
                                   7222 ; genIfx
      00C0E4 0D 05            [ 1] 7223 	tnz	(0x05, sp)
      00C0E6 26 03            [ 1] 7224 	jrne	00189$
      00C0E8 CC C1 02         [ 2] 7225 	jp	00127$
      00C0EB                       7226 00189$:
                                   7227 ; genCmpEQorNE
      00C0EB 7B 05            [ 1] 7228 	ld	a, (0x05, sp)
      00C0ED 4A               [ 1] 7229 	dec	a
      00C0EE 26 03            [ 1] 7230 	jrne	00191$
      00C0F0 CC C1 02         [ 2] 7231 	jp	00127$
      00C0F3                       7232 00191$:
                           0014A8  7233 	Sstm8s_tim1$TIM1_CCxNCmd$1584 ==.
                                   7234 ; skipping generated iCode
                                   7235 ; skipping iCode since result will be rematerialized
                                   7236 ; skipping iCode since result will be rematerialized
                                   7237 ; genIPush
      00C0F3 4B 73            [ 1] 7238 	push	#0x73
                           0014AA  7239 	Sstm8s_tim1$TIM1_CCxNCmd$1585 ==.
      00C0F5 4B 06            [ 1] 7240 	push	#0x06
                           0014AC  7241 	Sstm8s_tim1$TIM1_CCxNCmd$1586 ==.
      00C0F7 5F               [ 1] 7242 	clrw	x
      00C0F8 89               [ 2] 7243 	pushw	x
                           0014AE  7244 	Sstm8s_tim1$TIM1_CCxNCmd$1587 ==.
                                   7245 ; genIPush
      00C0F9 4B 2C            [ 1] 7246 	push	#<(___str_0+0)
                           0014B0  7247 	Sstm8s_tim1$TIM1_CCxNCmd$1588 ==.
      00C0FB 4B 81            [ 1] 7248 	push	#((___str_0+0) >> 8)
                           0014B2  7249 	Sstm8s_tim1$TIM1_CCxNCmd$1589 ==.
                                   7250 ; genCall
      00C0FD CD 84 D7         [ 4] 7251 	call	_assert_failed
      00C100 5B 06            [ 2] 7252 	addw	sp, #6
                           0014B7  7253 	Sstm8s_tim1$TIM1_CCxNCmd$1590 ==.
                                   7254 ; genLabel
      00C102                       7255 00127$:
                           0014B7  7256 	Sstm8s_tim1$TIM1_CCxNCmd$1591 ==.
                                   7257 ;	../SPL/src/stm8s_tim1.c: 1653: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   7258 ; genIfx
      00C102 0D 04            [ 1] 7259 	tnz	(0x04, sp)
      00C104 27 03            [ 1] 7260 	jreq	00193$
      00C106 CC C1 23         [ 2] 7261 	jp	00114$
      00C109                       7262 00193$:
                           0014BE  7263 	Sstm8s_tim1$TIM1_CCxNCmd$1592 ==.
                                   7264 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7265 ; genPointerGet
      00C109 C6 52 5C         [ 1] 7266 	ld	a, 0x525c
                           0014C1  7267 	Sstm8s_tim1$TIM1_CCxNCmd$1593 ==.
                           0014C1  7268 	Sstm8s_tim1$TIM1_CCxNCmd$1594 ==.
                                   7269 ;	../SPL/src/stm8s_tim1.c: 1656: if (NewState != DISABLE)
                                   7270 ; genIfx
      00C10C 0D 05            [ 1] 7271 	tnz	(0x05, sp)
      00C10E 26 03            [ 1] 7272 	jrne	00194$
      00C110 CC C1 1B         [ 2] 7273 	jp	00102$
      00C113                       7274 00194$:
                           0014C8  7275 	Sstm8s_tim1$TIM1_CCxNCmd$1595 ==.
                           0014C8  7276 	Sstm8s_tim1$TIM1_CCxNCmd$1596 ==.
                                   7277 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7278 ; genOr
      00C113 AA 04            [ 1] 7279 	or	a, #0x04
                                   7280 ; genPointerSet
      00C115 C7 52 5C         [ 1] 7281 	ld	0x525c, a
                           0014CD  7282 	Sstm8s_tim1$TIM1_CCxNCmd$1597 ==.
                                   7283 ; genGoto
      00C118 CC C1 5C         [ 2] 7284 	jp	00116$
                                   7285 ; genLabel
      00C11B                       7286 00102$:
                           0014D0  7287 	Sstm8s_tim1$TIM1_CCxNCmd$1598 ==.
                           0014D0  7288 	Sstm8s_tim1$TIM1_CCxNCmd$1599 ==.
                                   7289 ;	../SPL/src/stm8s_tim1.c: 1662: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1NE);
                                   7290 ; genAnd
      00C11B A4 FB            [ 1] 7291 	and	a, #0xfb
                                   7292 ; genPointerSet
      00C11D C7 52 5C         [ 1] 7293 	ld	0x525c, a
                           0014D5  7294 	Sstm8s_tim1$TIM1_CCxNCmd$1600 ==.
                                   7295 ; genGoto
      00C120 CC C1 5C         [ 2] 7296 	jp	00116$
                                   7297 ; genLabel
      00C123                       7298 00114$:
                           0014D8  7299 	Sstm8s_tim1$TIM1_CCxNCmd$1601 ==.
                                   7300 ;	../SPL/src/stm8s_tim1.c: 1665: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7301 ; genAssign
      00C123 7B 01            [ 1] 7302 	ld	a, (0x01, sp)
                                   7303 ; genIfx
      00C125 4D               [ 1] 7304 	tnz	a
      00C126 26 03            [ 1] 7305 	jrne	00195$
      00C128 CC C1 45         [ 2] 7306 	jp	00111$
      00C12B                       7307 00195$:
                           0014E0  7308 	Sstm8s_tim1$TIM1_CCxNCmd$1602 ==.
                                   7309 ;	../SPL/src/stm8s_tim1.c: 1658: TIM1->CCER1 |= TIM1_CCER1_CC1NE;
                                   7310 ; genPointerGet
      00C12B C6 52 5C         [ 1] 7311 	ld	a, 0x525c
                           0014E3  7312 	Sstm8s_tim1$TIM1_CCxNCmd$1603 ==.
                           0014E3  7313 	Sstm8s_tim1$TIM1_CCxNCmd$1604 ==.
                                   7314 ;	../SPL/src/stm8s_tim1.c: 1668: if (NewState != DISABLE)
                                   7315 ; genIfx
      00C12E 0D 05            [ 1] 7316 	tnz	(0x05, sp)
      00C130 26 03            [ 1] 7317 	jrne	00196$
      00C132 CC C1 3D         [ 2] 7318 	jp	00105$
      00C135                       7319 00196$:
                           0014EA  7320 	Sstm8s_tim1$TIM1_CCxNCmd$1605 ==.
                           0014EA  7321 	Sstm8s_tim1$TIM1_CCxNCmd$1606 ==.
                                   7322 ;	../SPL/src/stm8s_tim1.c: 1670: TIM1->CCER1 |= TIM1_CCER1_CC2NE;
                                   7323 ; genOr
      00C135 AA 40            [ 1] 7324 	or	a, #0x40
                                   7325 ; genPointerSet
      00C137 C7 52 5C         [ 1] 7326 	ld	0x525c, a
                           0014EF  7327 	Sstm8s_tim1$TIM1_CCxNCmd$1607 ==.
                                   7328 ; genGoto
      00C13A CC C1 5C         [ 2] 7329 	jp	00116$
                                   7330 ; genLabel
      00C13D                       7331 00105$:
                           0014F2  7332 	Sstm8s_tim1$TIM1_CCxNCmd$1608 ==.
                           0014F2  7333 	Sstm8s_tim1$TIM1_CCxNCmd$1609 ==.
                                   7334 ;	../SPL/src/stm8s_tim1.c: 1674: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2NE);
                                   7335 ; genAnd
      00C13D A4 BF            [ 1] 7336 	and	a, #0xbf
                                   7337 ; genPointerSet
      00C13F C7 52 5C         [ 1] 7338 	ld	0x525c, a
                           0014F7  7339 	Sstm8s_tim1$TIM1_CCxNCmd$1610 ==.
                                   7340 ; genGoto
      00C142 CC C1 5C         [ 2] 7341 	jp	00116$
                                   7342 ; genLabel
      00C145                       7343 00111$:
                           0014FA  7344 	Sstm8s_tim1$TIM1_CCxNCmd$1611 ==.
                                   7345 ;	../SPL/src/stm8s_tim1.c: 1682: TIM1->CCER2 |= TIM1_CCER2_CC3NE;
                                   7346 ; genPointerGet
      00C145 C6 52 5D         [ 1] 7347 	ld	a, 0x525d
                           0014FD  7348 	Sstm8s_tim1$TIM1_CCxNCmd$1612 ==.
                           0014FD  7349 	Sstm8s_tim1$TIM1_CCxNCmd$1613 ==.
                                   7350 ;	../SPL/src/stm8s_tim1.c: 1680: if (NewState != DISABLE)
                                   7351 ; genIfx
      00C148 0D 05            [ 1] 7352 	tnz	(0x05, sp)
      00C14A 26 03            [ 1] 7353 	jrne	00197$
      00C14C CC C1 57         [ 2] 7354 	jp	00108$
      00C14F                       7355 00197$:
                           001504  7356 	Sstm8s_tim1$TIM1_CCxNCmd$1614 ==.
                           001504  7357 	Sstm8s_tim1$TIM1_CCxNCmd$1615 ==.
                                   7358 ;	../SPL/src/stm8s_tim1.c: 1682: TIM1->CCER2 |= TIM1_CCER2_CC3NE;
                                   7359 ; genOr
      00C14F AA 04            [ 1] 7360 	or	a, #0x04
                                   7361 ; genPointerSet
      00C151 C7 52 5D         [ 1] 7362 	ld	0x525d, a
                           001509  7363 	Sstm8s_tim1$TIM1_CCxNCmd$1616 ==.
                                   7364 ; genGoto
      00C154 CC C1 5C         [ 2] 7365 	jp	00116$
                                   7366 ; genLabel
      00C157                       7367 00108$:
                           00150C  7368 	Sstm8s_tim1$TIM1_CCxNCmd$1617 ==.
                           00150C  7369 	Sstm8s_tim1$TIM1_CCxNCmd$1618 ==.
                                   7370 ;	../SPL/src/stm8s_tim1.c: 1686: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3NE);
                                   7371 ; genAnd
      00C157 A4 FB            [ 1] 7372 	and	a, #0xfb
                                   7373 ; genPointerSet
      00C159 C7 52 5D         [ 1] 7374 	ld	0x525d, a
                           001511  7375 	Sstm8s_tim1$TIM1_CCxNCmd$1619 ==.
                                   7376 ; genLabel
      00C15C                       7377 00116$:
                           001511  7378 	Sstm8s_tim1$TIM1_CCxNCmd$1620 ==.
                                   7379 ;	../SPL/src/stm8s_tim1.c: 1689: }
                                   7380 ; genEndFunction
      00C15C 84               [ 1] 7381 	pop	a
                           001512  7382 	Sstm8s_tim1$TIM1_CCxNCmd$1621 ==.
                           001512  7383 	Sstm8s_tim1$TIM1_CCxNCmd$1622 ==.
                           001512  7384 	XG$TIM1_CCxNCmd$0$0 ==.
      00C15D 81               [ 4] 7385 	ret
                           001513  7386 	Sstm8s_tim1$TIM1_CCxNCmd$1623 ==.
                           001513  7387 	Sstm8s_tim1$TIM1_SelectOCxM$1624 ==.
                                   7388 ;	../SPL/src/stm8s_tim1.c: 1712: void TIM1_SelectOCxM(TIM1_Channel_TypeDef TIM1_Channel, TIM1_OCMode_TypeDef TIM1_OCMode)
                                   7389 ; genLabel
                                   7390 ;	-----------------------------------------
                                   7391 ;	 function TIM1_SelectOCxM
                                   7392 ;	-----------------------------------------
                                   7393 ;	Register assignment might be sub-optimal.
                                   7394 ;	Stack space usage: 2 bytes.
      00C15E                       7395 _TIM1_SelectOCxM:
                           001513  7396 	Sstm8s_tim1$TIM1_SelectOCxM$1625 ==.
      00C15E 89               [ 2] 7397 	pushw	x
                           001514  7398 	Sstm8s_tim1$TIM1_SelectOCxM$1626 ==.
                           001514  7399 	Sstm8s_tim1$TIM1_SelectOCxM$1627 ==.
                                   7400 ;	../SPL/src/stm8s_tim1.c: 1715: assert_param(IS_TIM1_CHANNEL_OK(TIM1_Channel));
                                   7401 ; genCmpEQorNE
      00C15F 7B 05            [ 1] 7402 	ld	a, (0x05, sp)
      00C161 4A               [ 1] 7403 	dec	a
      00C162 26 07            [ 1] 7404 	jrne	00222$
      00C164 A6 01            [ 1] 7405 	ld	a, #0x01
      00C166 6B 01            [ 1] 7406 	ld	(0x01, sp), a
      00C168 CC C1 6D         [ 2] 7407 	jp	00223$
      00C16B                       7408 00222$:
      00C16B 0F 01            [ 1] 7409 	clr	(0x01, sp)
      00C16D                       7410 00223$:
                           001522  7411 	Sstm8s_tim1$TIM1_SelectOCxM$1628 ==.
                                   7412 ; genCmpEQorNE
      00C16D 7B 05            [ 1] 7413 	ld	a, (0x05, sp)
      00C16F A1 02            [ 1] 7414 	cp	a, #0x02
      00C171 26 07            [ 1] 7415 	jrne	00225$
      00C173 A6 01            [ 1] 7416 	ld	a, #0x01
      00C175 6B 02            [ 1] 7417 	ld	(0x02, sp), a
      00C177 CC C1 7C         [ 2] 7418 	jp	00226$
      00C17A                       7419 00225$:
      00C17A 0F 02            [ 1] 7420 	clr	(0x02, sp)
      00C17C                       7421 00226$:
                           001531  7422 	Sstm8s_tim1$TIM1_SelectOCxM$1629 ==.
                                   7423 ; genIfx
      00C17C 0D 05            [ 1] 7424 	tnz	(0x05, sp)
      00C17E 26 03            [ 1] 7425 	jrne	00227$
      00C180 CC C1 A9         [ 2] 7426 	jp	00113$
      00C183                       7427 00227$:
                                   7428 ; genIfx
      00C183 0D 01            [ 1] 7429 	tnz	(0x01, sp)
      00C185 27 03            [ 1] 7430 	jreq	00228$
      00C187 CC C1 A9         [ 2] 7431 	jp	00113$
      00C18A                       7432 00228$:
                                   7433 ; genIfx
      00C18A 0D 02            [ 1] 7434 	tnz	(0x02, sp)
      00C18C 27 03            [ 1] 7435 	jreq	00229$
      00C18E CC C1 A9         [ 2] 7436 	jp	00113$
      00C191                       7437 00229$:
                                   7438 ; genCmpEQorNE
      00C191 7B 05            [ 1] 7439 	ld	a, (0x05, sp)
      00C193 A1 03            [ 1] 7440 	cp	a, #0x03
      00C195 26 03            [ 1] 7441 	jrne	00231$
      00C197 CC C1 A9         [ 2] 7442 	jp	00113$
      00C19A                       7443 00231$:
                           00154F  7444 	Sstm8s_tim1$TIM1_SelectOCxM$1630 ==.
                                   7445 ; skipping generated iCode
                                   7446 ; skipping iCode since result will be rematerialized
                                   7447 ; skipping iCode since result will be rematerialized
                                   7448 ; genIPush
      00C19A 4B B3            [ 1] 7449 	push	#0xb3
                           001551  7450 	Sstm8s_tim1$TIM1_SelectOCxM$1631 ==.
      00C19C 4B 06            [ 1] 7451 	push	#0x06
                           001553  7452 	Sstm8s_tim1$TIM1_SelectOCxM$1632 ==.
      00C19E 5F               [ 1] 7453 	clrw	x
      00C19F 89               [ 2] 7454 	pushw	x
                           001555  7455 	Sstm8s_tim1$TIM1_SelectOCxM$1633 ==.
                                   7456 ; genIPush
      00C1A0 4B 2C            [ 1] 7457 	push	#<(___str_0+0)
                           001557  7458 	Sstm8s_tim1$TIM1_SelectOCxM$1634 ==.
      00C1A2 4B 81            [ 1] 7459 	push	#((___str_0+0) >> 8)
                           001559  7460 	Sstm8s_tim1$TIM1_SelectOCxM$1635 ==.
                                   7461 ; genCall
      00C1A4 CD 84 D7         [ 4] 7462 	call	_assert_failed
      00C1A7 5B 06            [ 2] 7463 	addw	sp, #6
                           00155E  7464 	Sstm8s_tim1$TIM1_SelectOCxM$1636 ==.
                                   7465 ; genLabel
      00C1A9                       7466 00113$:
                           00155E  7467 	Sstm8s_tim1$TIM1_SelectOCxM$1637 ==.
                                   7468 ;	../SPL/src/stm8s_tim1.c: 1716: assert_param(IS_TIM1_OCM_OK(TIM1_OCMode));
                                   7469 ; genIfx
      00C1A9 0D 06            [ 1] 7470 	tnz	(0x06, sp)
      00C1AB 26 03            [ 1] 7471 	jrne	00233$
      00C1AD CC C1 FE         [ 2] 7472 	jp	00124$
      00C1B0                       7473 00233$:
                                   7474 ; genCmpEQorNE
      00C1B0 7B 06            [ 1] 7475 	ld	a, (0x06, sp)
      00C1B2 A1 10            [ 1] 7476 	cp	a, #0x10
      00C1B4 26 03            [ 1] 7477 	jrne	00235$
      00C1B6 CC C1 FE         [ 2] 7478 	jp	00124$
      00C1B9                       7479 00235$:
                           00156E  7480 	Sstm8s_tim1$TIM1_SelectOCxM$1638 ==.
                                   7481 ; skipping generated iCode
                                   7482 ; genCmpEQorNE
      00C1B9 7B 06            [ 1] 7483 	ld	a, (0x06, sp)
      00C1BB A1 20            [ 1] 7484 	cp	a, #0x20
      00C1BD 26 03            [ 1] 7485 	jrne	00238$
      00C1BF CC C1 FE         [ 2] 7486 	jp	00124$
      00C1C2                       7487 00238$:
                           001577  7488 	Sstm8s_tim1$TIM1_SelectOCxM$1639 ==.
                                   7489 ; skipping generated iCode
                                   7490 ; genCmpEQorNE
      00C1C2 7B 06            [ 1] 7491 	ld	a, (0x06, sp)
      00C1C4 A1 30            [ 1] 7492 	cp	a, #0x30
      00C1C6 26 03            [ 1] 7493 	jrne	00241$
      00C1C8 CC C1 FE         [ 2] 7494 	jp	00124$
      00C1CB                       7495 00241$:
                           001580  7496 	Sstm8s_tim1$TIM1_SelectOCxM$1640 ==.
                                   7497 ; skipping generated iCode
                                   7498 ; genCmpEQorNE
      00C1CB 7B 06            [ 1] 7499 	ld	a, (0x06, sp)
      00C1CD A1 60            [ 1] 7500 	cp	a, #0x60
      00C1CF 26 03            [ 1] 7501 	jrne	00244$
      00C1D1 CC C1 FE         [ 2] 7502 	jp	00124$
      00C1D4                       7503 00244$:
                           001589  7504 	Sstm8s_tim1$TIM1_SelectOCxM$1641 ==.
                                   7505 ; skipping generated iCode
                                   7506 ; genCmpEQorNE
      00C1D4 7B 06            [ 1] 7507 	ld	a, (0x06, sp)
      00C1D6 A1 70            [ 1] 7508 	cp	a, #0x70
      00C1D8 26 03            [ 1] 7509 	jrne	00247$
      00C1DA CC C1 FE         [ 2] 7510 	jp	00124$
      00C1DD                       7511 00247$:
                           001592  7512 	Sstm8s_tim1$TIM1_SelectOCxM$1642 ==.
                                   7513 ; skipping generated iCode
                                   7514 ; genCmpEQorNE
      00C1DD 7B 06            [ 1] 7515 	ld	a, (0x06, sp)
      00C1DF A1 50            [ 1] 7516 	cp	a, #0x50
      00C1E1 26 03            [ 1] 7517 	jrne	00250$
      00C1E3 CC C1 FE         [ 2] 7518 	jp	00124$
      00C1E6                       7519 00250$:
                           00159B  7520 	Sstm8s_tim1$TIM1_SelectOCxM$1643 ==.
                                   7521 ; skipping generated iCode
                                   7522 ; genCmpEQorNE
      00C1E6 7B 06            [ 1] 7523 	ld	a, (0x06, sp)
      00C1E8 A1 40            [ 1] 7524 	cp	a, #0x40
      00C1EA 26 03            [ 1] 7525 	jrne	00253$
      00C1EC CC C1 FE         [ 2] 7526 	jp	00124$
      00C1EF                       7527 00253$:
                           0015A4  7528 	Sstm8s_tim1$TIM1_SelectOCxM$1644 ==.
                                   7529 ; skipping generated iCode
                                   7530 ; skipping iCode since result will be rematerialized
                                   7531 ; skipping iCode since result will be rematerialized
                                   7532 ; genIPush
      00C1EF 4B B4            [ 1] 7533 	push	#0xb4
                           0015A6  7534 	Sstm8s_tim1$TIM1_SelectOCxM$1645 ==.
      00C1F1 4B 06            [ 1] 7535 	push	#0x06
                           0015A8  7536 	Sstm8s_tim1$TIM1_SelectOCxM$1646 ==.
      00C1F3 5F               [ 1] 7537 	clrw	x
      00C1F4 89               [ 2] 7538 	pushw	x
                           0015AA  7539 	Sstm8s_tim1$TIM1_SelectOCxM$1647 ==.
                                   7540 ; genIPush
      00C1F5 4B 2C            [ 1] 7541 	push	#<(___str_0+0)
                           0015AC  7542 	Sstm8s_tim1$TIM1_SelectOCxM$1648 ==.
      00C1F7 4B 81            [ 1] 7543 	push	#((___str_0+0) >> 8)
                           0015AE  7544 	Sstm8s_tim1$TIM1_SelectOCxM$1649 ==.
                                   7545 ; genCall
      00C1F9 CD 84 D7         [ 4] 7546 	call	_assert_failed
      00C1FC 5B 06            [ 2] 7547 	addw	sp, #6
                           0015B3  7548 	Sstm8s_tim1$TIM1_SelectOCxM$1650 ==.
                                   7549 ; genLabel
      00C1FE                       7550 00124$:
                           0015B3  7551 	Sstm8s_tim1$TIM1_SelectOCxM$1651 ==.
                                   7552 ;	../SPL/src/stm8s_tim1.c: 1718: if (TIM1_Channel == TIM1_CHANNEL_1)
                                   7553 ; genIfx
      00C1FE 0D 05            [ 1] 7554 	tnz	(0x05, sp)
      00C200 27 03            [ 1] 7555 	jreq	00255$
      00C202 CC C2 1A         [ 2] 7556 	jp	00108$
      00C205                       7557 00255$:
                           0015BA  7558 	Sstm8s_tim1$TIM1_SelectOCxM$1652 ==.
                           0015BA  7559 	Sstm8s_tim1$TIM1_SelectOCxM$1653 ==.
                                   7560 ;	../SPL/src/stm8s_tim1.c: 1721: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   7561 ; genPointerGet
      00C205 C6 52 5C         [ 1] 7562 	ld	a, 0x525c
                                   7563 ; genAnd
      00C208 A4 FE            [ 1] 7564 	and	a, #0xfe
                                   7565 ; genPointerSet
      00C20A C7 52 5C         [ 1] 7566 	ld	0x525c, a
                           0015C2  7567 	Sstm8s_tim1$TIM1_SelectOCxM$1654 ==.
                                   7568 ;	../SPL/src/stm8s_tim1.c: 1724: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7569 ; genPointerGet
      00C20D C6 52 58         [ 1] 7570 	ld	a, 0x5258
                                   7571 ; genAnd
      00C210 A4 8F            [ 1] 7572 	and	a, #0x8f
                           0015C7  7573 	Sstm8s_tim1$TIM1_SelectOCxM$1655 ==.
                                   7574 ;	../SPL/src/stm8s_tim1.c: 1725: | (uint8_t)TIM1_OCMode);
                                   7575 ; genOr
      00C212 1A 06            [ 1] 7576 	or	a, (0x06, sp)
                                   7577 ; genPointerSet
      00C214 C7 52 58         [ 1] 7578 	ld	0x5258, a
                           0015CC  7579 	Sstm8s_tim1$TIM1_SelectOCxM$1656 ==.
                                   7580 ; genGoto
      00C217 CC C2 66         [ 2] 7581 	jp	00110$
                                   7582 ; genLabel
      00C21A                       7583 00108$:
                           0015CF  7584 	Sstm8s_tim1$TIM1_SelectOCxM$1657 ==.
                                   7585 ;	../SPL/src/stm8s_tim1.c: 1727: else if (TIM1_Channel == TIM1_CHANNEL_2)
                                   7586 ; genAssign
      00C21A 7B 01            [ 1] 7587 	ld	a, (0x01, sp)
                                   7588 ; genIfx
      00C21C 4D               [ 1] 7589 	tnz	a
      00C21D 26 03            [ 1] 7590 	jrne	00256$
      00C21F CC C2 37         [ 2] 7591 	jp	00105$
      00C222                       7592 00256$:
                           0015D7  7593 	Sstm8s_tim1$TIM1_SelectOCxM$1658 ==.
                           0015D7  7594 	Sstm8s_tim1$TIM1_SelectOCxM$1659 ==.
                                   7595 ;	../SPL/src/stm8s_tim1.c: 1730: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2E);
                                   7596 ; genPointerGet
      00C222 C6 52 5C         [ 1] 7597 	ld	a, 0x525c
                                   7598 ; genAnd
      00C225 A4 EF            [ 1] 7599 	and	a, #0xef
                                   7600 ; genPointerSet
      00C227 C7 52 5C         [ 1] 7601 	ld	0x525c, a
                           0015DF  7602 	Sstm8s_tim1$TIM1_SelectOCxM$1660 ==.
                                   7603 ;	../SPL/src/stm8s_tim1.c: 1733: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_OCM))
                                   7604 ; genPointerGet
      00C22A C6 52 59         [ 1] 7605 	ld	a, 0x5259
                                   7606 ; genAnd
      00C22D A4 8F            [ 1] 7607 	and	a, #0x8f
                           0015E4  7608 	Sstm8s_tim1$TIM1_SelectOCxM$1661 ==.
                                   7609 ;	../SPL/src/stm8s_tim1.c: 1734: | (uint8_t)TIM1_OCMode);
                                   7610 ; genOr
      00C22F 1A 06            [ 1] 7611 	or	a, (0x06, sp)
                                   7612 ; genPointerSet
      00C231 C7 52 59         [ 1] 7613 	ld	0x5259, a
                           0015E9  7614 	Sstm8s_tim1$TIM1_SelectOCxM$1662 ==.
                                   7615 ; genGoto
      00C234 CC C2 66         [ 2] 7616 	jp	00110$
                                   7617 ; genLabel
      00C237                       7618 00105$:
                           0015EC  7619 	Sstm8s_tim1$TIM1_SelectOCxM$1663 ==.
                                   7620 ;	../SPL/src/stm8s_tim1.c: 1739: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7621 ; genPointerGet
      00C237 C6 52 5D         [ 1] 7622 	ld	a, 0x525d
      00C23A 97               [ 1] 7623 	ld	xl, a
                           0015F0  7624 	Sstm8s_tim1$TIM1_SelectOCxM$1664 ==.
                                   7625 ;	../SPL/src/stm8s_tim1.c: 1736: else if (TIM1_Channel == TIM1_CHANNEL_3)
                                   7626 ; genAssign
      00C23B 7B 02            [ 1] 7627 	ld	a, (0x02, sp)
                                   7628 ; genIfx
      00C23D 4D               [ 1] 7629 	tnz	a
      00C23E 26 03            [ 1] 7630 	jrne	00257$
      00C240 CC C2 56         [ 2] 7631 	jp	00102$
      00C243                       7632 00257$:
                           0015F8  7633 	Sstm8s_tim1$TIM1_SelectOCxM$1665 ==.
                           0015F8  7634 	Sstm8s_tim1$TIM1_SelectOCxM$1666 ==.
                                   7635 ;	../SPL/src/stm8s_tim1.c: 1739: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3E);
                                   7636 ; genAnd
      00C243 9F               [ 1] 7637 	ld	a, xl
      00C244 A4 FE            [ 1] 7638 	and	a, #0xfe
                                   7639 ; genPointerSet
      00C246 C7 52 5D         [ 1] 7640 	ld	0x525d, a
                           0015FE  7641 	Sstm8s_tim1$TIM1_SelectOCxM$1667 ==.
                                   7642 ;	../SPL/src/stm8s_tim1.c: 1742: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7643 ; genPointerGet
      00C249 C6 52 5A         [ 1] 7644 	ld	a, 0x525a
                                   7645 ; genAnd
      00C24C A4 8F            [ 1] 7646 	and	a, #0x8f
                           001603  7647 	Sstm8s_tim1$TIM1_SelectOCxM$1668 ==.
                                   7648 ;	../SPL/src/stm8s_tim1.c: 1743: | (uint8_t)TIM1_OCMode);
                                   7649 ; genOr
      00C24E 1A 06            [ 1] 7650 	or	a, (0x06, sp)
                                   7651 ; genPointerSet
      00C250 C7 52 5A         [ 1] 7652 	ld	0x525a, a
                           001608  7653 	Sstm8s_tim1$TIM1_SelectOCxM$1669 ==.
                                   7654 ; genGoto
      00C253 CC C2 66         [ 2] 7655 	jp	00110$
                                   7656 ; genLabel
      00C256                       7657 00102$:
                           00160B  7658 	Sstm8s_tim1$TIM1_SelectOCxM$1670 ==.
                           00160B  7659 	Sstm8s_tim1$TIM1_SelectOCxM$1671 ==.
                                   7660 ;	../SPL/src/stm8s_tim1.c: 1748: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4E);
                                   7661 ; genAnd
      00C256 9F               [ 1] 7662 	ld	a, xl
      00C257 A4 EF            [ 1] 7663 	and	a, #0xef
                                   7664 ; genPointerSet
      00C259 C7 52 5D         [ 1] 7665 	ld	0x525d, a
                           001611  7666 	Sstm8s_tim1$TIM1_SelectOCxM$1672 ==.
                                   7667 ;	../SPL/src/stm8s_tim1.c: 1751: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_OCM)) 
                                   7668 ; genPointerGet
      00C25C C6 52 5B         [ 1] 7669 	ld	a, 0x525b
                                   7670 ; genAnd
      00C25F A4 8F            [ 1] 7671 	and	a, #0x8f
                           001616  7672 	Sstm8s_tim1$TIM1_SelectOCxM$1673 ==.
                                   7673 ;	../SPL/src/stm8s_tim1.c: 1752: | (uint8_t)TIM1_OCMode);
                                   7674 ; genOr
      00C261 1A 06            [ 1] 7675 	or	a, (0x06, sp)
                                   7676 ; genPointerSet
      00C263 C7 52 5B         [ 1] 7677 	ld	0x525b, a
                           00161B  7678 	Sstm8s_tim1$TIM1_SelectOCxM$1674 ==.
                                   7679 ; genLabel
      00C266                       7680 00110$:
                           00161B  7681 	Sstm8s_tim1$TIM1_SelectOCxM$1675 ==.
                                   7682 ;	../SPL/src/stm8s_tim1.c: 1754: }
                                   7683 ; genEndFunction
      00C266 85               [ 2] 7684 	popw	x
                           00161C  7685 	Sstm8s_tim1$TIM1_SelectOCxM$1676 ==.
                           00161C  7686 	Sstm8s_tim1$TIM1_SelectOCxM$1677 ==.
                           00161C  7687 	XG$TIM1_SelectOCxM$0$0 ==.
      00C267 81               [ 4] 7688 	ret
                           00161D  7689 	Sstm8s_tim1$TIM1_SelectOCxM$1678 ==.
                           00161D  7690 	Sstm8s_tim1$TIM1_SetCounter$1679 ==.
                                   7691 ;	../SPL/src/stm8s_tim1.c: 1762: void TIM1_SetCounter(uint16_t Counter)
                                   7692 ; genLabel
                                   7693 ;	-----------------------------------------
                                   7694 ;	 function TIM1_SetCounter
                                   7695 ;	-----------------------------------------
                                   7696 ;	Register assignment is optimal.
                                   7697 ;	Stack space usage: 0 bytes.
      00C268                       7698 _TIM1_SetCounter:
                           00161D  7699 	Sstm8s_tim1$TIM1_SetCounter$1680 ==.
                           00161D  7700 	Sstm8s_tim1$TIM1_SetCounter$1681 ==.
                                   7701 ;	../SPL/src/stm8s_tim1.c: 1765: TIM1->CNTRH = (uint8_t)(Counter >> 8);
                                   7702 ; genRightShiftLiteral
      00C268 7B 03            [ 1] 7703 	ld	a, (0x03, sp)
      00C26A 5F               [ 1] 7704 	clrw	x
                                   7705 ; genCast
                                   7706 ; genAssign
                                   7707 ; genPointerSet
      00C26B C7 52 5E         [ 1] 7708 	ld	0x525e, a
                           001623  7709 	Sstm8s_tim1$TIM1_SetCounter$1682 ==.
                                   7710 ;	../SPL/src/stm8s_tim1.c: 1766: TIM1->CNTRL = (uint8_t)(Counter);
                                   7711 ; genCast
                                   7712 ; genAssign
      00C26E 7B 04            [ 1] 7713 	ld	a, (0x04, sp)
                                   7714 ; genPointerSet
      00C270 C7 52 5F         [ 1] 7715 	ld	0x525f, a
                                   7716 ; genLabel
      00C273                       7717 00101$:
                           001628  7718 	Sstm8s_tim1$TIM1_SetCounter$1683 ==.
                                   7719 ;	../SPL/src/stm8s_tim1.c: 1767: }
                                   7720 ; genEndFunction
                           001628  7721 	Sstm8s_tim1$TIM1_SetCounter$1684 ==.
                           001628  7722 	XG$TIM1_SetCounter$0$0 ==.
      00C273 81               [ 4] 7723 	ret
                           001629  7724 	Sstm8s_tim1$TIM1_SetCounter$1685 ==.
                           001629  7725 	Sstm8s_tim1$TIM1_SetAutoreload$1686 ==.
                                   7726 ;	../SPL/src/stm8s_tim1.c: 1775: void TIM1_SetAutoreload(uint16_t Autoreload)
                                   7727 ; genLabel
                                   7728 ;	-----------------------------------------
                                   7729 ;	 function TIM1_SetAutoreload
                                   7730 ;	-----------------------------------------
                                   7731 ;	Register assignment is optimal.
                                   7732 ;	Stack space usage: 0 bytes.
      00C274                       7733 _TIM1_SetAutoreload:
                           001629  7734 	Sstm8s_tim1$TIM1_SetAutoreload$1687 ==.
                           001629  7735 	Sstm8s_tim1$TIM1_SetAutoreload$1688 ==.
                                   7736 ;	../SPL/src/stm8s_tim1.c: 1778: TIM1->ARRH = (uint8_t)(Autoreload >> 8);
                                   7737 ; genRightShiftLiteral
      00C274 7B 03            [ 1] 7738 	ld	a, (0x03, sp)
      00C276 5F               [ 1] 7739 	clrw	x
                                   7740 ; genCast
                                   7741 ; genAssign
                                   7742 ; genPointerSet
      00C277 C7 52 62         [ 1] 7743 	ld	0x5262, a
                           00162F  7744 	Sstm8s_tim1$TIM1_SetAutoreload$1689 ==.
                                   7745 ;	../SPL/src/stm8s_tim1.c: 1779: TIM1->ARRL = (uint8_t)(Autoreload);
                                   7746 ; genCast
                                   7747 ; genAssign
      00C27A 7B 04            [ 1] 7748 	ld	a, (0x04, sp)
                                   7749 ; genPointerSet
      00C27C C7 52 63         [ 1] 7750 	ld	0x5263, a
                                   7751 ; genLabel
      00C27F                       7752 00101$:
                           001634  7753 	Sstm8s_tim1$TIM1_SetAutoreload$1690 ==.
                                   7754 ;	../SPL/src/stm8s_tim1.c: 1780: }
                                   7755 ; genEndFunction
                           001634  7756 	Sstm8s_tim1$TIM1_SetAutoreload$1691 ==.
                           001634  7757 	XG$TIM1_SetAutoreload$0$0 ==.
      00C27F 81               [ 4] 7758 	ret
                           001635  7759 	Sstm8s_tim1$TIM1_SetAutoreload$1692 ==.
                           001635  7760 	Sstm8s_tim1$TIM1_SetCompare1$1693 ==.
                                   7761 ;	../SPL/src/stm8s_tim1.c: 1788: void TIM1_SetCompare1(uint16_t Compare1)
                                   7762 ; genLabel
                                   7763 ;	-----------------------------------------
                                   7764 ;	 function TIM1_SetCompare1
                                   7765 ;	-----------------------------------------
                                   7766 ;	Register assignment is optimal.
                                   7767 ;	Stack space usage: 0 bytes.
      00C280                       7768 _TIM1_SetCompare1:
                           001635  7769 	Sstm8s_tim1$TIM1_SetCompare1$1694 ==.
                           001635  7770 	Sstm8s_tim1$TIM1_SetCompare1$1695 ==.
                                   7771 ;	../SPL/src/stm8s_tim1.c: 1791: TIM1->CCR1H = (uint8_t)(Compare1 >> 8);
                                   7772 ; genRightShiftLiteral
      00C280 7B 03            [ 1] 7773 	ld	a, (0x03, sp)
      00C282 5F               [ 1] 7774 	clrw	x
                                   7775 ; genCast
                                   7776 ; genAssign
                                   7777 ; genPointerSet
      00C283 C7 52 65         [ 1] 7778 	ld	0x5265, a
                           00163B  7779 	Sstm8s_tim1$TIM1_SetCompare1$1696 ==.
                                   7780 ;	../SPL/src/stm8s_tim1.c: 1792: TIM1->CCR1L = (uint8_t)(Compare1);
                                   7781 ; genCast
                                   7782 ; genAssign
      00C286 7B 04            [ 1] 7783 	ld	a, (0x04, sp)
                                   7784 ; genPointerSet
      00C288 C7 52 66         [ 1] 7785 	ld	0x5266, a
                                   7786 ; genLabel
      00C28B                       7787 00101$:
                           001640  7788 	Sstm8s_tim1$TIM1_SetCompare1$1697 ==.
                                   7789 ;	../SPL/src/stm8s_tim1.c: 1793: }
                                   7790 ; genEndFunction
                           001640  7791 	Sstm8s_tim1$TIM1_SetCompare1$1698 ==.
                           001640  7792 	XG$TIM1_SetCompare1$0$0 ==.
      00C28B 81               [ 4] 7793 	ret
                           001641  7794 	Sstm8s_tim1$TIM1_SetCompare1$1699 ==.
                           001641  7795 	Sstm8s_tim1$TIM1_SetCompare2$1700 ==.
                                   7796 ;	../SPL/src/stm8s_tim1.c: 1801: void TIM1_SetCompare2(uint16_t Compare2)
                                   7797 ; genLabel
                                   7798 ;	-----------------------------------------
                                   7799 ;	 function TIM1_SetCompare2
                                   7800 ;	-----------------------------------------
                                   7801 ;	Register assignment is optimal.
                                   7802 ;	Stack space usage: 0 bytes.
      00C28C                       7803 _TIM1_SetCompare2:
                           001641  7804 	Sstm8s_tim1$TIM1_SetCompare2$1701 ==.
                           001641  7805 	Sstm8s_tim1$TIM1_SetCompare2$1702 ==.
                                   7806 ;	../SPL/src/stm8s_tim1.c: 1804: TIM1->CCR2H = (uint8_t)(Compare2 >> 8);
                                   7807 ; genRightShiftLiteral
      00C28C 7B 03            [ 1] 7808 	ld	a, (0x03, sp)
      00C28E 5F               [ 1] 7809 	clrw	x
                                   7810 ; genCast
                                   7811 ; genAssign
                                   7812 ; genPointerSet
      00C28F C7 52 67         [ 1] 7813 	ld	0x5267, a
                           001647  7814 	Sstm8s_tim1$TIM1_SetCompare2$1703 ==.
                                   7815 ;	../SPL/src/stm8s_tim1.c: 1805: TIM1->CCR2L = (uint8_t)(Compare2);
                                   7816 ; genCast
                                   7817 ; genAssign
      00C292 7B 04            [ 1] 7818 	ld	a, (0x04, sp)
                                   7819 ; genPointerSet
      00C294 C7 52 68         [ 1] 7820 	ld	0x5268, a
                                   7821 ; genLabel
      00C297                       7822 00101$:
                           00164C  7823 	Sstm8s_tim1$TIM1_SetCompare2$1704 ==.
                                   7824 ;	../SPL/src/stm8s_tim1.c: 1806: }
                                   7825 ; genEndFunction
                           00164C  7826 	Sstm8s_tim1$TIM1_SetCompare2$1705 ==.
                           00164C  7827 	XG$TIM1_SetCompare2$0$0 ==.
      00C297 81               [ 4] 7828 	ret
                           00164D  7829 	Sstm8s_tim1$TIM1_SetCompare2$1706 ==.
                           00164D  7830 	Sstm8s_tim1$TIM1_SetCompare3$1707 ==.
                                   7831 ;	../SPL/src/stm8s_tim1.c: 1814: void TIM1_SetCompare3(uint16_t Compare3)
                                   7832 ; genLabel
                                   7833 ;	-----------------------------------------
                                   7834 ;	 function TIM1_SetCompare3
                                   7835 ;	-----------------------------------------
                                   7836 ;	Register assignment is optimal.
                                   7837 ;	Stack space usage: 0 bytes.
      00C298                       7838 _TIM1_SetCompare3:
                           00164D  7839 	Sstm8s_tim1$TIM1_SetCompare3$1708 ==.
                           00164D  7840 	Sstm8s_tim1$TIM1_SetCompare3$1709 ==.
                                   7841 ;	../SPL/src/stm8s_tim1.c: 1817: TIM1->CCR3H = (uint8_t)(Compare3 >> 8);
                                   7842 ; genRightShiftLiteral
      00C298 7B 03            [ 1] 7843 	ld	a, (0x03, sp)
      00C29A 5F               [ 1] 7844 	clrw	x
                                   7845 ; genCast
                                   7846 ; genAssign
                                   7847 ; genPointerSet
      00C29B C7 52 69         [ 1] 7848 	ld	0x5269, a
                           001653  7849 	Sstm8s_tim1$TIM1_SetCompare3$1710 ==.
                                   7850 ;	../SPL/src/stm8s_tim1.c: 1818: TIM1->CCR3L = (uint8_t)(Compare3);
                                   7851 ; genCast
                                   7852 ; genAssign
      00C29E 7B 04            [ 1] 7853 	ld	a, (0x04, sp)
                                   7854 ; genPointerSet
      00C2A0 C7 52 6A         [ 1] 7855 	ld	0x526a, a
                                   7856 ; genLabel
      00C2A3                       7857 00101$:
                           001658  7858 	Sstm8s_tim1$TIM1_SetCompare3$1711 ==.
                                   7859 ;	../SPL/src/stm8s_tim1.c: 1819: }
                                   7860 ; genEndFunction
                           001658  7861 	Sstm8s_tim1$TIM1_SetCompare3$1712 ==.
                           001658  7862 	XG$TIM1_SetCompare3$0$0 ==.
      00C2A3 81               [ 4] 7863 	ret
                           001659  7864 	Sstm8s_tim1$TIM1_SetCompare3$1713 ==.
                           001659  7865 	Sstm8s_tim1$TIM1_SetCompare4$1714 ==.
                                   7866 ;	../SPL/src/stm8s_tim1.c: 1827: void TIM1_SetCompare4(uint16_t Compare4)
                                   7867 ; genLabel
                                   7868 ;	-----------------------------------------
                                   7869 ;	 function TIM1_SetCompare4
                                   7870 ;	-----------------------------------------
                                   7871 ;	Register assignment is optimal.
                                   7872 ;	Stack space usage: 0 bytes.
      00C2A4                       7873 _TIM1_SetCompare4:
                           001659  7874 	Sstm8s_tim1$TIM1_SetCompare4$1715 ==.
                           001659  7875 	Sstm8s_tim1$TIM1_SetCompare4$1716 ==.
                                   7876 ;	../SPL/src/stm8s_tim1.c: 1830: TIM1->CCR4H = (uint8_t)(Compare4 >> 8);
                                   7877 ; genRightShiftLiteral
      00C2A4 7B 03            [ 1] 7878 	ld	a, (0x03, sp)
      00C2A6 5F               [ 1] 7879 	clrw	x
                                   7880 ; genCast
                                   7881 ; genAssign
                                   7882 ; genPointerSet
      00C2A7 C7 52 6B         [ 1] 7883 	ld	0x526b, a
                           00165F  7884 	Sstm8s_tim1$TIM1_SetCompare4$1717 ==.
                                   7885 ;	../SPL/src/stm8s_tim1.c: 1831: TIM1->CCR4L = (uint8_t)(Compare4);
                                   7886 ; genCast
                                   7887 ; genAssign
      00C2AA 7B 04            [ 1] 7888 	ld	a, (0x04, sp)
                                   7889 ; genPointerSet
      00C2AC C7 52 6C         [ 1] 7890 	ld	0x526c, a
                                   7891 ; genLabel
      00C2AF                       7892 00101$:
                           001664  7893 	Sstm8s_tim1$TIM1_SetCompare4$1718 ==.
                                   7894 ;	../SPL/src/stm8s_tim1.c: 1832: }
                                   7895 ; genEndFunction
                           001664  7896 	Sstm8s_tim1$TIM1_SetCompare4$1719 ==.
                           001664  7897 	XG$TIM1_SetCompare4$0$0 ==.
      00C2AF 81               [ 4] 7898 	ret
                           001665  7899 	Sstm8s_tim1$TIM1_SetCompare4$1720 ==.
                           001665  7900 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1721 ==.
                                   7901 ;	../SPL/src/stm8s_tim1.c: 1844: void TIM1_SetIC1Prescaler(TIM1_ICPSC_TypeDef TIM1_IC1Prescaler)
                                   7902 ; genLabel
                                   7903 ;	-----------------------------------------
                                   7904 ;	 function TIM1_SetIC1Prescaler
                                   7905 ;	-----------------------------------------
                                   7906 ;	Register assignment is optimal.
                                   7907 ;	Stack space usage: 0 bytes.
      00C2B0                       7908 _TIM1_SetIC1Prescaler:
                           001665  7909 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1722 ==.
                           001665  7910 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1723 ==.
                                   7911 ;	../SPL/src/stm8s_tim1.c: 1847: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC1Prescaler));
                                   7912 ; genIfx
      00C2B0 0D 03            [ 1] 7913 	tnz	(0x03, sp)
      00C2B2 26 03            [ 1] 7914 	jrne	00134$
      00C2B4 CC C2 E1         [ 2] 7915 	jp	00104$
      00C2B7                       7916 00134$:
                                   7917 ; genCmpEQorNE
      00C2B7 7B 03            [ 1] 7918 	ld	a, (0x03, sp)
      00C2B9 A1 04            [ 1] 7919 	cp	a, #0x04
      00C2BB 26 03            [ 1] 7920 	jrne	00136$
      00C2BD CC C2 E1         [ 2] 7921 	jp	00104$
      00C2C0                       7922 00136$:
                           001675  7923 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1724 ==.
                                   7924 ; skipping generated iCode
                                   7925 ; genCmpEQorNE
      00C2C0 7B 03            [ 1] 7926 	ld	a, (0x03, sp)
      00C2C2 A1 08            [ 1] 7927 	cp	a, #0x08
      00C2C4 26 03            [ 1] 7928 	jrne	00139$
      00C2C6 CC C2 E1         [ 2] 7929 	jp	00104$
      00C2C9                       7930 00139$:
                           00167E  7931 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1725 ==.
                                   7932 ; skipping generated iCode
                                   7933 ; genCmpEQorNE
      00C2C9 7B 03            [ 1] 7934 	ld	a, (0x03, sp)
      00C2CB A1 0C            [ 1] 7935 	cp	a, #0x0c
      00C2CD 26 03            [ 1] 7936 	jrne	00142$
      00C2CF CC C2 E1         [ 2] 7937 	jp	00104$
      00C2D2                       7938 00142$:
                           001687  7939 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1726 ==.
                                   7940 ; skipping generated iCode
                                   7941 ; skipping iCode since result will be rematerialized
                                   7942 ; skipping iCode since result will be rematerialized
                                   7943 ; genIPush
      00C2D2 4B 37            [ 1] 7944 	push	#0x37
                           001689  7945 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1727 ==.
      00C2D4 4B 07            [ 1] 7946 	push	#0x07
                           00168B  7947 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1728 ==.
      00C2D6 5F               [ 1] 7948 	clrw	x
      00C2D7 89               [ 2] 7949 	pushw	x
                           00168D  7950 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1729 ==.
                                   7951 ; genIPush
      00C2D8 4B 2C            [ 1] 7952 	push	#<(___str_0+0)
                           00168F  7953 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1730 ==.
      00C2DA 4B 81            [ 1] 7954 	push	#((___str_0+0) >> 8)
                           001691  7955 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1731 ==.
                                   7956 ; genCall
      00C2DC CD 84 D7         [ 4] 7957 	call	_assert_failed
      00C2DF 5B 06            [ 2] 7958 	addw	sp, #6
                           001696  7959 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1732 ==.
                                   7960 ; genLabel
      00C2E1                       7961 00104$:
                           001696  7962 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1733 ==.
                                   7963 ;	../SPL/src/stm8s_tim1.c: 1850: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~TIM1_CCMR_ICxPSC)) 
                                   7964 ; genPointerGet
      00C2E1 C6 52 58         [ 1] 7965 	ld	a, 0x5258
                                   7966 ; genAnd
      00C2E4 A4 F3            [ 1] 7967 	and	a, #0xf3
                           00169B  7968 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1734 ==.
                                   7969 ;	../SPL/src/stm8s_tim1.c: 1851: | (uint8_t)TIM1_IC1Prescaler);
                                   7970 ; genOr
      00C2E6 1A 03            [ 1] 7971 	or	a, (0x03, sp)
                                   7972 ; genPointerSet
      00C2E8 C7 52 58         [ 1] 7973 	ld	0x5258, a
                                   7974 ; genLabel
      00C2EB                       7975 00101$:
                           0016A0  7976 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1735 ==.
                                   7977 ;	../SPL/src/stm8s_tim1.c: 1852: }
                                   7978 ; genEndFunction
                           0016A0  7979 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1736 ==.
                           0016A0  7980 	XG$TIM1_SetIC1Prescaler$0$0 ==.
      00C2EB 81               [ 4] 7981 	ret
                           0016A1  7982 	Sstm8s_tim1$TIM1_SetIC1Prescaler$1737 ==.
                           0016A1  7983 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1738 ==.
                                   7984 ;	../SPL/src/stm8s_tim1.c: 1864: void TIM1_SetIC2Prescaler(TIM1_ICPSC_TypeDef TIM1_IC2Prescaler)
                                   7985 ; genLabel
                                   7986 ;	-----------------------------------------
                                   7987 ;	 function TIM1_SetIC2Prescaler
                                   7988 ;	-----------------------------------------
                                   7989 ;	Register assignment is optimal.
                                   7990 ;	Stack space usage: 0 bytes.
      00C2EC                       7991 _TIM1_SetIC2Prescaler:
                           0016A1  7992 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1739 ==.
                           0016A1  7993 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1740 ==.
                                   7994 ;	../SPL/src/stm8s_tim1.c: 1868: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC2Prescaler));
                                   7995 ; genIfx
      00C2EC 0D 03            [ 1] 7996 	tnz	(0x03, sp)
      00C2EE 26 03            [ 1] 7997 	jrne	00134$
      00C2F0 CC C3 1D         [ 2] 7998 	jp	00104$
      00C2F3                       7999 00134$:
                                   8000 ; genCmpEQorNE
      00C2F3 7B 03            [ 1] 8001 	ld	a, (0x03, sp)
      00C2F5 A1 04            [ 1] 8002 	cp	a, #0x04
      00C2F7 26 03            [ 1] 8003 	jrne	00136$
      00C2F9 CC C3 1D         [ 2] 8004 	jp	00104$
      00C2FC                       8005 00136$:
                           0016B1  8006 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1741 ==.
                                   8007 ; skipping generated iCode
                                   8008 ; genCmpEQorNE
      00C2FC 7B 03            [ 1] 8009 	ld	a, (0x03, sp)
      00C2FE A1 08            [ 1] 8010 	cp	a, #0x08
      00C300 26 03            [ 1] 8011 	jrne	00139$
      00C302 CC C3 1D         [ 2] 8012 	jp	00104$
      00C305                       8013 00139$:
                           0016BA  8014 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1742 ==.
                                   8015 ; skipping generated iCode
                                   8016 ; genCmpEQorNE
      00C305 7B 03            [ 1] 8017 	ld	a, (0x03, sp)
      00C307 A1 0C            [ 1] 8018 	cp	a, #0x0c
      00C309 26 03            [ 1] 8019 	jrne	00142$
      00C30B CC C3 1D         [ 2] 8020 	jp	00104$
      00C30E                       8021 00142$:
                           0016C3  8022 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1743 ==.
                                   8023 ; skipping generated iCode
                                   8024 ; skipping iCode since result will be rematerialized
                                   8025 ; skipping iCode since result will be rematerialized
                                   8026 ; genIPush
      00C30E 4B 4C            [ 1] 8027 	push	#0x4c
                           0016C5  8028 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1744 ==.
      00C310 4B 07            [ 1] 8029 	push	#0x07
                           0016C7  8030 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1745 ==.
      00C312 5F               [ 1] 8031 	clrw	x
      00C313 89               [ 2] 8032 	pushw	x
                           0016C9  8033 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1746 ==.
                                   8034 ; genIPush
      00C314 4B 2C            [ 1] 8035 	push	#<(___str_0+0)
                           0016CB  8036 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1747 ==.
      00C316 4B 81            [ 1] 8037 	push	#((___str_0+0) >> 8)
                           0016CD  8038 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1748 ==.
                                   8039 ; genCall
      00C318 CD 84 D7         [ 4] 8040 	call	_assert_failed
      00C31B 5B 06            [ 2] 8041 	addw	sp, #6
                           0016D2  8042 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1749 ==.
                                   8043 ; genLabel
      00C31D                       8044 00104$:
                           0016D2  8045 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1750 ==.
                                   8046 ;	../SPL/src/stm8s_tim1.c: 1871: TIM1->CCMR2 = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~TIM1_CCMR_ICxPSC))
                                   8047 ; genPointerGet
      00C31D C6 52 59         [ 1] 8048 	ld	a, 0x5259
                                   8049 ; genAnd
      00C320 A4 F3            [ 1] 8050 	and	a, #0xf3
                           0016D7  8051 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1751 ==.
                                   8052 ;	../SPL/src/stm8s_tim1.c: 1872: | (uint8_t)TIM1_IC2Prescaler);
                                   8053 ; genOr
      00C322 1A 03            [ 1] 8054 	or	a, (0x03, sp)
                                   8055 ; genPointerSet
      00C324 C7 52 59         [ 1] 8056 	ld	0x5259, a
                                   8057 ; genLabel
      00C327                       8058 00101$:
                           0016DC  8059 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1752 ==.
                                   8060 ;	../SPL/src/stm8s_tim1.c: 1873: }
                                   8061 ; genEndFunction
                           0016DC  8062 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1753 ==.
                           0016DC  8063 	XG$TIM1_SetIC2Prescaler$0$0 ==.
      00C327 81               [ 4] 8064 	ret
                           0016DD  8065 	Sstm8s_tim1$TIM1_SetIC2Prescaler$1754 ==.
                           0016DD  8066 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1755 ==.
                                   8067 ;	../SPL/src/stm8s_tim1.c: 1885: void TIM1_SetIC3Prescaler(TIM1_ICPSC_TypeDef TIM1_IC3Prescaler)
                                   8068 ; genLabel
                                   8069 ;	-----------------------------------------
                                   8070 ;	 function TIM1_SetIC3Prescaler
                                   8071 ;	-----------------------------------------
                                   8072 ;	Register assignment is optimal.
                                   8073 ;	Stack space usage: 0 bytes.
      00C328                       8074 _TIM1_SetIC3Prescaler:
                           0016DD  8075 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1756 ==.
                           0016DD  8076 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1757 ==.
                                   8077 ;	../SPL/src/stm8s_tim1.c: 1889: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC3Prescaler));
                                   8078 ; genIfx
      00C328 0D 03            [ 1] 8079 	tnz	(0x03, sp)
      00C32A 26 03            [ 1] 8080 	jrne	00134$
      00C32C CC C3 59         [ 2] 8081 	jp	00104$
      00C32F                       8082 00134$:
                                   8083 ; genCmpEQorNE
      00C32F 7B 03            [ 1] 8084 	ld	a, (0x03, sp)
      00C331 A1 04            [ 1] 8085 	cp	a, #0x04
      00C333 26 03            [ 1] 8086 	jrne	00136$
      00C335 CC C3 59         [ 2] 8087 	jp	00104$
      00C338                       8088 00136$:
                           0016ED  8089 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1758 ==.
                                   8090 ; skipping generated iCode
                                   8091 ; genCmpEQorNE
      00C338 7B 03            [ 1] 8092 	ld	a, (0x03, sp)
      00C33A A1 08            [ 1] 8093 	cp	a, #0x08
      00C33C 26 03            [ 1] 8094 	jrne	00139$
      00C33E CC C3 59         [ 2] 8095 	jp	00104$
      00C341                       8096 00139$:
                           0016F6  8097 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1759 ==.
                                   8098 ; skipping generated iCode
                                   8099 ; genCmpEQorNE
      00C341 7B 03            [ 1] 8100 	ld	a, (0x03, sp)
      00C343 A1 0C            [ 1] 8101 	cp	a, #0x0c
      00C345 26 03            [ 1] 8102 	jrne	00142$
      00C347 CC C3 59         [ 2] 8103 	jp	00104$
      00C34A                       8104 00142$:
                           0016FF  8105 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1760 ==.
                                   8106 ; skipping generated iCode
                                   8107 ; skipping iCode since result will be rematerialized
                                   8108 ; skipping iCode since result will be rematerialized
                                   8109 ; genIPush
      00C34A 4B 61            [ 1] 8110 	push	#0x61
                           001701  8111 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1761 ==.
      00C34C 4B 07            [ 1] 8112 	push	#0x07
                           001703  8113 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1762 ==.
      00C34E 5F               [ 1] 8114 	clrw	x
      00C34F 89               [ 2] 8115 	pushw	x
                           001705  8116 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1763 ==.
                                   8117 ; genIPush
      00C350 4B 2C            [ 1] 8118 	push	#<(___str_0+0)
                           001707  8119 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1764 ==.
      00C352 4B 81            [ 1] 8120 	push	#((___str_0+0) >> 8)
                           001709  8121 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1765 ==.
                                   8122 ; genCall
      00C354 CD 84 D7         [ 4] 8123 	call	_assert_failed
      00C357 5B 06            [ 2] 8124 	addw	sp, #6
                           00170E  8125 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1766 ==.
                                   8126 ; genLabel
      00C359                       8127 00104$:
                           00170E  8128 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1767 ==.
                                   8129 ;	../SPL/src/stm8s_tim1.c: 1892: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~TIM1_CCMR_ICxPSC)) | 
                                   8130 ; genPointerGet
      00C359 C6 52 5A         [ 1] 8131 	ld	a, 0x525a
                                   8132 ; genAnd
      00C35C A4 F3            [ 1] 8133 	and	a, #0xf3
                           001713  8134 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1768 ==.
                                   8135 ;	../SPL/src/stm8s_tim1.c: 1893: (uint8_t)TIM1_IC3Prescaler);
                                   8136 ; genOr
      00C35E 1A 03            [ 1] 8137 	or	a, (0x03, sp)
                                   8138 ; genPointerSet
      00C360 C7 52 5A         [ 1] 8139 	ld	0x525a, a
                                   8140 ; genLabel
      00C363                       8141 00101$:
                           001718  8142 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1769 ==.
                                   8143 ;	../SPL/src/stm8s_tim1.c: 1894: }
                                   8144 ; genEndFunction
                           001718  8145 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1770 ==.
                           001718  8146 	XG$TIM1_SetIC3Prescaler$0$0 ==.
      00C363 81               [ 4] 8147 	ret
                           001719  8148 	Sstm8s_tim1$TIM1_SetIC3Prescaler$1771 ==.
                           001719  8149 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1772 ==.
                                   8150 ;	../SPL/src/stm8s_tim1.c: 1906: void TIM1_SetIC4Prescaler(TIM1_ICPSC_TypeDef TIM1_IC4Prescaler)
                                   8151 ; genLabel
                                   8152 ;	-----------------------------------------
                                   8153 ;	 function TIM1_SetIC4Prescaler
                                   8154 ;	-----------------------------------------
                                   8155 ;	Register assignment is optimal.
                                   8156 ;	Stack space usage: 0 bytes.
      00C364                       8157 _TIM1_SetIC4Prescaler:
                           001719  8158 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1773 ==.
                           001719  8159 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1774 ==.
                                   8160 ;	../SPL/src/stm8s_tim1.c: 1910: assert_param(IS_TIM1_IC_PRESCALER_OK(TIM1_IC4Prescaler));
                                   8161 ; genIfx
      00C364 0D 03            [ 1] 8162 	tnz	(0x03, sp)
      00C366 26 03            [ 1] 8163 	jrne	00134$
      00C368 CC C3 95         [ 2] 8164 	jp	00104$
      00C36B                       8165 00134$:
                                   8166 ; genCmpEQorNE
      00C36B 7B 03            [ 1] 8167 	ld	a, (0x03, sp)
      00C36D A1 04            [ 1] 8168 	cp	a, #0x04
      00C36F 26 03            [ 1] 8169 	jrne	00136$
      00C371 CC C3 95         [ 2] 8170 	jp	00104$
      00C374                       8171 00136$:
                           001729  8172 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1775 ==.
                                   8173 ; skipping generated iCode
                                   8174 ; genCmpEQorNE
      00C374 7B 03            [ 1] 8175 	ld	a, (0x03, sp)
      00C376 A1 08            [ 1] 8176 	cp	a, #0x08
      00C378 26 03            [ 1] 8177 	jrne	00139$
      00C37A CC C3 95         [ 2] 8178 	jp	00104$
      00C37D                       8179 00139$:
                           001732  8180 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1776 ==.
                                   8181 ; skipping generated iCode
                                   8182 ; genCmpEQorNE
      00C37D 7B 03            [ 1] 8183 	ld	a, (0x03, sp)
      00C37F A1 0C            [ 1] 8184 	cp	a, #0x0c
      00C381 26 03            [ 1] 8185 	jrne	00142$
      00C383 CC C3 95         [ 2] 8186 	jp	00104$
      00C386                       8187 00142$:
                           00173B  8188 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1777 ==.
                                   8189 ; skipping generated iCode
                                   8190 ; skipping iCode since result will be rematerialized
                                   8191 ; skipping iCode since result will be rematerialized
                                   8192 ; genIPush
      00C386 4B 76            [ 1] 8193 	push	#0x76
                           00173D  8194 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1778 ==.
      00C388 4B 07            [ 1] 8195 	push	#0x07
                           00173F  8196 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1779 ==.
      00C38A 5F               [ 1] 8197 	clrw	x
      00C38B 89               [ 2] 8198 	pushw	x
                           001741  8199 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1780 ==.
                                   8200 ; genIPush
      00C38C 4B 2C            [ 1] 8201 	push	#<(___str_0+0)
                           001743  8202 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1781 ==.
      00C38E 4B 81            [ 1] 8203 	push	#((___str_0+0) >> 8)
                           001745  8204 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1782 ==.
                                   8205 ; genCall
      00C390 CD 84 D7         [ 4] 8206 	call	_assert_failed
      00C393 5B 06            [ 2] 8207 	addw	sp, #6
                           00174A  8208 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1783 ==.
                                   8209 ; genLabel
      00C395                       8210 00104$:
                           00174A  8211 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1784 ==.
                                   8212 ;	../SPL/src/stm8s_tim1.c: 1913: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~TIM1_CCMR_ICxPSC)) |
                                   8213 ; genPointerGet
      00C395 C6 52 5B         [ 1] 8214 	ld	a, 0x525b
                                   8215 ; genAnd
      00C398 A4 F3            [ 1] 8216 	and	a, #0xf3
                           00174F  8217 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1785 ==.
                                   8218 ;	../SPL/src/stm8s_tim1.c: 1914: (uint8_t)TIM1_IC4Prescaler);
                                   8219 ; genOr
      00C39A 1A 03            [ 1] 8220 	or	a, (0x03, sp)
                                   8221 ; genPointerSet
      00C39C C7 52 5B         [ 1] 8222 	ld	0x525b, a
                                   8223 ; genLabel
      00C39F                       8224 00101$:
                           001754  8225 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1786 ==.
                                   8226 ;	../SPL/src/stm8s_tim1.c: 1915: }
                                   8227 ; genEndFunction
                           001754  8228 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1787 ==.
                           001754  8229 	XG$TIM1_SetIC4Prescaler$0$0 ==.
      00C39F 81               [ 4] 8230 	ret
                           001755  8231 	Sstm8s_tim1$TIM1_SetIC4Prescaler$1788 ==.
                           001755  8232 	Sstm8s_tim1$TIM1_GetCapture1$1789 ==.
                                   8233 ;	../SPL/src/stm8s_tim1.c: 1922: uint16_t TIM1_GetCapture1(void)
                                   8234 ; genLabel
                                   8235 ;	-----------------------------------------
                                   8236 ;	 function TIM1_GetCapture1
                                   8237 ;	-----------------------------------------
                                   8238 ;	Register assignment might be sub-optimal.
                                   8239 ;	Stack space usage: 2 bytes.
      00C3A0                       8240 _TIM1_GetCapture1:
                           001755  8241 	Sstm8s_tim1$TIM1_GetCapture1$1790 ==.
      00C3A0 89               [ 2] 8242 	pushw	x
                           001756  8243 	Sstm8s_tim1$TIM1_GetCapture1$1791 ==.
                           001756  8244 	Sstm8s_tim1$TIM1_GetCapture1$1792 ==.
                                   8245 ;	../SPL/src/stm8s_tim1.c: 1929: tmpccr1h = TIM1->CCR1H;
                                   8246 ; genPointerGet
      00C3A1 C6 52 65         [ 1] 8247 	ld	a, 0x5265
      00C3A4 95               [ 1] 8248 	ld	xh, a
                           00175A  8249 	Sstm8s_tim1$TIM1_GetCapture1$1793 ==.
                                   8250 ;	../SPL/src/stm8s_tim1.c: 1930: tmpccr1l = TIM1->CCR1L;
                                   8251 ; genPointerGet
      00C3A5 C6 52 66         [ 1] 8252 	ld	a, 0x5266
                           00175D  8253 	Sstm8s_tim1$TIM1_GetCapture1$1794 ==.
                                   8254 ;	../SPL/src/stm8s_tim1.c: 1932: tmpccr1 = (uint16_t)(tmpccr1l);
                                   8255 ; genCast
                                   8256 ; genAssign
      00C3A8 97               [ 1] 8257 	ld	xl, a
      00C3A9 4F               [ 1] 8258 	clr	a
                                   8259 ; genAssign
                           00175F  8260 	Sstm8s_tim1$TIM1_GetCapture1$1795 ==.
                                   8261 ;	../SPL/src/stm8s_tim1.c: 1933: tmpccr1 |= (uint16_t)((uint16_t)tmpccr1h << 8);
                                   8262 ; genCast
                                   8263 ; genAssign
      00C3AA 90 5F            [ 1] 8264 	clrw	y
                                   8265 ; genLeftShiftLiteral
      00C3AC 0F 02            [ 1] 8266 	clr	(0x02, sp)
                                   8267 ; genOr
      00C3AE 89               [ 2] 8268 	pushw	x
                           001764  8269 	Sstm8s_tim1$TIM1_GetCapture1$1796 ==.
      00C3AF 1A 01            [ 1] 8270 	or	a, (1, sp)
      00C3B1 85               [ 2] 8271 	popw	x
                           001767  8272 	Sstm8s_tim1$TIM1_GetCapture1$1797 ==.
      00C3B2 95               [ 1] 8273 	ld	xh, a
      00C3B3 9F               [ 1] 8274 	ld	a, xl
      00C3B4 1A 02            [ 1] 8275 	or	a, (0x02, sp)
      00C3B6 97               [ 1] 8276 	ld	xl, a
                                   8277 ; genAssign
                           00176C  8278 	Sstm8s_tim1$TIM1_GetCapture1$1798 ==.
                                   8279 ;	../SPL/src/stm8s_tim1.c: 1935: return (uint16_t)tmpccr1;
                                   8280 ; genReturn
                                   8281 ; genLabel
      00C3B7                       8282 00101$:
                           00176C  8283 	Sstm8s_tim1$TIM1_GetCapture1$1799 ==.
                                   8284 ;	../SPL/src/stm8s_tim1.c: 1936: }
                                   8285 ; genEndFunction
      00C3B7 5B 02            [ 2] 8286 	addw	sp, #2
                           00176E  8287 	Sstm8s_tim1$TIM1_GetCapture1$1800 ==.
                           00176E  8288 	Sstm8s_tim1$TIM1_GetCapture1$1801 ==.
                           00176E  8289 	XG$TIM1_GetCapture1$0$0 ==.
      00C3B9 81               [ 4] 8290 	ret
                           00176F  8291 	Sstm8s_tim1$TIM1_GetCapture1$1802 ==.
                           00176F  8292 	Sstm8s_tim1$TIM1_GetCapture2$1803 ==.
                                   8293 ;	../SPL/src/stm8s_tim1.c: 1943: uint16_t TIM1_GetCapture2(void)
                                   8294 ; genLabel
                                   8295 ;	-----------------------------------------
                                   8296 ;	 function TIM1_GetCapture2
                                   8297 ;	-----------------------------------------
                                   8298 ;	Register assignment might be sub-optimal.
                                   8299 ;	Stack space usage: 2 bytes.
      00C3BA                       8300 _TIM1_GetCapture2:
                           00176F  8301 	Sstm8s_tim1$TIM1_GetCapture2$1804 ==.
      00C3BA 89               [ 2] 8302 	pushw	x
                           001770  8303 	Sstm8s_tim1$TIM1_GetCapture2$1805 ==.
                           001770  8304 	Sstm8s_tim1$TIM1_GetCapture2$1806 ==.
                                   8305 ;	../SPL/src/stm8s_tim1.c: 1950: tmpccr2h = TIM1->CCR2H;
                                   8306 ; genPointerGet
      00C3BB C6 52 67         [ 1] 8307 	ld	a, 0x5267
      00C3BE 95               [ 1] 8308 	ld	xh, a
                           001774  8309 	Sstm8s_tim1$TIM1_GetCapture2$1807 ==.
                                   8310 ;	../SPL/src/stm8s_tim1.c: 1951: tmpccr2l = TIM1->CCR2L;
                                   8311 ; genPointerGet
      00C3BF C6 52 68         [ 1] 8312 	ld	a, 0x5268
                           001777  8313 	Sstm8s_tim1$TIM1_GetCapture2$1808 ==.
                                   8314 ;	../SPL/src/stm8s_tim1.c: 1953: tmpccr2 = (uint16_t)(tmpccr2l);
                                   8315 ; genCast
                                   8316 ; genAssign
      00C3C2 97               [ 1] 8317 	ld	xl, a
      00C3C3 4F               [ 1] 8318 	clr	a
                                   8319 ; genAssign
                           001779  8320 	Sstm8s_tim1$TIM1_GetCapture2$1809 ==.
                                   8321 ;	../SPL/src/stm8s_tim1.c: 1954: tmpccr2 |= (uint16_t)((uint16_t)tmpccr2h << 8);
                                   8322 ; genCast
                                   8323 ; genAssign
      00C3C4 90 5F            [ 1] 8324 	clrw	y
                                   8325 ; genLeftShiftLiteral
      00C3C6 0F 02            [ 1] 8326 	clr	(0x02, sp)
                                   8327 ; genOr
      00C3C8 89               [ 2] 8328 	pushw	x
                           00177E  8329 	Sstm8s_tim1$TIM1_GetCapture2$1810 ==.
      00C3C9 1A 01            [ 1] 8330 	or	a, (1, sp)
      00C3CB 85               [ 2] 8331 	popw	x
                           001781  8332 	Sstm8s_tim1$TIM1_GetCapture2$1811 ==.
      00C3CC 95               [ 1] 8333 	ld	xh, a
      00C3CD 9F               [ 1] 8334 	ld	a, xl
      00C3CE 1A 02            [ 1] 8335 	or	a, (0x02, sp)
      00C3D0 97               [ 1] 8336 	ld	xl, a
                                   8337 ; genAssign
                           001786  8338 	Sstm8s_tim1$TIM1_GetCapture2$1812 ==.
                                   8339 ;	../SPL/src/stm8s_tim1.c: 1956: return (uint16_t)tmpccr2;
                                   8340 ; genReturn
                                   8341 ; genLabel
      00C3D1                       8342 00101$:
                           001786  8343 	Sstm8s_tim1$TIM1_GetCapture2$1813 ==.
                                   8344 ;	../SPL/src/stm8s_tim1.c: 1957: }
                                   8345 ; genEndFunction
      00C3D1 5B 02            [ 2] 8346 	addw	sp, #2
                           001788  8347 	Sstm8s_tim1$TIM1_GetCapture2$1814 ==.
                           001788  8348 	Sstm8s_tim1$TIM1_GetCapture2$1815 ==.
                           001788  8349 	XG$TIM1_GetCapture2$0$0 ==.
      00C3D3 81               [ 4] 8350 	ret
                           001789  8351 	Sstm8s_tim1$TIM1_GetCapture2$1816 ==.
                           001789  8352 	Sstm8s_tim1$TIM1_GetCapture3$1817 ==.
                                   8353 ;	../SPL/src/stm8s_tim1.c: 1964: uint16_t TIM1_GetCapture3(void)
                                   8354 ; genLabel
                                   8355 ;	-----------------------------------------
                                   8356 ;	 function TIM1_GetCapture3
                                   8357 ;	-----------------------------------------
                                   8358 ;	Register assignment might be sub-optimal.
                                   8359 ;	Stack space usage: 2 bytes.
      00C3D4                       8360 _TIM1_GetCapture3:
                           001789  8361 	Sstm8s_tim1$TIM1_GetCapture3$1818 ==.
      00C3D4 89               [ 2] 8362 	pushw	x
                           00178A  8363 	Sstm8s_tim1$TIM1_GetCapture3$1819 ==.
                           00178A  8364 	Sstm8s_tim1$TIM1_GetCapture3$1820 ==.
                                   8365 ;	../SPL/src/stm8s_tim1.c: 1970: tmpccr3h = TIM1->CCR3H;
                                   8366 ; genPointerGet
      00C3D5 C6 52 69         [ 1] 8367 	ld	a, 0x5269
      00C3D8 95               [ 1] 8368 	ld	xh, a
                           00178E  8369 	Sstm8s_tim1$TIM1_GetCapture3$1821 ==.
                                   8370 ;	../SPL/src/stm8s_tim1.c: 1971: tmpccr3l = TIM1->CCR3L;
                                   8371 ; genPointerGet
      00C3D9 C6 52 6A         [ 1] 8372 	ld	a, 0x526a
                           001791  8373 	Sstm8s_tim1$TIM1_GetCapture3$1822 ==.
                                   8374 ;	../SPL/src/stm8s_tim1.c: 1973: tmpccr3 = (uint16_t)(tmpccr3l);
                                   8375 ; genCast
                                   8376 ; genAssign
      00C3DC 97               [ 1] 8377 	ld	xl, a
      00C3DD 4F               [ 1] 8378 	clr	a
                                   8379 ; genAssign
                           001793  8380 	Sstm8s_tim1$TIM1_GetCapture3$1823 ==.
                                   8381 ;	../SPL/src/stm8s_tim1.c: 1974: tmpccr3 |= (uint16_t)((uint16_t)tmpccr3h << 8);
                                   8382 ; genCast
                                   8383 ; genAssign
      00C3DE 90 5F            [ 1] 8384 	clrw	y
                                   8385 ; genLeftShiftLiteral
      00C3E0 0F 02            [ 1] 8386 	clr	(0x02, sp)
                                   8387 ; genOr
      00C3E2 89               [ 2] 8388 	pushw	x
                           001798  8389 	Sstm8s_tim1$TIM1_GetCapture3$1824 ==.
      00C3E3 1A 01            [ 1] 8390 	or	a, (1, sp)
      00C3E5 85               [ 2] 8391 	popw	x
                           00179B  8392 	Sstm8s_tim1$TIM1_GetCapture3$1825 ==.
      00C3E6 95               [ 1] 8393 	ld	xh, a
      00C3E7 9F               [ 1] 8394 	ld	a, xl
      00C3E8 1A 02            [ 1] 8395 	or	a, (0x02, sp)
      00C3EA 97               [ 1] 8396 	ld	xl, a
                                   8397 ; genAssign
                           0017A0  8398 	Sstm8s_tim1$TIM1_GetCapture3$1826 ==.
                                   8399 ;	../SPL/src/stm8s_tim1.c: 1976: return (uint16_t)tmpccr3;
                                   8400 ; genReturn
                                   8401 ; genLabel
      00C3EB                       8402 00101$:
                           0017A0  8403 	Sstm8s_tim1$TIM1_GetCapture3$1827 ==.
                                   8404 ;	../SPL/src/stm8s_tim1.c: 1977: }
                                   8405 ; genEndFunction
      00C3EB 5B 02            [ 2] 8406 	addw	sp, #2
                           0017A2  8407 	Sstm8s_tim1$TIM1_GetCapture3$1828 ==.
                           0017A2  8408 	Sstm8s_tim1$TIM1_GetCapture3$1829 ==.
                           0017A2  8409 	XG$TIM1_GetCapture3$0$0 ==.
      00C3ED 81               [ 4] 8410 	ret
                           0017A3  8411 	Sstm8s_tim1$TIM1_GetCapture3$1830 ==.
                           0017A3  8412 	Sstm8s_tim1$TIM1_GetCapture4$1831 ==.
                                   8413 ;	../SPL/src/stm8s_tim1.c: 1984: uint16_t TIM1_GetCapture4(void)
                                   8414 ; genLabel
                                   8415 ;	-----------------------------------------
                                   8416 ;	 function TIM1_GetCapture4
                                   8417 ;	-----------------------------------------
                                   8418 ;	Register assignment might be sub-optimal.
                                   8419 ;	Stack space usage: 2 bytes.
      00C3EE                       8420 _TIM1_GetCapture4:
                           0017A3  8421 	Sstm8s_tim1$TIM1_GetCapture4$1832 ==.
      00C3EE 89               [ 2] 8422 	pushw	x
                           0017A4  8423 	Sstm8s_tim1$TIM1_GetCapture4$1833 ==.
                           0017A4  8424 	Sstm8s_tim1$TIM1_GetCapture4$1834 ==.
                                   8425 ;	../SPL/src/stm8s_tim1.c: 1990: tmpccr4h = TIM1->CCR4H;
                                   8426 ; genPointerGet
      00C3EF C6 52 6B         [ 1] 8427 	ld	a, 0x526b
      00C3F2 95               [ 1] 8428 	ld	xh, a
                           0017A8  8429 	Sstm8s_tim1$TIM1_GetCapture4$1835 ==.
                                   8430 ;	../SPL/src/stm8s_tim1.c: 1991: tmpccr4l = TIM1->CCR4L;
                                   8431 ; genPointerGet
      00C3F3 C6 52 6C         [ 1] 8432 	ld	a, 0x526c
                           0017AB  8433 	Sstm8s_tim1$TIM1_GetCapture4$1836 ==.
                                   8434 ;	../SPL/src/stm8s_tim1.c: 1993: tmpccr4 = (uint16_t)(tmpccr4l);
                                   8435 ; genCast
                                   8436 ; genAssign
      00C3F6 97               [ 1] 8437 	ld	xl, a
      00C3F7 4F               [ 1] 8438 	clr	a
                                   8439 ; genAssign
                           0017AD  8440 	Sstm8s_tim1$TIM1_GetCapture4$1837 ==.
                                   8441 ;	../SPL/src/stm8s_tim1.c: 1994: tmpccr4 |= (uint16_t)((uint16_t)tmpccr4h << 8);
                                   8442 ; genCast
                                   8443 ; genAssign
      00C3F8 90 5F            [ 1] 8444 	clrw	y
                                   8445 ; genLeftShiftLiteral
      00C3FA 0F 02            [ 1] 8446 	clr	(0x02, sp)
                                   8447 ; genOr
      00C3FC 89               [ 2] 8448 	pushw	x
                           0017B2  8449 	Sstm8s_tim1$TIM1_GetCapture4$1838 ==.
      00C3FD 1A 01            [ 1] 8450 	or	a, (1, sp)
      00C3FF 85               [ 2] 8451 	popw	x
                           0017B5  8452 	Sstm8s_tim1$TIM1_GetCapture4$1839 ==.
      00C400 95               [ 1] 8453 	ld	xh, a
      00C401 9F               [ 1] 8454 	ld	a, xl
      00C402 1A 02            [ 1] 8455 	or	a, (0x02, sp)
      00C404 97               [ 1] 8456 	ld	xl, a
                                   8457 ; genAssign
                           0017BA  8458 	Sstm8s_tim1$TIM1_GetCapture4$1840 ==.
                                   8459 ;	../SPL/src/stm8s_tim1.c: 1996: return (uint16_t)tmpccr4;
                                   8460 ; genReturn
                                   8461 ; genLabel
      00C405                       8462 00101$:
                           0017BA  8463 	Sstm8s_tim1$TIM1_GetCapture4$1841 ==.
                                   8464 ;	../SPL/src/stm8s_tim1.c: 1997: }
                                   8465 ; genEndFunction
      00C405 5B 02            [ 2] 8466 	addw	sp, #2
                           0017BC  8467 	Sstm8s_tim1$TIM1_GetCapture4$1842 ==.
                           0017BC  8468 	Sstm8s_tim1$TIM1_GetCapture4$1843 ==.
                           0017BC  8469 	XG$TIM1_GetCapture4$0$0 ==.
      00C407 81               [ 4] 8470 	ret
                           0017BD  8471 	Sstm8s_tim1$TIM1_GetCapture4$1844 ==.
                           0017BD  8472 	Sstm8s_tim1$TIM1_GetCounter$1845 ==.
                                   8473 ;	../SPL/src/stm8s_tim1.c: 2004: uint16_t TIM1_GetCounter(void)
                                   8474 ; genLabel
                                   8475 ;	-----------------------------------------
                                   8476 ;	 function TIM1_GetCounter
                                   8477 ;	-----------------------------------------
                                   8478 ;	Register assignment might be sub-optimal.
                                   8479 ;	Stack space usage: 4 bytes.
      00C408                       8480 _TIM1_GetCounter:
                           0017BD  8481 	Sstm8s_tim1$TIM1_GetCounter$1846 ==.
      00C408 52 04            [ 2] 8482 	sub	sp, #4
                           0017BF  8483 	Sstm8s_tim1$TIM1_GetCounter$1847 ==.
                           0017BF  8484 	Sstm8s_tim1$TIM1_GetCounter$1848 ==.
                                   8485 ;	../SPL/src/stm8s_tim1.c: 2008: tmpcntr = ((uint16_t)TIM1->CNTRH << 8);
                                   8486 ; genPointerGet
      00C40A C6 52 5E         [ 1] 8487 	ld	a, 0x525e
                                   8488 ; genCast
                                   8489 ; genAssign
      00C40D 5F               [ 1] 8490 	clrw	x
                                   8491 ; genLeftShiftLiteral
      00C40E 95               [ 1] 8492 	ld	xh, a
      00C40F 4F               [ 1] 8493 	clr	a
                                   8494 ; genAssign
      00C410 6B 02            [ 1] 8495 	ld	(0x02, sp), a
                           0017C7  8496 	Sstm8s_tim1$TIM1_GetCounter$1849 ==.
                                   8497 ;	../SPL/src/stm8s_tim1.c: 2011: return (uint16_t)(tmpcntr | (uint16_t)(TIM1->CNTRL));
                                   8498 ; genPointerGet
      00C412 C6 52 5F         [ 1] 8499 	ld	a, 0x525f
                                   8500 ; genCast
                                   8501 ; genAssign
      00C415 0F 03            [ 1] 8502 	clr	(0x03, sp)
                                   8503 ; genOr
      00C417 1A 02            [ 1] 8504 	or	a, (0x02, sp)
      00C419 97               [ 1] 8505 	ld	xl, a
      00C41A 9E               [ 1] 8506 	ld	a, xh
      00C41B 1A 03            [ 1] 8507 	or	a, (0x03, sp)
                                   8508 ; genReturn
      00C41D 95               [ 1] 8509 	ld	xh, a
                                   8510 ; genLabel
      00C41E                       8511 00101$:
                           0017D3  8512 	Sstm8s_tim1$TIM1_GetCounter$1850 ==.
                                   8513 ;	../SPL/src/stm8s_tim1.c: 2012: }
                                   8514 ; genEndFunction
      00C41E 5B 04            [ 2] 8515 	addw	sp, #4
                           0017D5  8516 	Sstm8s_tim1$TIM1_GetCounter$1851 ==.
                           0017D5  8517 	Sstm8s_tim1$TIM1_GetCounter$1852 ==.
                           0017D5  8518 	XG$TIM1_GetCounter$0$0 ==.
      00C420 81               [ 4] 8519 	ret
                           0017D6  8520 	Sstm8s_tim1$TIM1_GetCounter$1853 ==.
                           0017D6  8521 	Sstm8s_tim1$TIM1_GetPrescaler$1854 ==.
                                   8522 ;	../SPL/src/stm8s_tim1.c: 2019: uint16_t TIM1_GetPrescaler(void)
                                   8523 ; genLabel
                                   8524 ;	-----------------------------------------
                                   8525 ;	 function TIM1_GetPrescaler
                                   8526 ;	-----------------------------------------
                                   8527 ;	Register assignment might be sub-optimal.
                                   8528 ;	Stack space usage: 4 bytes.
      00C421                       8529 _TIM1_GetPrescaler:
                           0017D6  8530 	Sstm8s_tim1$TIM1_GetPrescaler$1855 ==.
      00C421 52 04            [ 2] 8531 	sub	sp, #4
                           0017D8  8532 	Sstm8s_tim1$TIM1_GetPrescaler$1856 ==.
                           0017D8  8533 	Sstm8s_tim1$TIM1_GetPrescaler$1857 ==.
                                   8534 ;	../SPL/src/stm8s_tim1.c: 2023: temp = ((uint16_t)TIM1->PSCRH << 8);
                                   8535 ; genPointerGet
      00C423 C6 52 60         [ 1] 8536 	ld	a, 0x5260
                                   8537 ; genCast
                                   8538 ; genAssign
      00C426 5F               [ 1] 8539 	clrw	x
                                   8540 ; genLeftShiftLiteral
      00C427 95               [ 1] 8541 	ld	xh, a
      00C428 4F               [ 1] 8542 	clr	a
                                   8543 ; genAssign
      00C429 6B 02            [ 1] 8544 	ld	(0x02, sp), a
                           0017E0  8545 	Sstm8s_tim1$TIM1_GetPrescaler$1858 ==.
                                   8546 ;	../SPL/src/stm8s_tim1.c: 2026: return (uint16_t)( temp | (uint16_t)(TIM1->PSCRL));
                                   8547 ; genPointerGet
      00C42B C6 52 61         [ 1] 8548 	ld	a, 0x5261
                                   8549 ; genCast
                                   8550 ; genAssign
      00C42E 0F 03            [ 1] 8551 	clr	(0x03, sp)
                                   8552 ; genOr
      00C430 1A 02            [ 1] 8553 	or	a, (0x02, sp)
      00C432 97               [ 1] 8554 	ld	xl, a
      00C433 9E               [ 1] 8555 	ld	a, xh
      00C434 1A 03            [ 1] 8556 	or	a, (0x03, sp)
                                   8557 ; genReturn
      00C436 95               [ 1] 8558 	ld	xh, a
                                   8559 ; genLabel
      00C437                       8560 00101$:
                           0017EC  8561 	Sstm8s_tim1$TIM1_GetPrescaler$1859 ==.
                                   8562 ;	../SPL/src/stm8s_tim1.c: 2027: }
                                   8563 ; genEndFunction
      00C437 5B 04            [ 2] 8564 	addw	sp, #4
                           0017EE  8565 	Sstm8s_tim1$TIM1_GetPrescaler$1860 ==.
                           0017EE  8566 	Sstm8s_tim1$TIM1_GetPrescaler$1861 ==.
                           0017EE  8567 	XG$TIM1_GetPrescaler$0$0 ==.
      00C439 81               [ 4] 8568 	ret
                           0017EF  8569 	Sstm8s_tim1$TIM1_GetPrescaler$1862 ==.
                           0017EF  8570 	Sstm8s_tim1$TIM1_GetFlagStatus$1863 ==.
                                   8571 ;	../SPL/src/stm8s_tim1.c: 2047: FlagStatus TIM1_GetFlagStatus(TIM1_FLAG_TypeDef TIM1_FLAG)
                                   8572 ; genLabel
                                   8573 ;	-----------------------------------------
                                   8574 ;	 function TIM1_GetFlagStatus
                                   8575 ;	-----------------------------------------
                                   8576 ;	Register assignment might be sub-optimal.
                                   8577 ;	Stack space usage: 1 bytes.
      00C43A                       8578 _TIM1_GetFlagStatus:
                           0017EF  8579 	Sstm8s_tim1$TIM1_GetFlagStatus$1864 ==.
      00C43A 88               [ 1] 8580 	push	a
                           0017F0  8581 	Sstm8s_tim1$TIM1_GetFlagStatus$1865 ==.
                           0017F0  8582 	Sstm8s_tim1$TIM1_GetFlagStatus$1866 ==.
                                   8583 ;	../SPL/src/stm8s_tim1.c: 2053: assert_param(IS_TIM1_GET_FLAG_OK(TIM1_FLAG));
                                   8584 ; genCast
                                   8585 ; genAssign
      00C43B 1E 04            [ 2] 8586 	ldw	x, (0x04, sp)
                                   8587 ; genCmpEQorNE
      00C43D A3 00 01         [ 2] 8588 	cpw	x, #0x0001
      00C440 26 03            [ 1] 8589 	jrne	00207$
      00C442 CC C4 B0         [ 2] 8590 	jp	00107$
      00C445                       8591 00207$:
                           0017FA  8592 	Sstm8s_tim1$TIM1_GetFlagStatus$1867 ==.
                                   8593 ; skipping generated iCode
                                   8594 ; genCmpEQorNE
      00C445 A3 00 02         [ 2] 8595 	cpw	x, #0x0002
      00C448 26 03            [ 1] 8596 	jrne	00210$
      00C44A CC C4 B0         [ 2] 8597 	jp	00107$
      00C44D                       8598 00210$:
                           001802  8599 	Sstm8s_tim1$TIM1_GetFlagStatus$1868 ==.
                                   8600 ; skipping generated iCode
                                   8601 ; genCmpEQorNE
      00C44D A3 00 04         [ 2] 8602 	cpw	x, #0x0004
      00C450 26 03            [ 1] 8603 	jrne	00213$
      00C452 CC C4 B0         [ 2] 8604 	jp	00107$
      00C455                       8605 00213$:
                           00180A  8606 	Sstm8s_tim1$TIM1_GetFlagStatus$1869 ==.
                                   8607 ; skipping generated iCode
                                   8608 ; genCmpEQorNE
      00C455 A3 00 08         [ 2] 8609 	cpw	x, #0x0008
      00C458 26 03            [ 1] 8610 	jrne	00216$
      00C45A CC C4 B0         [ 2] 8611 	jp	00107$
      00C45D                       8612 00216$:
                           001812  8613 	Sstm8s_tim1$TIM1_GetFlagStatus$1870 ==.
                                   8614 ; skipping generated iCode
                                   8615 ; genCmpEQorNE
      00C45D A3 00 10         [ 2] 8616 	cpw	x, #0x0010
      00C460 26 03            [ 1] 8617 	jrne	00219$
      00C462 CC C4 B0         [ 2] 8618 	jp	00107$
      00C465                       8619 00219$:
                           00181A  8620 	Sstm8s_tim1$TIM1_GetFlagStatus$1871 ==.
                                   8621 ; skipping generated iCode
                                   8622 ; genCmpEQorNE
      00C465 A3 00 20         [ 2] 8623 	cpw	x, #0x0020
      00C468 26 03            [ 1] 8624 	jrne	00222$
      00C46A CC C4 B0         [ 2] 8625 	jp	00107$
      00C46D                       8626 00222$:
                           001822  8627 	Sstm8s_tim1$TIM1_GetFlagStatus$1872 ==.
                                   8628 ; skipping generated iCode
                                   8629 ; genCmpEQorNE
      00C46D A3 00 40         [ 2] 8630 	cpw	x, #0x0040
      00C470 26 03            [ 1] 8631 	jrne	00225$
      00C472 CC C4 B0         [ 2] 8632 	jp	00107$
      00C475                       8633 00225$:
                           00182A  8634 	Sstm8s_tim1$TIM1_GetFlagStatus$1873 ==.
                                   8635 ; skipping generated iCode
                                   8636 ; genCmpEQorNE
      00C475 A3 00 80         [ 2] 8637 	cpw	x, #0x0080
      00C478 26 03            [ 1] 8638 	jrne	00228$
      00C47A CC C4 B0         [ 2] 8639 	jp	00107$
      00C47D                       8640 00228$:
                           001832  8641 	Sstm8s_tim1$TIM1_GetFlagStatus$1874 ==.
                                   8642 ; skipping generated iCode
                                   8643 ; genCmpEQorNE
      00C47D A3 02 00         [ 2] 8644 	cpw	x, #0x0200
      00C480 26 03            [ 1] 8645 	jrne	00231$
      00C482 CC C4 B0         [ 2] 8646 	jp	00107$
      00C485                       8647 00231$:
                           00183A  8648 	Sstm8s_tim1$TIM1_GetFlagStatus$1875 ==.
                                   8649 ; skipping generated iCode
                                   8650 ; genCmpEQorNE
      00C485 A3 04 00         [ 2] 8651 	cpw	x, #0x0400
      00C488 26 03            [ 1] 8652 	jrne	00234$
      00C48A CC C4 B0         [ 2] 8653 	jp	00107$
      00C48D                       8654 00234$:
                           001842  8655 	Sstm8s_tim1$TIM1_GetFlagStatus$1876 ==.
                                   8656 ; skipping generated iCode
                                   8657 ; genCmpEQorNE
      00C48D A3 08 00         [ 2] 8658 	cpw	x, #0x0800
      00C490 26 03            [ 1] 8659 	jrne	00237$
      00C492 CC C4 B0         [ 2] 8660 	jp	00107$
      00C495                       8661 00237$:
                           00184A  8662 	Sstm8s_tim1$TIM1_GetFlagStatus$1877 ==.
                                   8663 ; skipping generated iCode
                                   8664 ; genCmpEQorNE
      00C495 A3 10 00         [ 2] 8665 	cpw	x, #0x1000
      00C498 26 03            [ 1] 8666 	jrne	00240$
      00C49A CC C4 B0         [ 2] 8667 	jp	00107$
      00C49D                       8668 00240$:
                           001852  8669 	Sstm8s_tim1$TIM1_GetFlagStatus$1878 ==.
                                   8670 ; skipping generated iCode
                                   8671 ; skipping iCode since result will be rematerialized
                                   8672 ; skipping iCode since result will be rematerialized
                                   8673 ; genIPush
      00C49D 89               [ 2] 8674 	pushw	x
                           001853  8675 	Sstm8s_tim1$TIM1_GetFlagStatus$1879 ==.
      00C49E 4B 05            [ 1] 8676 	push	#0x05
                           001855  8677 	Sstm8s_tim1$TIM1_GetFlagStatus$1880 ==.
      00C4A0 4B 08            [ 1] 8678 	push	#0x08
                           001857  8679 	Sstm8s_tim1$TIM1_GetFlagStatus$1881 ==.
      00C4A2 4B 00            [ 1] 8680 	push	#0x00
                           001859  8681 	Sstm8s_tim1$TIM1_GetFlagStatus$1882 ==.
      00C4A4 4B 00            [ 1] 8682 	push	#0x00
                           00185B  8683 	Sstm8s_tim1$TIM1_GetFlagStatus$1883 ==.
                                   8684 ; genIPush
      00C4A6 4B 2C            [ 1] 8685 	push	#<(___str_0+0)
                           00185D  8686 	Sstm8s_tim1$TIM1_GetFlagStatus$1884 ==.
      00C4A8 4B 81            [ 1] 8687 	push	#((___str_0+0) >> 8)
                           00185F  8688 	Sstm8s_tim1$TIM1_GetFlagStatus$1885 ==.
                                   8689 ; genCall
      00C4AA CD 84 D7         [ 4] 8690 	call	_assert_failed
      00C4AD 5B 06            [ 2] 8691 	addw	sp, #6
                           001864  8692 	Sstm8s_tim1$TIM1_GetFlagStatus$1886 ==.
      00C4AF 85               [ 2] 8693 	popw	x
                           001865  8694 	Sstm8s_tim1$TIM1_GetFlagStatus$1887 ==.
                                   8695 ; genLabel
      00C4B0                       8696 00107$:
                           001865  8697 	Sstm8s_tim1$TIM1_GetFlagStatus$1888 ==.
                                   8698 ;	../SPL/src/stm8s_tim1.c: 2055: tim1_flag_l = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_FLAG);
                                   8699 ; genPointerGet
      00C4B0 C6 52 55         [ 1] 8700 	ld	a, 0x5255
      00C4B3 6B 01            [ 1] 8701 	ld	(0x01, sp), a
                                   8702 ; genCast
                                   8703 ; genAssign
      00C4B5 7B 05            [ 1] 8704 	ld	a, (0x05, sp)
                                   8705 ; genAnd
      00C4B7 14 01            [ 1] 8706 	and	a, (0x01, sp)
                                   8707 ; genAssign
      00C4B9 6B 01            [ 1] 8708 	ld	(0x01, sp), a
                           001870  8709 	Sstm8s_tim1$TIM1_GetFlagStatus$1889 ==.
                                   8710 ;	../SPL/src/stm8s_tim1.c: 2056: tim1_flag_h = (uint8_t)((uint16_t)TIM1_FLAG >> 8);
                                   8711 ; genRightShiftLiteral
      00C4BB 4F               [ 1] 8712 	clr	a
                                   8713 ; genCast
                                   8714 ; genAssign
                           001871  8715 	Sstm8s_tim1$TIM1_GetFlagStatus$1890 ==.
                                   8716 ;	../SPL/src/stm8s_tim1.c: 2058: if ((tim1_flag_l | (uint8_t)(TIM1->SR2 & tim1_flag_h)) != 0)
                                   8717 ; genPointerGet
      00C4BC C6 52 56         [ 1] 8718 	ld	a, 0x5256
                                   8719 ; genAnd
      00C4BF 89               [ 2] 8720 	pushw	x
                           001875  8721 	Sstm8s_tim1$TIM1_GetFlagStatus$1891 ==.
      00C4C0 14 01            [ 1] 8722 	and	a, (1, sp)
      00C4C2 85               [ 2] 8723 	popw	x
                           001878  8724 	Sstm8s_tim1$TIM1_GetFlagStatus$1892 ==.
                                   8725 ; genOr
      00C4C3 1A 01            [ 1] 8726 	or	a, (0x01, sp)
                                   8727 ; genIfx
      00C4C5 4D               [ 1] 8728 	tnz	a
      00C4C6 26 03            [ 1] 8729 	jrne	00242$
      00C4C8 CC C4 D0         [ 2] 8730 	jp	00102$
      00C4CB                       8731 00242$:
                           001880  8732 	Sstm8s_tim1$TIM1_GetFlagStatus$1893 ==.
                           001880  8733 	Sstm8s_tim1$TIM1_GetFlagStatus$1894 ==.
                                   8734 ;	../SPL/src/stm8s_tim1.c: 2060: bitstatus = SET;
                                   8735 ; genAssign
      00C4CB A6 01            [ 1] 8736 	ld	a, #0x01
                           001882  8737 	Sstm8s_tim1$TIM1_GetFlagStatus$1895 ==.
                                   8738 ; genGoto
      00C4CD CC C4 D1         [ 2] 8739 	jp	00103$
                                   8740 ; genLabel
      00C4D0                       8741 00102$:
                           001885  8742 	Sstm8s_tim1$TIM1_GetFlagStatus$1896 ==.
                           001885  8743 	Sstm8s_tim1$TIM1_GetFlagStatus$1897 ==.
                                   8744 ;	../SPL/src/stm8s_tim1.c: 2064: bitstatus = RESET;
                                   8745 ; genAssign
      00C4D0 4F               [ 1] 8746 	clr	a
                           001886  8747 	Sstm8s_tim1$TIM1_GetFlagStatus$1898 ==.
                                   8748 ; genLabel
      00C4D1                       8749 00103$:
                           001886  8750 	Sstm8s_tim1$TIM1_GetFlagStatus$1899 ==.
                                   8751 ;	../SPL/src/stm8s_tim1.c: 2066: return (FlagStatus)(bitstatus);
                                   8752 ; genReturn
                                   8753 ; genLabel
      00C4D1                       8754 00104$:
                           001886  8755 	Sstm8s_tim1$TIM1_GetFlagStatus$1900 ==.
                                   8756 ;	../SPL/src/stm8s_tim1.c: 2067: }
                                   8757 ; genEndFunction
      00C4D1 5B 01            [ 2] 8758 	addw	sp, #1
                           001888  8759 	Sstm8s_tim1$TIM1_GetFlagStatus$1901 ==.
                           001888  8760 	Sstm8s_tim1$TIM1_GetFlagStatus$1902 ==.
                           001888  8761 	XG$TIM1_GetFlagStatus$0$0 ==.
      00C4D3 81               [ 4] 8762 	ret
                           001889  8763 	Sstm8s_tim1$TIM1_GetFlagStatus$1903 ==.
                           001889  8764 	Sstm8s_tim1$TIM1_ClearFlag$1904 ==.
                                   8765 ;	../SPL/src/stm8s_tim1.c: 2087: void TIM1_ClearFlag(TIM1_FLAG_TypeDef TIM1_FLAG)
                                   8766 ; genLabel
                                   8767 ;	-----------------------------------------
                                   8768 ;	 function TIM1_ClearFlag
                                   8769 ;	-----------------------------------------
                                   8770 ;	Register assignment might be sub-optimal.
                                   8771 ;	Stack space usage: 2 bytes.
      00C4D4                       8772 _TIM1_ClearFlag:
                           001889  8773 	Sstm8s_tim1$TIM1_ClearFlag$1905 ==.
      00C4D4 89               [ 2] 8774 	pushw	x
                           00188A  8775 	Sstm8s_tim1$TIM1_ClearFlag$1906 ==.
                           00188A  8776 	Sstm8s_tim1$TIM1_ClearFlag$1907 ==.
                                   8777 ;	../SPL/src/stm8s_tim1.c: 2090: assert_param(IS_TIM1_CLEAR_FLAG_OK(TIM1_FLAG));
                                   8778 ; genCast
                                   8779 ; genAssign
      00C4D5 16 05            [ 2] 8780 	ldw	y, (0x05, sp)
      00C4D7 17 01            [ 2] 8781 	ldw	(0x01, sp), y
                                   8782 ; genAnd
      00C4D9 7B 01            [ 1] 8783 	ld	a, (0x01, sp)
      00C4DB A5 E1            [ 1] 8784 	bcp	a, #0xe1
      00C4DD 27 03            [ 1] 8785 	jreq	00113$
      00C4DF CC C4 E9         [ 2] 8786 	jp	00103$
      00C4E2                       8787 00113$:
                                   8788 ; skipping generated iCode
                                   8789 ; genIfx
      00C4E2 1E 05            [ 2] 8790 	ldw	x, (0x05, sp)
      00C4E4 27 03            [ 1] 8791 	jreq	00114$
      00C4E6 CC C4 F8         [ 2] 8792 	jp	00104$
      00C4E9                       8793 00114$:
                                   8794 ; genLabel
      00C4E9                       8795 00103$:
                                   8796 ; skipping iCode since result will be rematerialized
                                   8797 ; skipping iCode since result will be rematerialized
                                   8798 ; genIPush
      00C4E9 4B 2A            [ 1] 8799 	push	#0x2a
                           0018A0  8800 	Sstm8s_tim1$TIM1_ClearFlag$1908 ==.
      00C4EB 4B 08            [ 1] 8801 	push	#0x08
                           0018A2  8802 	Sstm8s_tim1$TIM1_ClearFlag$1909 ==.
      00C4ED 5F               [ 1] 8803 	clrw	x
      00C4EE 89               [ 2] 8804 	pushw	x
                           0018A4  8805 	Sstm8s_tim1$TIM1_ClearFlag$1910 ==.
                                   8806 ; genIPush
      00C4EF 4B 2C            [ 1] 8807 	push	#<(___str_0+0)
                           0018A6  8808 	Sstm8s_tim1$TIM1_ClearFlag$1911 ==.
      00C4F1 4B 81            [ 1] 8809 	push	#((___str_0+0) >> 8)
                           0018A8  8810 	Sstm8s_tim1$TIM1_ClearFlag$1912 ==.
                                   8811 ; genCall
      00C4F3 CD 84 D7         [ 4] 8812 	call	_assert_failed
      00C4F6 5B 06            [ 2] 8813 	addw	sp, #6
                           0018AD  8814 	Sstm8s_tim1$TIM1_ClearFlag$1913 ==.
                                   8815 ; genLabel
      00C4F8                       8816 00104$:
                           0018AD  8817 	Sstm8s_tim1$TIM1_ClearFlag$1914 ==.
                                   8818 ;	../SPL/src/stm8s_tim1.c: 2093: TIM1->SR1 = (uint8_t)(~(uint8_t)(TIM1_FLAG));
                                   8819 ; genCast
                                   8820 ; genAssign
      00C4F8 7B 06            [ 1] 8821 	ld	a, (0x06, sp)
                                   8822 ; genCpl
      00C4FA 43               [ 1] 8823 	cpl	a
                                   8824 ; genPointerSet
      00C4FB C7 52 55         [ 1] 8825 	ld	0x5255, a
                           0018B3  8826 	Sstm8s_tim1$TIM1_ClearFlag$1915 ==.
                                   8827 ;	../SPL/src/stm8s_tim1.c: 2094: TIM1->SR2 = (uint8_t)((uint8_t)(~((uint8_t)((uint16_t)TIM1_FLAG >> 8))) & 
                                   8828 ; genRightShiftLiteral
      00C4FE 7B 01            [ 1] 8829 	ld	a, (0x01, sp)
      00C500 5F               [ 1] 8830 	clrw	x
                                   8831 ; genCast
                                   8832 ; genAssign
                                   8833 ; genCpl
      00C501 43               [ 1] 8834 	cpl	a
                                   8835 ; genAnd
      00C502 A4 1E            [ 1] 8836 	and	a, #0x1e
                                   8837 ; genPointerSet
      00C504 C7 52 56         [ 1] 8838 	ld	0x5256, a
                                   8839 ; genLabel
      00C507                       8840 00101$:
                           0018BC  8841 	Sstm8s_tim1$TIM1_ClearFlag$1916 ==.
                                   8842 ;	../SPL/src/stm8s_tim1.c: 2096: }
                                   8843 ; genEndFunction
      00C507 85               [ 2] 8844 	popw	x
                           0018BD  8845 	Sstm8s_tim1$TIM1_ClearFlag$1917 ==.
                           0018BD  8846 	Sstm8s_tim1$TIM1_ClearFlag$1918 ==.
                           0018BD  8847 	XG$TIM1_ClearFlag$0$0 ==.
      00C508 81               [ 4] 8848 	ret
                           0018BE  8849 	Sstm8s_tim1$TIM1_ClearFlag$1919 ==.
                           0018BE  8850 	Sstm8s_tim1$TIM1_GetITStatus$1920 ==.
                                   8851 ;	../SPL/src/stm8s_tim1.c: 2112: ITStatus TIM1_GetITStatus(TIM1_IT_TypeDef TIM1_IT)
                                   8852 ; genLabel
                                   8853 ;	-----------------------------------------
                                   8854 ;	 function TIM1_GetITStatus
                                   8855 ;	-----------------------------------------
                                   8856 ;	Register assignment is optimal.
                                   8857 ;	Stack space usage: 1 bytes.
      00C509                       8858 _TIM1_GetITStatus:
                           0018BE  8859 	Sstm8s_tim1$TIM1_GetITStatus$1921 ==.
      00C509 88               [ 1] 8860 	push	a
                           0018BF  8861 	Sstm8s_tim1$TIM1_GetITStatus$1922 ==.
                           0018BF  8862 	Sstm8s_tim1$TIM1_GetITStatus$1923 ==.
                                   8863 ;	../SPL/src/stm8s_tim1.c: 2118: assert_param(IS_TIM1_GET_IT_OK(TIM1_IT));
                                   8864 ; genCmpEQorNE
      00C50A 7B 04            [ 1] 8865 	ld	a, (0x04, sp)
      00C50C 4A               [ 1] 8866 	dec	a
      00C50D 26 03            [ 1] 8867 	jrne	00181$
      00C50F CC C5 60         [ 2] 8868 	jp	00108$
      00C512                       8869 00181$:
                           0018C7  8870 	Sstm8s_tim1$TIM1_GetITStatus$1924 ==.
                                   8871 ; skipping generated iCode
                                   8872 ; genCmpEQorNE
      00C512 7B 04            [ 1] 8873 	ld	a, (0x04, sp)
      00C514 A1 02            [ 1] 8874 	cp	a, #0x02
      00C516 26 03            [ 1] 8875 	jrne	00184$
      00C518 CC C5 60         [ 2] 8876 	jp	00108$
      00C51B                       8877 00184$:
                           0018D0  8878 	Sstm8s_tim1$TIM1_GetITStatus$1925 ==.
                                   8879 ; skipping generated iCode
                                   8880 ; genCmpEQorNE
      00C51B 7B 04            [ 1] 8881 	ld	a, (0x04, sp)
      00C51D A1 04            [ 1] 8882 	cp	a, #0x04
      00C51F 26 03            [ 1] 8883 	jrne	00187$
      00C521 CC C5 60         [ 2] 8884 	jp	00108$
      00C524                       8885 00187$:
                           0018D9  8886 	Sstm8s_tim1$TIM1_GetITStatus$1926 ==.
                                   8887 ; skipping generated iCode
                                   8888 ; genCmpEQorNE
      00C524 7B 04            [ 1] 8889 	ld	a, (0x04, sp)
      00C526 A1 08            [ 1] 8890 	cp	a, #0x08
      00C528 26 03            [ 1] 8891 	jrne	00190$
      00C52A CC C5 60         [ 2] 8892 	jp	00108$
      00C52D                       8893 00190$:
                           0018E2  8894 	Sstm8s_tim1$TIM1_GetITStatus$1927 ==.
                                   8895 ; skipping generated iCode
                                   8896 ; genCmpEQorNE
      00C52D 7B 04            [ 1] 8897 	ld	a, (0x04, sp)
      00C52F A1 10            [ 1] 8898 	cp	a, #0x10
      00C531 26 03            [ 1] 8899 	jrne	00193$
      00C533 CC C5 60         [ 2] 8900 	jp	00108$
      00C536                       8901 00193$:
                           0018EB  8902 	Sstm8s_tim1$TIM1_GetITStatus$1928 ==.
                                   8903 ; skipping generated iCode
                                   8904 ; genCmpEQorNE
      00C536 7B 04            [ 1] 8905 	ld	a, (0x04, sp)
      00C538 A1 20            [ 1] 8906 	cp	a, #0x20
      00C53A 26 03            [ 1] 8907 	jrne	00196$
      00C53C CC C5 60         [ 2] 8908 	jp	00108$
      00C53F                       8909 00196$:
                           0018F4  8910 	Sstm8s_tim1$TIM1_GetITStatus$1929 ==.
                                   8911 ; skipping generated iCode
                                   8912 ; genCmpEQorNE
      00C53F 7B 04            [ 1] 8913 	ld	a, (0x04, sp)
      00C541 A1 40            [ 1] 8914 	cp	a, #0x40
      00C543 26 03            [ 1] 8915 	jrne	00199$
      00C545 CC C5 60         [ 2] 8916 	jp	00108$
      00C548                       8917 00199$:
                           0018FD  8918 	Sstm8s_tim1$TIM1_GetITStatus$1930 ==.
                                   8919 ; skipping generated iCode
                                   8920 ; genCmpEQorNE
      00C548 7B 04            [ 1] 8921 	ld	a, (0x04, sp)
      00C54A A1 80            [ 1] 8922 	cp	a, #0x80
      00C54C 26 03            [ 1] 8923 	jrne	00202$
      00C54E CC C5 60         [ 2] 8924 	jp	00108$
      00C551                       8925 00202$:
                           001906  8926 	Sstm8s_tim1$TIM1_GetITStatus$1931 ==.
                                   8927 ; skipping generated iCode
                                   8928 ; skipping iCode since result will be rematerialized
                                   8929 ; skipping iCode since result will be rematerialized
                                   8930 ; genIPush
      00C551 4B 46            [ 1] 8931 	push	#0x46
                           001908  8932 	Sstm8s_tim1$TIM1_GetITStatus$1932 ==.
      00C553 4B 08            [ 1] 8933 	push	#0x08
                           00190A  8934 	Sstm8s_tim1$TIM1_GetITStatus$1933 ==.
      00C555 5F               [ 1] 8935 	clrw	x
      00C556 89               [ 2] 8936 	pushw	x
                           00190C  8937 	Sstm8s_tim1$TIM1_GetITStatus$1934 ==.
                                   8938 ; genIPush
      00C557 4B 2C            [ 1] 8939 	push	#<(___str_0+0)
                           00190E  8940 	Sstm8s_tim1$TIM1_GetITStatus$1935 ==.
      00C559 4B 81            [ 1] 8941 	push	#((___str_0+0) >> 8)
                           001910  8942 	Sstm8s_tim1$TIM1_GetITStatus$1936 ==.
                                   8943 ; genCall
      00C55B CD 84 D7         [ 4] 8944 	call	_assert_failed
      00C55E 5B 06            [ 2] 8945 	addw	sp, #6
                           001915  8946 	Sstm8s_tim1$TIM1_GetITStatus$1937 ==.
                                   8947 ; genLabel
      00C560                       8948 00108$:
                           001915  8949 	Sstm8s_tim1$TIM1_GetITStatus$1938 ==.
                                   8950 ;	../SPL/src/stm8s_tim1.c: 2120: TIM1_itStatus = (uint8_t)(TIM1->SR1 & (uint8_t)TIM1_IT);
                                   8951 ; genPointerGet
      00C560 C6 52 55         [ 1] 8952 	ld	a, 0x5255
                                   8953 ; genAnd
      00C563 14 04            [ 1] 8954 	and	a, (0x04, sp)
                                   8955 ; genAssign
      00C565 6B 01            [ 1] 8956 	ld	(0x01, sp), a
                           00191C  8957 	Sstm8s_tim1$TIM1_GetITStatus$1939 ==.
                                   8958 ;	../SPL/src/stm8s_tim1.c: 2122: TIM1_itEnable = (uint8_t)(TIM1->IER & (uint8_t)TIM1_IT);
                                   8959 ; genPointerGet
      00C567 C6 52 54         [ 1] 8960 	ld	a, 0x5254
                                   8961 ; genAnd
      00C56A 14 04            [ 1] 8962 	and	a, (0x04, sp)
                                   8963 ; genAssign
                           001921  8964 	Sstm8s_tim1$TIM1_GetITStatus$1940 ==.
                                   8965 ;	../SPL/src/stm8s_tim1.c: 2124: if ((TIM1_itStatus != (uint8_t)RESET ) && (TIM1_itEnable != (uint8_t)RESET ))
                                   8966 ; genIfx
      00C56C 0D 01            [ 1] 8967 	tnz	(0x01, sp)
      00C56E 26 03            [ 1] 8968 	jrne	00204$
      00C570 CC C5 7E         [ 2] 8969 	jp	00102$
      00C573                       8970 00204$:
                                   8971 ; genIfx
      00C573 4D               [ 1] 8972 	tnz	a
      00C574 26 03            [ 1] 8973 	jrne	00205$
      00C576 CC C5 7E         [ 2] 8974 	jp	00102$
      00C579                       8975 00205$:
                           00192E  8976 	Sstm8s_tim1$TIM1_GetITStatus$1941 ==.
                           00192E  8977 	Sstm8s_tim1$TIM1_GetITStatus$1942 ==.
                                   8978 ;	../SPL/src/stm8s_tim1.c: 2126: bitstatus = SET;
                                   8979 ; genAssign
      00C579 A6 01            [ 1] 8980 	ld	a, #0x01
                           001930  8981 	Sstm8s_tim1$TIM1_GetITStatus$1943 ==.
                                   8982 ; genGoto
      00C57B CC C5 7F         [ 2] 8983 	jp	00103$
                                   8984 ; genLabel
      00C57E                       8985 00102$:
                           001933  8986 	Sstm8s_tim1$TIM1_GetITStatus$1944 ==.
                           001933  8987 	Sstm8s_tim1$TIM1_GetITStatus$1945 ==.
                                   8988 ;	../SPL/src/stm8s_tim1.c: 2130: bitstatus = RESET;
                                   8989 ; genAssign
      00C57E 4F               [ 1] 8990 	clr	a
                           001934  8991 	Sstm8s_tim1$TIM1_GetITStatus$1946 ==.
                                   8992 ; genLabel
      00C57F                       8993 00103$:
                           001934  8994 	Sstm8s_tim1$TIM1_GetITStatus$1947 ==.
                                   8995 ;	../SPL/src/stm8s_tim1.c: 2132: return (ITStatus)(bitstatus);
                                   8996 ; genReturn
                                   8997 ; genLabel
      00C57F                       8998 00105$:
                           001934  8999 	Sstm8s_tim1$TIM1_GetITStatus$1948 ==.
                                   9000 ;	../SPL/src/stm8s_tim1.c: 2133: }
                                   9001 ; genEndFunction
      00C57F 5B 01            [ 2] 9002 	addw	sp, #1
                           001936  9003 	Sstm8s_tim1$TIM1_GetITStatus$1949 ==.
                           001936  9004 	Sstm8s_tim1$TIM1_GetITStatus$1950 ==.
                           001936  9005 	XG$TIM1_GetITStatus$0$0 ==.
      00C581 81               [ 4] 9006 	ret
                           001937  9007 	Sstm8s_tim1$TIM1_GetITStatus$1951 ==.
                           001937  9008 	Sstm8s_tim1$TIM1_ClearITPendingBit$1952 ==.
                                   9009 ;	../SPL/src/stm8s_tim1.c: 2149: void TIM1_ClearITPendingBit(TIM1_IT_TypeDef TIM1_IT)
                                   9010 ; genLabel
                                   9011 ;	-----------------------------------------
                                   9012 ;	 function TIM1_ClearITPendingBit
                                   9013 ;	-----------------------------------------
                                   9014 ;	Register assignment is optimal.
                                   9015 ;	Stack space usage: 0 bytes.
      00C582                       9016 _TIM1_ClearITPendingBit:
                           001937  9017 	Sstm8s_tim1$TIM1_ClearITPendingBit$1953 ==.
                           001937  9018 	Sstm8s_tim1$TIM1_ClearITPendingBit$1954 ==.
                                   9019 ;	../SPL/src/stm8s_tim1.c: 2152: assert_param(IS_TIM1_IT_OK(TIM1_IT));
                                   9020 ; genIfx
      00C582 0D 03            [ 1] 9021 	tnz	(0x03, sp)
      00C584 27 03            [ 1] 9022 	jreq	00110$
      00C586 CC C5 98         [ 2] 9023 	jp	00104$
      00C589                       9024 00110$:
                                   9025 ; skipping iCode since result will be rematerialized
                                   9026 ; skipping iCode since result will be rematerialized
                                   9027 ; genIPush
      00C589 4B 68            [ 1] 9028 	push	#0x68
                           001940  9029 	Sstm8s_tim1$TIM1_ClearITPendingBit$1955 ==.
      00C58B 4B 08            [ 1] 9030 	push	#0x08
                           001942  9031 	Sstm8s_tim1$TIM1_ClearITPendingBit$1956 ==.
      00C58D 5F               [ 1] 9032 	clrw	x
      00C58E 89               [ 2] 9033 	pushw	x
                           001944  9034 	Sstm8s_tim1$TIM1_ClearITPendingBit$1957 ==.
                                   9035 ; genIPush
      00C58F 4B 2C            [ 1] 9036 	push	#<(___str_0+0)
                           001946  9037 	Sstm8s_tim1$TIM1_ClearITPendingBit$1958 ==.
      00C591 4B 81            [ 1] 9038 	push	#((___str_0+0) >> 8)
                           001948  9039 	Sstm8s_tim1$TIM1_ClearITPendingBit$1959 ==.
                                   9040 ; genCall
      00C593 CD 84 D7         [ 4] 9041 	call	_assert_failed
      00C596 5B 06            [ 2] 9042 	addw	sp, #6
                           00194D  9043 	Sstm8s_tim1$TIM1_ClearITPendingBit$1960 ==.
                                   9044 ; genLabel
      00C598                       9045 00104$:
                           00194D  9046 	Sstm8s_tim1$TIM1_ClearITPendingBit$1961 ==.
                                   9047 ;	../SPL/src/stm8s_tim1.c: 2155: TIM1->SR1 = (uint8_t)(~(uint8_t)TIM1_IT);
                                   9048 ; genCpl
      00C598 7B 03            [ 1] 9049 	ld	a, (0x03, sp)
      00C59A 43               [ 1] 9050 	cpl	a
                                   9051 ; genPointerSet
      00C59B C7 52 55         [ 1] 9052 	ld	0x5255, a
                                   9053 ; genLabel
      00C59E                       9054 00101$:
                           001953  9055 	Sstm8s_tim1$TIM1_ClearITPendingBit$1962 ==.
                                   9056 ;	../SPL/src/stm8s_tim1.c: 2156: }
                                   9057 ; genEndFunction
                           001953  9058 	Sstm8s_tim1$TIM1_ClearITPendingBit$1963 ==.
                           001953  9059 	XG$TIM1_ClearITPendingBit$0$0 ==.
      00C59E 81               [ 4] 9060 	ret
                           001954  9061 	Sstm8s_tim1$TIM1_ClearITPendingBit$1964 ==.
                           001954  9062 	Sstm8s_tim1$TI1_Config$1965 ==.
                                   9063 ;	../SPL/src/stm8s_tim1.c: 2174: static void TI1_Config(uint8_t TIM1_ICPolarity,
                                   9064 ; genLabel
                                   9065 ;	-----------------------------------------
                                   9066 ;	 function TI1_Config
                                   9067 ;	-----------------------------------------
                                   9068 ;	Register assignment is optimal.
                                   9069 ;	Stack space usage: 1 bytes.
      00C59F                       9070 _TI1_Config:
                           001954  9071 	Sstm8s_tim1$TI1_Config$1966 ==.
      00C59F 88               [ 1] 9072 	push	a
                           001955  9073 	Sstm8s_tim1$TI1_Config$1967 ==.
                           001955  9074 	Sstm8s_tim1$TI1_Config$1968 ==.
                                   9075 ;	../SPL/src/stm8s_tim1.c: 2179: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   9076 ; genPointerGet
      00C5A0 C6 52 5C         [ 1] 9077 	ld	a, 0x525c
                                   9078 ; genAnd
      00C5A3 A4 FE            [ 1] 9079 	and	a, #0xfe
                                   9080 ; genPointerSet
      00C5A5 C7 52 5C         [ 1] 9081 	ld	0x525c, a
                           00195D  9082 	Sstm8s_tim1$TI1_Config$1969 ==.
                                   9083 ;	../SPL/src/stm8s_tim1.c: 2182: TIM1->CCMR1 = (uint8_t)((uint8_t)(TIM1->CCMR1 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) | 
                                   9084 ; genPointerGet
      00C5A8 C6 52 58         [ 1] 9085 	ld	a, 0x5258
                                   9086 ; genAnd
      00C5AB A4 0C            [ 1] 9087 	and	a, #0x0c
      00C5AD 6B 01            [ 1] 9088 	ld	(0x01, sp), a
                           001964  9089 	Sstm8s_tim1$TI1_Config$1970 ==.
                                   9090 ;	../SPL/src/stm8s_tim1.c: 2183: (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9091 ; genCast
                                   9092 ; genAssign
      00C5AF 7B 06            [ 1] 9093 	ld	a, (0x06, sp)
                                   9094 ; genLeftShiftLiteral
      00C5B1 4E               [ 1] 9095 	swap	a
      00C5B2 A4 F0            [ 1] 9096 	and	a, #0xf0
                                   9097 ; genCast
                                   9098 ; genAssign
                                   9099 ; genOr
      00C5B4 1A 05            [ 1] 9100 	or	a, (0x05, sp)
                                   9101 ; genOr
      00C5B6 1A 01            [ 1] 9102 	or	a, (0x01, sp)
                                   9103 ; genPointerSet
      00C5B8 C7 52 58         [ 1] 9104 	ld	0x5258, a
                           001970  9105 	Sstm8s_tim1$TI1_Config$1971 ==.
                                   9106 ;	../SPL/src/stm8s_tim1.c: 2179: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1E);
                                   9107 ; genPointerGet
      00C5BB C6 52 5C         [ 1] 9108 	ld	a, 0x525c
                           001973  9109 	Sstm8s_tim1$TI1_Config$1972 ==.
                                   9110 ;	../SPL/src/stm8s_tim1.c: 2186: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9111 ; genIfx
      00C5BE 0D 04            [ 1] 9112 	tnz	(0x04, sp)
      00C5C0 26 03            [ 1] 9113 	jrne	00111$
      00C5C2 CC C5 CD         [ 2] 9114 	jp	00102$
      00C5C5                       9115 00111$:
                           00197A  9116 	Sstm8s_tim1$TI1_Config$1973 ==.
                           00197A  9117 	Sstm8s_tim1$TI1_Config$1974 ==.
                                   9118 ;	../SPL/src/stm8s_tim1.c: 2188: TIM1->CCER1 |= TIM1_CCER1_CC1P;
                                   9119 ; genOr
      00C5C5 AA 02            [ 1] 9120 	or	a, #0x02
                                   9121 ; genPointerSet
      00C5C7 C7 52 5C         [ 1] 9122 	ld	0x525c, a
                           00197F  9123 	Sstm8s_tim1$TI1_Config$1975 ==.
                                   9124 ; genGoto
      00C5CA CC C5 D2         [ 2] 9125 	jp	00103$
                                   9126 ; genLabel
      00C5CD                       9127 00102$:
                           001982  9128 	Sstm8s_tim1$TI1_Config$1976 ==.
                           001982  9129 	Sstm8s_tim1$TI1_Config$1977 ==.
                                   9130 ;	../SPL/src/stm8s_tim1.c: 2192: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC1P);
                                   9131 ; genAnd
      00C5CD A4 FD            [ 1] 9132 	and	a, #0xfd
                                   9133 ; genPointerSet
      00C5CF C7 52 5C         [ 1] 9134 	ld	0x525c, a
                           001987  9135 	Sstm8s_tim1$TI1_Config$1978 ==.
                                   9136 ; genLabel
      00C5D2                       9137 00103$:
                           001987  9138 	Sstm8s_tim1$TI1_Config$1979 ==.
                                   9139 ;	../SPL/src/stm8s_tim1.c: 2196: TIM1->CCER1 |=  TIM1_CCER1_CC1E;
                                   9140 ; genPointerGet
      00C5D2 C6 52 5C         [ 1] 9141 	ld	a, 0x525c
                                   9142 ; genOr
      00C5D5 AA 01            [ 1] 9143 	or	a, #0x01
                                   9144 ; genPointerSet
      00C5D7 C7 52 5C         [ 1] 9145 	ld	0x525c, a
                                   9146 ; genLabel
      00C5DA                       9147 00104$:
                           00198F  9148 	Sstm8s_tim1$TI1_Config$1980 ==.
                                   9149 ;	../SPL/src/stm8s_tim1.c: 2197: }
                                   9150 ; genEndFunction
      00C5DA 84               [ 1] 9151 	pop	a
                           001990  9152 	Sstm8s_tim1$TI1_Config$1981 ==.
                           001990  9153 	Sstm8s_tim1$TI1_Config$1982 ==.
                           001990  9154 	XFstm8s_tim1$TI1_Config$0$0 ==.
      00C5DB 81               [ 4] 9155 	ret
                           001991  9156 	Sstm8s_tim1$TI1_Config$1983 ==.
                           001991  9157 	Sstm8s_tim1$TI2_Config$1984 ==.
                                   9158 ;	../SPL/src/stm8s_tim1.c: 2215: static void TI2_Config(uint8_t TIM1_ICPolarity,
                                   9159 ; genLabel
                                   9160 ;	-----------------------------------------
                                   9161 ;	 function TI2_Config
                                   9162 ;	-----------------------------------------
                                   9163 ;	Register assignment is optimal.
                                   9164 ;	Stack space usage: 1 bytes.
      00C5DC                       9165 _TI2_Config:
                           001991  9166 	Sstm8s_tim1$TI2_Config$1985 ==.
      00C5DC 88               [ 1] 9167 	push	a
                           001992  9168 	Sstm8s_tim1$TI2_Config$1986 ==.
                           001992  9169 	Sstm8s_tim1$TI2_Config$1987 ==.
                                   9170 ;	../SPL/src/stm8s_tim1.c: 2220: TIM1->CCER1 &=  (uint8_t)(~TIM1_CCER1_CC2E);
                                   9171 ; genPointerGet
      00C5DD C6 52 5C         [ 1] 9172 	ld	a, 0x525c
                                   9173 ; genAnd
      00C5E0 A4 EF            [ 1] 9174 	and	a, #0xef
                                   9175 ; genPointerSet
      00C5E2 C7 52 5C         [ 1] 9176 	ld	0x525c, a
                           00199A  9177 	Sstm8s_tim1$TI2_Config$1988 ==.
                                   9178 ;	../SPL/src/stm8s_tim1.c: 2223: TIM1->CCMR2  = (uint8_t)((uint8_t)(TIM1->CCMR2 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF ))) 
                                   9179 ; genPointerGet
      00C5E5 C6 52 59         [ 1] 9180 	ld	a, 0x5259
                                   9181 ; genAnd
      00C5E8 A4 0C            [ 1] 9182 	and	a, #0x0c
      00C5EA 6B 01            [ 1] 9183 	ld	(0x01, sp), a
                           0019A1  9184 	Sstm8s_tim1$TI2_Config$1989 ==.
                                   9185 ;	../SPL/src/stm8s_tim1.c: 2224: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9186 ; genCast
                                   9187 ; genAssign
      00C5EC 7B 06            [ 1] 9188 	ld	a, (0x06, sp)
                                   9189 ; genLeftShiftLiteral
      00C5EE 4E               [ 1] 9190 	swap	a
      00C5EF A4 F0            [ 1] 9191 	and	a, #0xf0
                                   9192 ; genCast
                                   9193 ; genAssign
                                   9194 ; genOr
      00C5F1 1A 05            [ 1] 9195 	or	a, (0x05, sp)
                                   9196 ; genOr
      00C5F3 1A 01            [ 1] 9197 	or	a, (0x01, sp)
                                   9198 ; genPointerSet
      00C5F5 C7 52 59         [ 1] 9199 	ld	0x5259, a
                           0019AD  9200 	Sstm8s_tim1$TI2_Config$1990 ==.
                                   9201 ;	../SPL/src/stm8s_tim1.c: 2220: TIM1->CCER1 &=  (uint8_t)(~TIM1_CCER1_CC2E);
                                   9202 ; genPointerGet
      00C5F8 C6 52 5C         [ 1] 9203 	ld	a, 0x525c
                           0019B0  9204 	Sstm8s_tim1$TI2_Config$1991 ==.
                                   9205 ;	../SPL/src/stm8s_tim1.c: 2226: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9206 ; genIfx
      00C5FB 0D 04            [ 1] 9207 	tnz	(0x04, sp)
      00C5FD 26 03            [ 1] 9208 	jrne	00111$
      00C5FF CC C6 0A         [ 2] 9209 	jp	00102$
      00C602                       9210 00111$:
                           0019B7  9211 	Sstm8s_tim1$TI2_Config$1992 ==.
                           0019B7  9212 	Sstm8s_tim1$TI2_Config$1993 ==.
                                   9213 ;	../SPL/src/stm8s_tim1.c: 2228: TIM1->CCER1 |= TIM1_CCER1_CC2P;
                                   9214 ; genOr
      00C602 AA 20            [ 1] 9215 	or	a, #0x20
                                   9216 ; genPointerSet
      00C604 C7 52 5C         [ 1] 9217 	ld	0x525c, a
                           0019BC  9218 	Sstm8s_tim1$TI2_Config$1994 ==.
                                   9219 ; genGoto
      00C607 CC C6 0F         [ 2] 9220 	jp	00103$
                                   9221 ; genLabel
      00C60A                       9222 00102$:
                           0019BF  9223 	Sstm8s_tim1$TI2_Config$1995 ==.
                           0019BF  9224 	Sstm8s_tim1$TI2_Config$1996 ==.
                                   9225 ;	../SPL/src/stm8s_tim1.c: 2232: TIM1->CCER1 &= (uint8_t)(~TIM1_CCER1_CC2P);
                                   9226 ; genAnd
      00C60A A4 DF            [ 1] 9227 	and	a, #0xdf
                                   9228 ; genPointerSet
      00C60C C7 52 5C         [ 1] 9229 	ld	0x525c, a
                           0019C4  9230 	Sstm8s_tim1$TI2_Config$1997 ==.
                                   9231 ; genLabel
      00C60F                       9232 00103$:
                           0019C4  9233 	Sstm8s_tim1$TI2_Config$1998 ==.
                                   9234 ;	../SPL/src/stm8s_tim1.c: 2235: TIM1->CCER1 |=  TIM1_CCER1_CC2E;
                                   9235 ; genPointerGet
      00C60F C6 52 5C         [ 1] 9236 	ld	a, 0x525c
                                   9237 ; genOr
      00C612 AA 10            [ 1] 9238 	or	a, #0x10
                                   9239 ; genPointerSet
      00C614 C7 52 5C         [ 1] 9240 	ld	0x525c, a
                                   9241 ; genLabel
      00C617                       9242 00104$:
                           0019CC  9243 	Sstm8s_tim1$TI2_Config$1999 ==.
                                   9244 ;	../SPL/src/stm8s_tim1.c: 2236: }
                                   9245 ; genEndFunction
      00C617 84               [ 1] 9246 	pop	a
                           0019CD  9247 	Sstm8s_tim1$TI2_Config$2000 ==.
                           0019CD  9248 	Sstm8s_tim1$TI2_Config$2001 ==.
                           0019CD  9249 	XFstm8s_tim1$TI2_Config$0$0 ==.
      00C618 81               [ 4] 9250 	ret
                           0019CE  9251 	Sstm8s_tim1$TI2_Config$2002 ==.
                           0019CE  9252 	Sstm8s_tim1$TI3_Config$2003 ==.
                                   9253 ;	../SPL/src/stm8s_tim1.c: 2254: static void TI3_Config(uint8_t TIM1_ICPolarity,
                                   9254 ; genLabel
                                   9255 ;	-----------------------------------------
                                   9256 ;	 function TI3_Config
                                   9257 ;	-----------------------------------------
                                   9258 ;	Register assignment is optimal.
                                   9259 ;	Stack space usage: 1 bytes.
      00C619                       9260 _TI3_Config:
                           0019CE  9261 	Sstm8s_tim1$TI3_Config$2004 ==.
      00C619 88               [ 1] 9262 	push	a
                           0019CF  9263 	Sstm8s_tim1$TI3_Config$2005 ==.
                           0019CF  9264 	Sstm8s_tim1$TI3_Config$2006 ==.
                                   9265 ;	../SPL/src/stm8s_tim1.c: 2259: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC3E);
                                   9266 ; genPointerGet
      00C61A C6 52 5D         [ 1] 9267 	ld	a, 0x525d
                                   9268 ; genAnd
      00C61D A4 FE            [ 1] 9269 	and	a, #0xfe
                                   9270 ; genPointerSet
      00C61F C7 52 5D         [ 1] 9271 	ld	0x525d, a
                           0019D7  9272 	Sstm8s_tim1$TI3_Config$2007 ==.
                                   9273 ;	../SPL/src/stm8s_tim1.c: 2262: TIM1->CCMR3 = (uint8_t)((uint8_t)(TIM1->CCMR3 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF))) 
                                   9274 ; genPointerGet
      00C622 C6 52 5A         [ 1] 9275 	ld	a, 0x525a
                                   9276 ; genAnd
      00C625 A4 0C            [ 1] 9277 	and	a, #0x0c
      00C627 6B 01            [ 1] 9278 	ld	(0x01, sp), a
                           0019DE  9279 	Sstm8s_tim1$TI3_Config$2008 ==.
                                   9280 ;	../SPL/src/stm8s_tim1.c: 2263: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9281 ; genCast
                                   9282 ; genAssign
      00C629 7B 06            [ 1] 9283 	ld	a, (0x06, sp)
                                   9284 ; genLeftShiftLiteral
      00C62B 4E               [ 1] 9285 	swap	a
      00C62C A4 F0            [ 1] 9286 	and	a, #0xf0
                                   9287 ; genCast
                                   9288 ; genAssign
                                   9289 ; genOr
      00C62E 1A 05            [ 1] 9290 	or	a, (0x05, sp)
                                   9291 ; genOr
      00C630 1A 01            [ 1] 9292 	or	a, (0x01, sp)
                                   9293 ; genPointerSet
      00C632 C7 52 5A         [ 1] 9294 	ld	0x525a, a
                           0019EA  9295 	Sstm8s_tim1$TI3_Config$2009 ==.
                                   9296 ;	../SPL/src/stm8s_tim1.c: 2259: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC3E);
                                   9297 ; genPointerGet
      00C635 C6 52 5D         [ 1] 9298 	ld	a, 0x525d
                           0019ED  9299 	Sstm8s_tim1$TI3_Config$2010 ==.
                                   9300 ;	../SPL/src/stm8s_tim1.c: 2266: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9301 ; genIfx
      00C638 0D 04            [ 1] 9302 	tnz	(0x04, sp)
      00C63A 26 03            [ 1] 9303 	jrne	00111$
      00C63C CC C6 47         [ 2] 9304 	jp	00102$
      00C63F                       9305 00111$:
                           0019F4  9306 	Sstm8s_tim1$TI3_Config$2011 ==.
                           0019F4  9307 	Sstm8s_tim1$TI3_Config$2012 ==.
                                   9308 ;	../SPL/src/stm8s_tim1.c: 2268: TIM1->CCER2 |= TIM1_CCER2_CC3P;
                                   9309 ; genOr
      00C63F AA 02            [ 1] 9310 	or	a, #0x02
                                   9311 ; genPointerSet
      00C641 C7 52 5D         [ 1] 9312 	ld	0x525d, a
                           0019F9  9313 	Sstm8s_tim1$TI3_Config$2013 ==.
                                   9314 ; genGoto
      00C644 CC C6 4C         [ 2] 9315 	jp	00103$
                                   9316 ; genLabel
      00C647                       9317 00102$:
                           0019FC  9318 	Sstm8s_tim1$TI3_Config$2014 ==.
                           0019FC  9319 	Sstm8s_tim1$TI3_Config$2015 ==.
                                   9320 ;	../SPL/src/stm8s_tim1.c: 2272: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC3P);
                                   9321 ; genAnd
      00C647 A4 FD            [ 1] 9322 	and	a, #0xfd
                                   9323 ; genPointerSet
      00C649 C7 52 5D         [ 1] 9324 	ld	0x525d, a
                           001A01  9325 	Sstm8s_tim1$TI3_Config$2016 ==.
                                   9326 ; genLabel
      00C64C                       9327 00103$:
                           001A01  9328 	Sstm8s_tim1$TI3_Config$2017 ==.
                                   9329 ;	../SPL/src/stm8s_tim1.c: 2275: TIM1->CCER2 |=  TIM1_CCER2_CC3E;
                                   9330 ; genPointerGet
      00C64C C6 52 5D         [ 1] 9331 	ld	a, 0x525d
                                   9332 ; genOr
      00C64F AA 01            [ 1] 9333 	or	a, #0x01
                                   9334 ; genPointerSet
      00C651 C7 52 5D         [ 1] 9335 	ld	0x525d, a
                                   9336 ; genLabel
      00C654                       9337 00104$:
                           001A09  9338 	Sstm8s_tim1$TI3_Config$2018 ==.
                                   9339 ;	../SPL/src/stm8s_tim1.c: 2276: }
                                   9340 ; genEndFunction
      00C654 84               [ 1] 9341 	pop	a
                           001A0A  9342 	Sstm8s_tim1$TI3_Config$2019 ==.
                           001A0A  9343 	Sstm8s_tim1$TI3_Config$2020 ==.
                           001A0A  9344 	XFstm8s_tim1$TI3_Config$0$0 ==.
      00C655 81               [ 4] 9345 	ret
                           001A0B  9346 	Sstm8s_tim1$TI3_Config$2021 ==.
                           001A0B  9347 	Sstm8s_tim1$TI4_Config$2022 ==.
                                   9348 ;	../SPL/src/stm8s_tim1.c: 2294: static void TI4_Config(uint8_t TIM1_ICPolarity,
                                   9349 ; genLabel
                                   9350 ;	-----------------------------------------
                                   9351 ;	 function TI4_Config
                                   9352 ;	-----------------------------------------
                                   9353 ;	Register assignment is optimal.
                                   9354 ;	Stack space usage: 1 bytes.
      00C656                       9355 _TI4_Config:
                           001A0B  9356 	Sstm8s_tim1$TI4_Config$2023 ==.
      00C656 88               [ 1] 9357 	push	a
                           001A0C  9358 	Sstm8s_tim1$TI4_Config$2024 ==.
                           001A0C  9359 	Sstm8s_tim1$TI4_Config$2025 ==.
                                   9360 ;	../SPL/src/stm8s_tim1.c: 2299: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC4E);
                                   9361 ; genPointerGet
      00C657 C6 52 5D         [ 1] 9362 	ld	a, 0x525d
                                   9363 ; genAnd
      00C65A A4 EF            [ 1] 9364 	and	a, #0xef
                                   9365 ; genPointerSet
      00C65C C7 52 5D         [ 1] 9366 	ld	0x525d, a
                           001A14  9367 	Sstm8s_tim1$TI4_Config$2026 ==.
                                   9368 ;	../SPL/src/stm8s_tim1.c: 2302: TIM1->CCMR4 = (uint8_t)((uint8_t)(TIM1->CCMR4 & (uint8_t)(~(uint8_t)( TIM1_CCMR_CCxS | TIM1_CCMR_ICxF )))
                                   9369 ; genPointerGet
      00C65F C6 52 5B         [ 1] 9370 	ld	a, 0x525b
                                   9371 ; genAnd
      00C662 A4 0C            [ 1] 9372 	and	a, #0x0c
      00C664 6B 01            [ 1] 9373 	ld	(0x01, sp), a
                           001A1B  9374 	Sstm8s_tim1$TI4_Config$2027 ==.
                                   9375 ;	../SPL/src/stm8s_tim1.c: 2303: | (uint8_t)(( (TIM1_ICSelection)) | ((uint8_t)( TIM1_ICFilter << 4))));
                                   9376 ; genCast
                                   9377 ; genAssign
      00C666 7B 06            [ 1] 9378 	ld	a, (0x06, sp)
                                   9379 ; genLeftShiftLiteral
      00C668 4E               [ 1] 9380 	swap	a
      00C669 A4 F0            [ 1] 9381 	and	a, #0xf0
                                   9382 ; genCast
                                   9383 ; genAssign
                                   9384 ; genOr
      00C66B 1A 05            [ 1] 9385 	or	a, (0x05, sp)
                                   9386 ; genOr
      00C66D 1A 01            [ 1] 9387 	or	a, (0x01, sp)
                                   9388 ; genPointerSet
      00C66F C7 52 5B         [ 1] 9389 	ld	0x525b, a
                           001A27  9390 	Sstm8s_tim1$TI4_Config$2028 ==.
                                   9391 ;	../SPL/src/stm8s_tim1.c: 2299: TIM1->CCER2 &=  (uint8_t)(~TIM1_CCER2_CC4E);
                                   9392 ; genPointerGet
      00C672 C6 52 5D         [ 1] 9393 	ld	a, 0x525d
                           001A2A  9394 	Sstm8s_tim1$TI4_Config$2029 ==.
                                   9395 ;	../SPL/src/stm8s_tim1.c: 2306: if (TIM1_ICPolarity != TIM1_ICPOLARITY_RISING)
                                   9396 ; genIfx
      00C675 0D 04            [ 1] 9397 	tnz	(0x04, sp)
      00C677 26 03            [ 1] 9398 	jrne	00111$
      00C679 CC C6 84         [ 2] 9399 	jp	00102$
      00C67C                       9400 00111$:
                           001A31  9401 	Sstm8s_tim1$TI4_Config$2030 ==.
                           001A31  9402 	Sstm8s_tim1$TI4_Config$2031 ==.
                                   9403 ;	../SPL/src/stm8s_tim1.c: 2308: TIM1->CCER2 |= TIM1_CCER2_CC4P;
                                   9404 ; genOr
      00C67C AA 20            [ 1] 9405 	or	a, #0x20
                                   9406 ; genPointerSet
      00C67E C7 52 5D         [ 1] 9407 	ld	0x525d, a
                           001A36  9408 	Sstm8s_tim1$TI4_Config$2032 ==.
                                   9409 ; genGoto
      00C681 CC C6 89         [ 2] 9410 	jp	00103$
                                   9411 ; genLabel
      00C684                       9412 00102$:
                           001A39  9413 	Sstm8s_tim1$TI4_Config$2033 ==.
                           001A39  9414 	Sstm8s_tim1$TI4_Config$2034 ==.
                                   9415 ;	../SPL/src/stm8s_tim1.c: 2312: TIM1->CCER2 &= (uint8_t)(~TIM1_CCER2_CC4P);
                                   9416 ; genAnd
      00C684 A4 DF            [ 1] 9417 	and	a, #0xdf
                                   9418 ; genPointerSet
      00C686 C7 52 5D         [ 1] 9419 	ld	0x525d, a
                           001A3E  9420 	Sstm8s_tim1$TI4_Config$2035 ==.
                                   9421 ; genLabel
      00C689                       9422 00103$:
                           001A3E  9423 	Sstm8s_tim1$TI4_Config$2036 ==.
                                   9424 ;	../SPL/src/stm8s_tim1.c: 2316: TIM1->CCER2 |=  TIM1_CCER2_CC4E;
                                   9425 ; genPointerGet
      00C689 C6 52 5D         [ 1] 9426 	ld	a, 0x525d
                                   9427 ; genOr
      00C68C AA 10            [ 1] 9428 	or	a, #0x10
                                   9429 ; genPointerSet
      00C68E C7 52 5D         [ 1] 9430 	ld	0x525d, a
                                   9431 ; genLabel
      00C691                       9432 00104$:
                           001A46  9433 	Sstm8s_tim1$TI4_Config$2037 ==.
                                   9434 ;	../SPL/src/stm8s_tim1.c: 2317: }
                                   9435 ; genEndFunction
      00C691 84               [ 1] 9436 	pop	a
                           001A47  9437 	Sstm8s_tim1$TI4_Config$2038 ==.
                           001A47  9438 	Sstm8s_tim1$TI4_Config$2039 ==.
                           001A47  9439 	XFstm8s_tim1$TI4_Config$0$0 ==.
      00C692 81               [ 4] 9440 	ret
                           001A48  9441 	Sstm8s_tim1$TI4_Config$2040 ==.
                                   9442 	.area CODE
                                   9443 	.area CONST
                           000000  9444 Fstm8s_tim1$__str_0$0_0$0 == .
                                   9445 	.area CONST
      00812C                       9446 ___str_0:
      00812C 2E 2E 2F 53 50 4C 2F  9447 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      008143 00                    9448 	.db 0x00
                                   9449 	.area CODE
                                   9450 	.area INITIALIZER
                                   9451 	.area CABS (ABS)
                                   9452 
                                   9453 	.area .debug_line (NOLOAD)
      002BC1 00 00 13 6D           9454 	.dw	0,Ldebug_line_end-Ldebug_line_start
      002BC5                       9455 Ldebug_line_start:
      002BC5 00 02                 9456 	.dw	2
      002BC7 00 00 00 78           9457 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      002BCB 01                    9458 	.db	1
      002BCC 01                    9459 	.db	1
      002BCD FB                    9460 	.db	-5
      002BCE 0F                    9461 	.db	15
      002BCF 0A                    9462 	.db	10
      002BD0 00                    9463 	.db	0
      002BD1 01                    9464 	.db	1
      002BD2 01                    9465 	.db	1
      002BD3 01                    9466 	.db	1
      002BD4 01                    9467 	.db	1
      002BD5 00                    9468 	.db	0
      002BD6 00                    9469 	.db	0
      002BD7 00                    9470 	.db	0
      002BD8 01                    9471 	.db	1
      002BD9 43 3A 5C 50 72 6F 67  9472 	.ascii "C:\Program Files\SDCC\bin\..\include\stm8"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
             5C 73 74 6D 38
      002C01 00                    9473 	.db	0
      002C02 43 3A 5C 50 72 6F 67  9474 	.ascii "C:\Program Files\SDCC\bin\..\include"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
      002C25 00                    9475 	.db	0
      002C26 00                    9476 	.db	0
      002C27 2E 2E 2F 53 50 4C 2F  9477 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      002C3E 00                    9478 	.db	0
      002C3F 00                    9479 	.uleb128	0
      002C40 00                    9480 	.uleb128	0
      002C41 00                    9481 	.uleb128	0
      002C42 00                    9482 	.db	0
      002C43                       9483 Ldebug_line_stmt:
      002C43 00                    9484 	.db	0
      002C44 05                    9485 	.uleb128	5
      002C45 02                    9486 	.db	2
      002C46 00 00 AC 4B           9487 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$0)
      002C4A 03                    9488 	.db	3
      002C4B 39                    9489 	.sleb128	57
      002C4C 01                    9490 	.db	1
      002C4D 09                    9491 	.db	9
      002C4E 00 00                 9492 	.dw	Sstm8s_tim1$TIM1_DeInit$2-Sstm8s_tim1$TIM1_DeInit$0
      002C50 03                    9493 	.db	3
      002C51 02                    9494 	.sleb128	2
      002C52 01                    9495 	.db	1
      002C53 09                    9496 	.db	9
      002C54 00 04                 9497 	.dw	Sstm8s_tim1$TIM1_DeInit$3-Sstm8s_tim1$TIM1_DeInit$2
      002C56 03                    9498 	.db	3
      002C57 01                    9499 	.sleb128	1
      002C58 01                    9500 	.db	1
      002C59 09                    9501 	.db	9
      002C5A 00 04                 9502 	.dw	Sstm8s_tim1$TIM1_DeInit$4-Sstm8s_tim1$TIM1_DeInit$3
      002C5C 03                    9503 	.db	3
      002C5D 01                    9504 	.sleb128	1
      002C5E 01                    9505 	.db	1
      002C5F 09                    9506 	.db	9
      002C60 00 04                 9507 	.dw	Sstm8s_tim1$TIM1_DeInit$5-Sstm8s_tim1$TIM1_DeInit$4
      002C62 03                    9508 	.db	3
      002C63 01                    9509 	.sleb128	1
      002C64 01                    9510 	.db	1
      002C65 09                    9511 	.db	9
      002C66 00 04                 9512 	.dw	Sstm8s_tim1$TIM1_DeInit$6-Sstm8s_tim1$TIM1_DeInit$5
      002C68 03                    9513 	.db	3
      002C69 01                    9514 	.sleb128	1
      002C6A 01                    9515 	.db	1
      002C6B 09                    9516 	.db	9
      002C6C 00 04                 9517 	.dw	Sstm8s_tim1$TIM1_DeInit$7-Sstm8s_tim1$TIM1_DeInit$6
      002C6E 03                    9518 	.db	3
      002C6F 01                    9519 	.sleb128	1
      002C70 01                    9520 	.db	1
      002C71 09                    9521 	.db	9
      002C72 00 04                 9522 	.dw	Sstm8s_tim1$TIM1_DeInit$8-Sstm8s_tim1$TIM1_DeInit$7
      002C74 03                    9523 	.db	3
      002C75 02                    9524 	.sleb128	2
      002C76 01                    9525 	.db	1
      002C77 09                    9526 	.db	9
      002C78 00 04                 9527 	.dw	Sstm8s_tim1$TIM1_DeInit$9-Sstm8s_tim1$TIM1_DeInit$8
      002C7A 03                    9528 	.db	3
      002C7B 01                    9529 	.sleb128	1
      002C7C 01                    9530 	.db	1
      002C7D 09                    9531 	.db	9
      002C7E 00 04                 9532 	.dw	Sstm8s_tim1$TIM1_DeInit$10-Sstm8s_tim1$TIM1_DeInit$9
      002C80 03                    9533 	.db	3
      002C81 02                    9534 	.sleb128	2
      002C82 01                    9535 	.db	1
      002C83 09                    9536 	.db	9
      002C84 00 04                 9537 	.dw	Sstm8s_tim1$TIM1_DeInit$11-Sstm8s_tim1$TIM1_DeInit$10
      002C86 03                    9538 	.db	3
      002C87 01                    9539 	.sleb128	1
      002C88 01                    9540 	.db	1
      002C89 09                    9541 	.db	9
      002C8A 00 04                 9542 	.dw	Sstm8s_tim1$TIM1_DeInit$12-Sstm8s_tim1$TIM1_DeInit$11
      002C8C 03                    9543 	.db	3
      002C8D 01                    9544 	.sleb128	1
      002C8E 01                    9545 	.db	1
      002C8F 09                    9546 	.db	9
      002C90 00 04                 9547 	.dw	Sstm8s_tim1$TIM1_DeInit$13-Sstm8s_tim1$TIM1_DeInit$12
      002C92 03                    9548 	.db	3
      002C93 01                    9549 	.sleb128	1
      002C94 01                    9550 	.db	1
      002C95 09                    9551 	.db	9
      002C96 00 04                 9552 	.dw	Sstm8s_tim1$TIM1_DeInit$14-Sstm8s_tim1$TIM1_DeInit$13
      002C98 03                    9553 	.db	3
      002C99 02                    9554 	.sleb128	2
      002C9A 01                    9555 	.db	1
      002C9B 09                    9556 	.db	9
      002C9C 00 04                 9557 	.dw	Sstm8s_tim1$TIM1_DeInit$15-Sstm8s_tim1$TIM1_DeInit$14
      002C9E 03                    9558 	.db	3
      002C9F 01                    9559 	.sleb128	1
      002CA0 01                    9560 	.db	1
      002CA1 09                    9561 	.db	9
      002CA2 00 04                 9562 	.dw	Sstm8s_tim1$TIM1_DeInit$16-Sstm8s_tim1$TIM1_DeInit$15
      002CA4 03                    9563 	.db	3
      002CA5 01                    9564 	.sleb128	1
      002CA6 01                    9565 	.db	1
      002CA7 09                    9566 	.db	9
      002CA8 00 04                 9567 	.dw	Sstm8s_tim1$TIM1_DeInit$17-Sstm8s_tim1$TIM1_DeInit$16
      002CAA 03                    9568 	.db	3
      002CAB 01                    9569 	.sleb128	1
      002CAC 01                    9570 	.db	1
      002CAD 09                    9571 	.db	9
      002CAE 00 04                 9572 	.dw	Sstm8s_tim1$TIM1_DeInit$18-Sstm8s_tim1$TIM1_DeInit$17
      002CB0 03                    9573 	.db	3
      002CB1 01                    9574 	.sleb128	1
      002CB2 01                    9575 	.db	1
      002CB3 09                    9576 	.db	9
      002CB4 00 04                 9577 	.dw	Sstm8s_tim1$TIM1_DeInit$19-Sstm8s_tim1$TIM1_DeInit$18
      002CB6 03                    9578 	.db	3
      002CB7 01                    9579 	.sleb128	1
      002CB8 01                    9580 	.db	1
      002CB9 09                    9581 	.db	9
      002CBA 00 04                 9582 	.dw	Sstm8s_tim1$TIM1_DeInit$20-Sstm8s_tim1$TIM1_DeInit$19
      002CBC 03                    9583 	.db	3
      002CBD 01                    9584 	.sleb128	1
      002CBE 01                    9585 	.db	1
      002CBF 09                    9586 	.db	9
      002CC0 00 04                 9587 	.dw	Sstm8s_tim1$TIM1_DeInit$21-Sstm8s_tim1$TIM1_DeInit$20
      002CC2 03                    9588 	.db	3
      002CC3 01                    9589 	.sleb128	1
      002CC4 01                    9590 	.db	1
      002CC5 09                    9591 	.db	9
      002CC6 00 04                 9592 	.dw	Sstm8s_tim1$TIM1_DeInit$22-Sstm8s_tim1$TIM1_DeInit$21
      002CC8 03                    9593 	.db	3
      002CC9 01                    9594 	.sleb128	1
      002CCA 01                    9595 	.db	1
      002CCB 09                    9596 	.db	9
      002CCC 00 04                 9597 	.dw	Sstm8s_tim1$TIM1_DeInit$23-Sstm8s_tim1$TIM1_DeInit$22
      002CCE 03                    9598 	.db	3
      002CCF 01                    9599 	.sleb128	1
      002CD0 01                    9600 	.db	1
      002CD1 09                    9601 	.db	9
      002CD2 00 04                 9602 	.dw	Sstm8s_tim1$TIM1_DeInit$24-Sstm8s_tim1$TIM1_DeInit$23
      002CD4 03                    9603 	.db	3
      002CD5 01                    9604 	.sleb128	1
      002CD6 01                    9605 	.db	1
      002CD7 09                    9606 	.db	9
      002CD8 00 04                 9607 	.dw	Sstm8s_tim1$TIM1_DeInit$25-Sstm8s_tim1$TIM1_DeInit$24
      002CDA 03                    9608 	.db	3
      002CDB 01                    9609 	.sleb128	1
      002CDC 01                    9610 	.db	1
      002CDD 09                    9611 	.db	9
      002CDE 00 04                 9612 	.dw	Sstm8s_tim1$TIM1_DeInit$26-Sstm8s_tim1$TIM1_DeInit$25
      002CE0 03                    9613 	.db	3
      002CE1 01                    9614 	.sleb128	1
      002CE2 01                    9615 	.db	1
      002CE3 09                    9616 	.db	9
      002CE4 00 04                 9617 	.dw	Sstm8s_tim1$TIM1_DeInit$27-Sstm8s_tim1$TIM1_DeInit$26
      002CE6 03                    9618 	.db	3
      002CE7 01                    9619 	.sleb128	1
      002CE8 01                    9620 	.db	1
      002CE9 09                    9621 	.db	9
      002CEA 00 04                 9622 	.dw	Sstm8s_tim1$TIM1_DeInit$28-Sstm8s_tim1$TIM1_DeInit$27
      002CEC 03                    9623 	.db	3
      002CED 01                    9624 	.sleb128	1
      002CEE 01                    9625 	.db	1
      002CEF 09                    9626 	.db	9
      002CF0 00 04                 9627 	.dw	Sstm8s_tim1$TIM1_DeInit$29-Sstm8s_tim1$TIM1_DeInit$28
      002CF2 03                    9628 	.db	3
      002CF3 01                    9629 	.sleb128	1
      002CF4 01                    9630 	.db	1
      002CF5 09                    9631 	.db	9
      002CF6 00 04                 9632 	.dw	Sstm8s_tim1$TIM1_DeInit$30-Sstm8s_tim1$TIM1_DeInit$29
      002CF8 03                    9633 	.db	3
      002CF9 01                    9634 	.sleb128	1
      002CFA 01                    9635 	.db	1
      002CFB 09                    9636 	.db	9
      002CFC 00 04                 9637 	.dw	Sstm8s_tim1$TIM1_DeInit$31-Sstm8s_tim1$TIM1_DeInit$30
      002CFE 03                    9638 	.db	3
      002CFF 01                    9639 	.sleb128	1
      002D00 01                    9640 	.db	1
      002D01 09                    9641 	.db	9
      002D02 00 04                 9642 	.dw	Sstm8s_tim1$TIM1_DeInit$32-Sstm8s_tim1$TIM1_DeInit$31
      002D04 03                    9643 	.db	3
      002D05 01                    9644 	.sleb128	1
      002D06 01                    9645 	.db	1
      002D07 09                    9646 	.db	9
      002D08 00 04                 9647 	.dw	Sstm8s_tim1$TIM1_DeInit$33-Sstm8s_tim1$TIM1_DeInit$32
      002D0A 03                    9648 	.db	3
      002D0B 01                    9649 	.sleb128	1
      002D0C 01                    9650 	.db	1
      002D0D 09                    9651 	.db	9
      002D0E 00 04                 9652 	.dw	Sstm8s_tim1$TIM1_DeInit$34-Sstm8s_tim1$TIM1_DeInit$33
      002D10 03                    9653 	.db	3
      002D11 01                    9654 	.sleb128	1
      002D12 01                    9655 	.db	1
      002D13 09                    9656 	.db	9
      002D14 00 04                 9657 	.dw	Sstm8s_tim1$TIM1_DeInit$35-Sstm8s_tim1$TIM1_DeInit$34
      002D16 03                    9658 	.db	3
      002D17 01                    9659 	.sleb128	1
      002D18 01                    9660 	.db	1
      002D19 09                    9661 	.db	9
      002D1A 00 04                 9662 	.dw	Sstm8s_tim1$TIM1_DeInit$36-Sstm8s_tim1$TIM1_DeInit$35
      002D1C 03                    9663 	.db	3
      002D1D 01                    9664 	.sleb128	1
      002D1E 01                    9665 	.db	1
      002D1F 09                    9666 	.db	9
      002D20 00 04                 9667 	.dw	Sstm8s_tim1$TIM1_DeInit$37-Sstm8s_tim1$TIM1_DeInit$36
      002D22 03                    9668 	.db	3
      002D23 01                    9669 	.sleb128	1
      002D24 01                    9670 	.db	1
      002D25 09                    9671 	.db	9
      002D26 00 04                 9672 	.dw	Sstm8s_tim1$TIM1_DeInit$38-Sstm8s_tim1$TIM1_DeInit$37
      002D28 03                    9673 	.db	3
      002D29 01                    9674 	.sleb128	1
      002D2A 01                    9675 	.db	1
      002D2B 09                    9676 	.db	9
      002D2C 00 04                 9677 	.dw	Sstm8s_tim1$TIM1_DeInit$39-Sstm8s_tim1$TIM1_DeInit$38
      002D2E 03                    9678 	.db	3
      002D2F 01                    9679 	.sleb128	1
      002D30 01                    9680 	.db	1
      002D31 09                    9681 	.db	9
      002D32 00 04                 9682 	.dw	Sstm8s_tim1$TIM1_DeInit$40-Sstm8s_tim1$TIM1_DeInit$39
      002D34 03                    9683 	.db	3
      002D35 01                    9684 	.sleb128	1
      002D36 01                    9685 	.db	1
      002D37 09                    9686 	.db	9
      002D38 00 01                 9687 	.dw	1+Sstm8s_tim1$TIM1_DeInit$41-Sstm8s_tim1$TIM1_DeInit$40
      002D3A 00                    9688 	.db	0
      002D3B 01                    9689 	.uleb128	1
      002D3C 01                    9690 	.db	1
      002D3D 00                    9691 	.db	0
      002D3E 05                    9692 	.uleb128	5
      002D3F 02                    9693 	.db	2
      002D40 00 00 AC E4           9694 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$43)
      002D44 03                    9695 	.db	3
      002D45 EE 00                 9696 	.sleb128	110
      002D47 01                    9697 	.db	1
      002D48 09                    9698 	.db	9
      002D49 00 00                 9699 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$45-Sstm8s_tim1$TIM1_TimeBaseInit$43
      002D4B 03                    9700 	.db	3
      002D4C 06                    9701 	.sleb128	6
      002D4D 01                    9702 	.db	1
      002D4E 09                    9703 	.db	9
      002D4F 00 3A                 9704 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$56-Sstm8s_tim1$TIM1_TimeBaseInit$45
      002D51 03                    9705 	.db	3
      002D52 03                    9706 	.sleb128	3
      002D53 01                    9707 	.db	1
      002D54 09                    9708 	.db	9
      002D55 00 06                 9709 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$57-Sstm8s_tim1$TIM1_TimeBaseInit$56
      002D57 03                    9710 	.db	3
      002D58 01                    9711 	.sleb128	1
      002D59 01                    9712 	.db	1
      002D5A 09                    9713 	.db	9
      002D5B 00 05                 9714 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$58-Sstm8s_tim1$TIM1_TimeBaseInit$57
      002D5D 03                    9715 	.db	3
      002D5E 03                    9716 	.sleb128	3
      002D5F 01                    9717 	.db	1
      002D60 09                    9718 	.db	9
      002D61 00 06                 9719 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$59-Sstm8s_tim1$TIM1_TimeBaseInit$58
      002D63 03                    9720 	.db	3
      002D64 01                    9721 	.sleb128	1
      002D65 01                    9722 	.db	1
      002D66 09                    9723 	.db	9
      002D67 00 05                 9724 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$60-Sstm8s_tim1$TIM1_TimeBaseInit$59
      002D69 03                    9725 	.db	3
      002D6A 03                    9726 	.sleb128	3
      002D6B 01                    9727 	.db	1
      002D6C 09                    9728 	.db	9
      002D6D 00 05                 9729 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$61-Sstm8s_tim1$TIM1_TimeBaseInit$60
      002D6F 03                    9730 	.db	3
      002D70 01                    9731 	.sleb128	1
      002D71 01                    9732 	.db	1
      002D72 09                    9733 	.db	9
      002D73 00 05                 9734 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$62-Sstm8s_tim1$TIM1_TimeBaseInit$61
      002D75 03                    9735 	.db	3
      002D76 03                    9736 	.sleb128	3
      002D77 01                    9737 	.db	1
      002D78 09                    9738 	.db	9
      002D79 00 06                 9739 	.dw	Sstm8s_tim1$TIM1_TimeBaseInit$63-Sstm8s_tim1$TIM1_TimeBaseInit$62
      002D7B 03                    9740 	.db	3
      002D7C 01                    9741 	.sleb128	1
      002D7D 01                    9742 	.db	1
      002D7E 09                    9743 	.db	9
      002D7F 00 01                 9744 	.dw	1+Sstm8s_tim1$TIM1_TimeBaseInit$64-Sstm8s_tim1$TIM1_TimeBaseInit$63
      002D81 00                    9745 	.db	0
      002D82 01                    9746 	.uleb128	1
      002D83 01                    9747 	.db	1
      002D84 00                    9748 	.db	0
      002D85 05                    9749 	.uleb128	5
      002D86 02                    9750 	.db	2
      002D87 00 00 AD 45           9751 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$66)
      002D8B 03                    9752 	.db	3
      002D8C 99 01                 9753 	.sleb128	153
      002D8E 01                    9754 	.db	1
      002D8F 09                    9755 	.db	9
      002D90 00 02                 9756 	.dw	Sstm8s_tim1$TIM1_OC1Init$69-Sstm8s_tim1$TIM1_OC1Init$66
      002D92 03                    9757 	.db	3
      002D93 0A                    9758 	.sleb128	10
      002D94 01                    9759 	.db	1
      002D95 09                    9760 	.db	9
      002D96 00 43                 9761 	.dw	Sstm8s_tim1$TIM1_OC1Init$81-Sstm8s_tim1$TIM1_OC1Init$69
      002D98 03                    9762 	.db	3
      002D99 01                    9763 	.sleb128	1
      002D9A 01                    9764 	.db	1
      002D9B 09                    9765 	.db	9
      002D9C 00 1F                 9766 	.dw	Sstm8s_tim1$TIM1_OC1Init$89-Sstm8s_tim1$TIM1_OC1Init$81
      002D9E 03                    9767 	.db	3
      002D9F 01                    9768 	.sleb128	1
      002DA0 01                    9769 	.db	1
      002DA1 09                    9770 	.db	9
      002DA2 00 1F                 9771 	.dw	Sstm8s_tim1$TIM1_OC1Init$97-Sstm8s_tim1$TIM1_OC1Init$89
      002DA4 03                    9772 	.db	3
      002DA5 01                    9773 	.sleb128	1
      002DA6 01                    9774 	.db	1
      002DA7 09                    9775 	.db	9
      002DA8 00 1F                 9776 	.dw	Sstm8s_tim1$TIM1_OC1Init$105-Sstm8s_tim1$TIM1_OC1Init$97
      002DAA 03                    9777 	.db	3
      002DAB 01                    9778 	.sleb128	1
      002DAC 01                    9779 	.db	1
      002DAD 09                    9780 	.db	9
      002DAE 00 1F                 9781 	.dw	Sstm8s_tim1$TIM1_OC1Init$113-Sstm8s_tim1$TIM1_OC1Init$105
      002DB0 03                    9782 	.db	3
      002DB1 01                    9783 	.sleb128	1
      002DB2 01                    9784 	.db	1
      002DB3 09                    9785 	.db	9
      002DB4 00 1F                 9786 	.dw	Sstm8s_tim1$TIM1_OC1Init$121-Sstm8s_tim1$TIM1_OC1Init$113
      002DB6 03                    9787 	.db	3
      002DB7 01                    9788 	.sleb128	1
      002DB8 01                    9789 	.db	1
      002DB9 09                    9790 	.db	9
      002DBA 00 1F                 9791 	.dw	Sstm8s_tim1$TIM1_OC1Init$129-Sstm8s_tim1$TIM1_OC1Init$121
      002DBC 03                    9792 	.db	3
      002DBD 04                    9793 	.sleb128	4
      002DBE 01                    9794 	.db	1
      002DBF 09                    9795 	.db	9
      002DC0 00 08                 9796 	.dw	Sstm8s_tim1$TIM1_OC1Init$130-Sstm8s_tim1$TIM1_OC1Init$129
      002DC2 03                    9797 	.db	3
      002DC3 04                    9798 	.sleb128	4
      002DC4 01                    9799 	.db	1
      002DC5 09                    9800 	.db	9
      002DC6 00 0B                 9801 	.dw	Sstm8s_tim1$TIM1_OC1Init$131-Sstm8s_tim1$TIM1_OC1Init$130
      002DC8 03                    9802 	.db	3
      002DC9 01                    9803 	.sleb128	1
      002DCA 01                    9804 	.db	1
      002DCB 09                    9805 	.db	9
      002DCC 00 08                 9806 	.dw	Sstm8s_tim1$TIM1_OC1Init$132-Sstm8s_tim1$TIM1_OC1Init$131
      002DCE 03                    9807 	.db	3
      002DCF 01                    9808 	.sleb128	1
      002DD0 01                    9809 	.db	1
      002DD1 09                    9810 	.db	9
      002DD2 00 06                 9811 	.dw	Sstm8s_tim1$TIM1_OC1Init$133-Sstm8s_tim1$TIM1_OC1Init$132
      002DD4 03                    9812 	.db	3
      002DD5 01                    9813 	.sleb128	1
      002DD6 01                    9814 	.db	1
      002DD7 09                    9815 	.db	9
      002DD8 00 0D                 9816 	.dw	Sstm8s_tim1$TIM1_OC1Init$134-Sstm8s_tim1$TIM1_OC1Init$133
      002DDA 03                    9817 	.db	3
      002DDB 03                    9818 	.sleb128	3
      002DDC 01                    9819 	.db	1
      002DDD 09                    9820 	.db	9
      002DDE 00 05                 9821 	.dw	Sstm8s_tim1$TIM1_OC1Init$135-Sstm8s_tim1$TIM1_OC1Init$134
      002DE0 03                    9822 	.db	3
      002DE1 01                    9823 	.sleb128	1
      002DE2 01                    9824 	.db	1
      002DE3 09                    9825 	.db	9
      002DE4 00 05                 9826 	.dw	Sstm8s_tim1$TIM1_OC1Init$136-Sstm8s_tim1$TIM1_OC1Init$135
      002DE6 03                    9827 	.db	3
      002DE7 03                    9828 	.sleb128	3
      002DE8 01                    9829 	.db	1
      002DE9 09                    9830 	.db	9
      002DEA 00 08                 9831 	.dw	Sstm8s_tim1$TIM1_OC1Init$137-Sstm8s_tim1$TIM1_OC1Init$136
      002DEC 03                    9832 	.db	3
      002DED 02                    9833 	.sleb128	2
      002DEE 01                    9834 	.db	1
      002DEF 09                    9835 	.db	9
      002DF0 00 0B                 9836 	.dw	Sstm8s_tim1$TIM1_OC1Init$138-Sstm8s_tim1$TIM1_OC1Init$137
      002DF2 03                    9837 	.db	3
      002DF3 01                    9838 	.sleb128	1
      002DF4 01                    9839 	.db	1
      002DF5 09                    9840 	.db	9
      002DF6 00 0B                 9841 	.dw	Sstm8s_tim1$TIM1_OC1Init$139-Sstm8s_tim1$TIM1_OC1Init$138
      002DF8 03                    9842 	.db	3
      002DF9 03                    9843 	.sleb128	3
      002DFA 01                    9844 	.db	1
      002DFB 09                    9845 	.db	9
      002DFC 00 06                 9846 	.dw	Sstm8s_tim1$TIM1_OC1Init$140-Sstm8s_tim1$TIM1_OC1Init$139
      002DFE 03                    9847 	.db	3
      002DFF 01                    9848 	.sleb128	1
      002E00 01                    9849 	.db	1
      002E01 09                    9850 	.db	9
      002E02 00 05                 9851 	.dw	Sstm8s_tim1$TIM1_OC1Init$141-Sstm8s_tim1$TIM1_OC1Init$140
      002E04 03                    9852 	.db	3
      002E05 01                    9853 	.sleb128	1
      002E06 01                    9854 	.db	1
      002E07 09                    9855 	.db	9
      002E08 00 03                 9856 	.dw	1+Sstm8s_tim1$TIM1_OC1Init$143-Sstm8s_tim1$TIM1_OC1Init$141
      002E0A 00                    9857 	.db	0
      002E0B 01                    9858 	.uleb128	1
      002E0C 01                    9859 	.db	1
      002E0D 00                    9860 	.db	0
      002E0E 05                    9861 	.uleb128	5
      002E0F 02                    9862 	.db	2
      002E10 00 00 AE A8           9863 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$145)
      002E14 03                    9864 	.db	3
      002E15 D8 01                 9865 	.sleb128	216
      002E17 01                    9866 	.db	1
      002E18 09                    9867 	.db	9
      002E19 00 02                 9868 	.dw	Sstm8s_tim1$TIM1_OC2Init$148-Sstm8s_tim1$TIM1_OC2Init$145
      002E1B 03                    9869 	.db	3
      002E1C 0A                    9870 	.sleb128	10
      002E1D 01                    9871 	.db	1
      002E1E 09                    9872 	.db	9
      002E1F 00 43                 9873 	.dw	Sstm8s_tim1$TIM1_OC2Init$160-Sstm8s_tim1$TIM1_OC2Init$148
      002E21 03                    9874 	.db	3
      002E22 01                    9875 	.sleb128	1
      002E23 01                    9876 	.db	1
      002E24 09                    9877 	.db	9
      002E25 00 1F                 9878 	.dw	Sstm8s_tim1$TIM1_OC2Init$168-Sstm8s_tim1$TIM1_OC2Init$160
      002E27 03                    9879 	.db	3
      002E28 01                    9880 	.sleb128	1
      002E29 01                    9881 	.db	1
      002E2A 09                    9882 	.db	9
      002E2B 00 1F                 9883 	.dw	Sstm8s_tim1$TIM1_OC2Init$176-Sstm8s_tim1$TIM1_OC2Init$168
      002E2D 03                    9884 	.db	3
      002E2E 01                    9885 	.sleb128	1
      002E2F 01                    9886 	.db	1
      002E30 09                    9887 	.db	9
      002E31 00 1F                 9888 	.dw	Sstm8s_tim1$TIM1_OC2Init$184-Sstm8s_tim1$TIM1_OC2Init$176
      002E33 03                    9889 	.db	3
      002E34 01                    9890 	.sleb128	1
      002E35 01                    9891 	.db	1
      002E36 09                    9892 	.db	9
      002E37 00 1F                 9893 	.dw	Sstm8s_tim1$TIM1_OC2Init$192-Sstm8s_tim1$TIM1_OC2Init$184
      002E39 03                    9894 	.db	3
      002E3A 01                    9895 	.sleb128	1
      002E3B 01                    9896 	.db	1
      002E3C 09                    9897 	.db	9
      002E3D 00 1F                 9898 	.dw	Sstm8s_tim1$TIM1_OC2Init$200-Sstm8s_tim1$TIM1_OC2Init$192
      002E3F 03                    9899 	.db	3
      002E40 01                    9900 	.sleb128	1
      002E41 01                    9901 	.db	1
      002E42 09                    9902 	.db	9
      002E43 00 1F                 9903 	.dw	Sstm8s_tim1$TIM1_OC2Init$208-Sstm8s_tim1$TIM1_OC2Init$200
      002E45 03                    9904 	.db	3
      002E46 04                    9905 	.sleb128	4
      002E47 01                    9906 	.db	1
      002E48 09                    9907 	.db	9
      002E49 00 08                 9908 	.dw	Sstm8s_tim1$TIM1_OC2Init$209-Sstm8s_tim1$TIM1_OC2Init$208
      002E4B 03                    9909 	.db	3
      002E4C 05                    9910 	.sleb128	5
      002E4D 01                    9911 	.db	1
      002E4E 09                    9912 	.db	9
      002E4F 00 0B                 9913 	.dw	Sstm8s_tim1$TIM1_OC2Init$210-Sstm8s_tim1$TIM1_OC2Init$209
      002E51 03                    9914 	.db	3
      002E52 01                    9915 	.sleb128	1
      002E53 01                    9916 	.db	1
      002E54 09                    9917 	.db	9
      002E55 00 08                 9918 	.dw	Sstm8s_tim1$TIM1_OC2Init$211-Sstm8s_tim1$TIM1_OC2Init$210
      002E57 03                    9919 	.db	3
      002E58 01                    9920 	.sleb128	1
      002E59 01                    9921 	.db	1
      002E5A 09                    9922 	.db	9
      002E5B 00 06                 9923 	.dw	Sstm8s_tim1$TIM1_OC2Init$212-Sstm8s_tim1$TIM1_OC2Init$211
      002E5D 03                    9924 	.db	3
      002E5E 01                    9925 	.sleb128	1
      002E5F 01                    9926 	.db	1
      002E60 09                    9927 	.db	9
      002E61 00 0D                 9928 	.dw	Sstm8s_tim1$TIM1_OC2Init$213-Sstm8s_tim1$TIM1_OC2Init$212
      002E63 03                    9929 	.db	3
      002E64 03                    9930 	.sleb128	3
      002E65 01                    9931 	.db	1
      002E66 09                    9932 	.db	9
      002E67 00 05                 9933 	.dw	Sstm8s_tim1$TIM1_OC2Init$214-Sstm8s_tim1$TIM1_OC2Init$213
      002E69 03                    9934 	.db	3
      002E6A 01                    9935 	.sleb128	1
      002E6B 01                    9936 	.db	1
      002E6C 09                    9937 	.db	9
      002E6D 00 05                 9938 	.dw	Sstm8s_tim1$TIM1_OC2Init$215-Sstm8s_tim1$TIM1_OC2Init$214
      002E6F 03                    9939 	.db	3
      002E70 03                    9940 	.sleb128	3
      002E71 01                    9941 	.db	1
      002E72 09                    9942 	.db	9
      002E73 00 08                 9943 	.dw	Sstm8s_tim1$TIM1_OC2Init$216-Sstm8s_tim1$TIM1_OC2Init$215
      002E75 03                    9944 	.db	3
      002E76 02                    9945 	.sleb128	2
      002E77 01                    9946 	.db	1
      002E78 09                    9947 	.db	9
      002E79 00 0B                 9948 	.dw	Sstm8s_tim1$TIM1_OC2Init$217-Sstm8s_tim1$TIM1_OC2Init$216
      002E7B 03                    9949 	.db	3
      002E7C 01                    9950 	.sleb128	1
      002E7D 01                    9951 	.db	1
      002E7E 09                    9952 	.db	9
      002E7F 00 0B                 9953 	.dw	Sstm8s_tim1$TIM1_OC2Init$218-Sstm8s_tim1$TIM1_OC2Init$217
      002E81 03                    9954 	.db	3
      002E82 03                    9955 	.sleb128	3
      002E83 01                    9956 	.db	1
      002E84 09                    9957 	.db	9
      002E85 00 06                 9958 	.dw	Sstm8s_tim1$TIM1_OC2Init$219-Sstm8s_tim1$TIM1_OC2Init$218
      002E87 03                    9959 	.db	3
      002E88 01                    9960 	.sleb128	1
      002E89 01                    9961 	.db	1
      002E8A 09                    9962 	.db	9
      002E8B 00 05                 9963 	.dw	Sstm8s_tim1$TIM1_OC2Init$220-Sstm8s_tim1$TIM1_OC2Init$219
      002E8D 03                    9964 	.db	3
      002E8E 01                    9965 	.sleb128	1
      002E8F 01                    9966 	.db	1
      002E90 09                    9967 	.db	9
      002E91 00 03                 9968 	.dw	1+Sstm8s_tim1$TIM1_OC2Init$222-Sstm8s_tim1$TIM1_OC2Init$220
      002E93 00                    9969 	.db	0
      002E94 01                    9970 	.uleb128	1
      002E95 01                    9971 	.db	1
      002E96 00                    9972 	.db	0
      002E97 05                    9973 	.uleb128	5
      002E98 02                    9974 	.db	2
      002E99 00 00 B0 0B           9975 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$224)
      002E9D 03                    9976 	.db	3
      002E9E 98 02                 9977 	.sleb128	280
      002EA0 01                    9978 	.db	1
      002EA1 09                    9979 	.db	9
      002EA2 00 02                 9980 	.dw	Sstm8s_tim1$TIM1_OC3Init$227-Sstm8s_tim1$TIM1_OC3Init$224
      002EA4 03                    9981 	.db	3
      002EA5 0A                    9982 	.sleb128	10
      002EA6 01                    9983 	.db	1
      002EA7 09                    9984 	.db	9
      002EA8 00 43                 9985 	.dw	Sstm8s_tim1$TIM1_OC3Init$239-Sstm8s_tim1$TIM1_OC3Init$227
      002EAA 03                    9986 	.db	3
      002EAB 01                    9987 	.sleb128	1
      002EAC 01                    9988 	.db	1
      002EAD 09                    9989 	.db	9
      002EAE 00 1F                 9990 	.dw	Sstm8s_tim1$TIM1_OC3Init$247-Sstm8s_tim1$TIM1_OC3Init$239
      002EB0 03                    9991 	.db	3
      002EB1 01                    9992 	.sleb128	1
      002EB2 01                    9993 	.db	1
      002EB3 09                    9994 	.db	9
      002EB4 00 1F                 9995 	.dw	Sstm8s_tim1$TIM1_OC3Init$255-Sstm8s_tim1$TIM1_OC3Init$247
      002EB6 03                    9996 	.db	3
      002EB7 01                    9997 	.sleb128	1
      002EB8 01                    9998 	.db	1
      002EB9 09                    9999 	.db	9
      002EBA 00 1F                10000 	.dw	Sstm8s_tim1$TIM1_OC3Init$263-Sstm8s_tim1$TIM1_OC3Init$255
      002EBC 03                   10001 	.db	3
      002EBD 01                   10002 	.sleb128	1
      002EBE 01                   10003 	.db	1
      002EBF 09                   10004 	.db	9
      002EC0 00 1F                10005 	.dw	Sstm8s_tim1$TIM1_OC3Init$271-Sstm8s_tim1$TIM1_OC3Init$263
      002EC2 03                   10006 	.db	3
      002EC3 01                   10007 	.sleb128	1
      002EC4 01                   10008 	.db	1
      002EC5 09                   10009 	.db	9
      002EC6 00 1F                10010 	.dw	Sstm8s_tim1$TIM1_OC3Init$279-Sstm8s_tim1$TIM1_OC3Init$271
      002EC8 03                   10011 	.db	3
      002EC9 01                   10012 	.sleb128	1
      002ECA 01                   10013 	.db	1
      002ECB 09                   10014 	.db	9
      002ECC 00 1F                10015 	.dw	Sstm8s_tim1$TIM1_OC3Init$287-Sstm8s_tim1$TIM1_OC3Init$279
      002ECE 03                   10016 	.db	3
      002ECF 04                   10017 	.sleb128	4
      002ED0 01                   10018 	.db	1
      002ED1 09                   10019 	.db	9
      002ED2 00 08                10020 	.dw	Sstm8s_tim1$TIM1_OC3Init$288-Sstm8s_tim1$TIM1_OC3Init$287
      002ED4 03                   10021 	.db	3
      002ED5 04                   10022 	.sleb128	4
      002ED6 01                   10023 	.db	1
      002ED7 09                   10024 	.db	9
      002ED8 00 0B                10025 	.dw	Sstm8s_tim1$TIM1_OC3Init$289-Sstm8s_tim1$TIM1_OC3Init$288
      002EDA 03                   10026 	.db	3
      002EDB 01                   10027 	.sleb128	1
      002EDC 01                   10028 	.db	1
      002EDD 09                   10029 	.db	9
      002EDE 00 08                10030 	.dw	Sstm8s_tim1$TIM1_OC3Init$290-Sstm8s_tim1$TIM1_OC3Init$289
      002EE0 03                   10031 	.db	3
      002EE1 01                   10032 	.sleb128	1
      002EE2 01                   10033 	.db	1
      002EE3 09                   10034 	.db	9
      002EE4 00 06                10035 	.dw	Sstm8s_tim1$TIM1_OC3Init$291-Sstm8s_tim1$TIM1_OC3Init$290
      002EE6 03                   10036 	.db	3
      002EE7 01                   10037 	.sleb128	1
      002EE8 01                   10038 	.db	1
      002EE9 09                   10039 	.db	9
      002EEA 00 0D                10040 	.dw	Sstm8s_tim1$TIM1_OC3Init$292-Sstm8s_tim1$TIM1_OC3Init$291
      002EEC 03                   10041 	.db	3
      002EED 03                   10042 	.sleb128	3
      002EEE 01                   10043 	.db	1
      002EEF 09                   10044 	.db	9
      002EF0 00 05                10045 	.dw	Sstm8s_tim1$TIM1_OC3Init$293-Sstm8s_tim1$TIM1_OC3Init$292
      002EF2 03                   10046 	.db	3
      002EF3 01                   10047 	.sleb128	1
      002EF4 01                   10048 	.db	1
      002EF5 09                   10049 	.db	9
      002EF6 00 05                10050 	.dw	Sstm8s_tim1$TIM1_OC3Init$294-Sstm8s_tim1$TIM1_OC3Init$293
      002EF8 03                   10051 	.db	3
      002EF9 03                   10052 	.sleb128	3
      002EFA 01                   10053 	.db	1
      002EFB 09                   10054 	.db	9
      002EFC 00 08                10055 	.dw	Sstm8s_tim1$TIM1_OC3Init$295-Sstm8s_tim1$TIM1_OC3Init$294
      002EFE 03                   10056 	.db	3
      002EFF 02                   10057 	.sleb128	2
      002F00 01                   10058 	.db	1
      002F01 09                   10059 	.db	9
      002F02 00 0B                10060 	.dw	Sstm8s_tim1$TIM1_OC3Init$296-Sstm8s_tim1$TIM1_OC3Init$295
      002F04 03                   10061 	.db	3
      002F05 01                   10062 	.sleb128	1
      002F06 01                   10063 	.db	1
      002F07 09                   10064 	.db	9
      002F08 00 0B                10065 	.dw	Sstm8s_tim1$TIM1_OC3Init$297-Sstm8s_tim1$TIM1_OC3Init$296
      002F0A 03                   10066 	.db	3
      002F0B 03                   10067 	.sleb128	3
      002F0C 01                   10068 	.db	1
      002F0D 09                   10069 	.db	9
      002F0E 00 06                10070 	.dw	Sstm8s_tim1$TIM1_OC3Init$298-Sstm8s_tim1$TIM1_OC3Init$297
      002F10 03                   10071 	.db	3
      002F11 01                   10072 	.sleb128	1
      002F12 01                   10073 	.db	1
      002F13 09                   10074 	.db	9
      002F14 00 05                10075 	.dw	Sstm8s_tim1$TIM1_OC3Init$299-Sstm8s_tim1$TIM1_OC3Init$298
      002F16 03                   10076 	.db	3
      002F17 01                   10077 	.sleb128	1
      002F18 01                   10078 	.db	1
      002F19 09                   10079 	.db	9
      002F1A 00 03                10080 	.dw	1+Sstm8s_tim1$TIM1_OC3Init$301-Sstm8s_tim1$TIM1_OC3Init$299
      002F1C 00                   10081 	.db	0
      002F1D 01                   10082 	.uleb128	1
      002F1E 01                   10083 	.db	1
      002F1F 00                   10084 	.db	0
      002F20 05                   10085 	.uleb128	5
      002F21 02                   10086 	.db	2
      002F22 00 00 B1 6E          10087 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$303)
      002F26 03                   10088 	.db	3
      002F27 D1 02                10089 	.sleb128	337
      002F29 01                   10090 	.db	1
      002F2A 09                   10091 	.db	9
      002F2B 00 01                10092 	.dw	Sstm8s_tim1$TIM1_OC4Init$306-Sstm8s_tim1$TIM1_OC4Init$303
      002F2D 03                   10093 	.db	3
      002F2E 07                   10094 	.sleb128	7
      002F2F 01                   10095 	.db	1
      002F30 09                   10096 	.db	9
      002F31 00 43                10097 	.dw	Sstm8s_tim1$TIM1_OC4Init$318-Sstm8s_tim1$TIM1_OC4Init$306
      002F33 03                   10098 	.db	3
      002F34 01                   10099 	.sleb128	1
      002F35 01                   10100 	.db	1
      002F36 09                   10101 	.db	9
      002F37 00 1F                10102 	.dw	Sstm8s_tim1$TIM1_OC4Init$326-Sstm8s_tim1$TIM1_OC4Init$318
      002F39 03                   10103 	.db	3
      002F3A 01                   10104 	.sleb128	1
      002F3B 01                   10105 	.db	1
      002F3C 09                   10106 	.db	9
      002F3D 00 1F                10107 	.dw	Sstm8s_tim1$TIM1_OC4Init$334-Sstm8s_tim1$TIM1_OC4Init$326
      002F3F 03                   10108 	.db	3
      002F40 01                   10109 	.sleb128	1
      002F41 01                   10110 	.db	1
      002F42 09                   10111 	.db	9
      002F43 00 1F                10112 	.dw	Sstm8s_tim1$TIM1_OC4Init$342-Sstm8s_tim1$TIM1_OC4Init$334
      002F45 03                   10113 	.db	3
      002F46 03                   10114 	.sleb128	3
      002F47 01                   10115 	.db	1
      002F48 09                   10116 	.db	9
      002F49 00 08                10117 	.dw	Sstm8s_tim1$TIM1_OC4Init$343-Sstm8s_tim1$TIM1_OC4Init$342
      002F4B 03                   10118 	.db	3
      002F4C 02                   10119 	.sleb128	2
      002F4D 01                   10120 	.db	1
      002F4E 09                   10121 	.db	9
      002F4F 00 0B                10122 	.dw	Sstm8s_tim1$TIM1_OC4Init$344-Sstm8s_tim1$TIM1_OC4Init$343
      002F51 03                   10123 	.db	3
      002F52 01                   10124 	.sleb128	1
      002F53 01                   10125 	.db	1
      002F54 09                   10126 	.db	9
      002F55 00 0B                10127 	.dw	Sstm8s_tim1$TIM1_OC4Init$345-Sstm8s_tim1$TIM1_OC4Init$344
      002F57 03                   10128 	.db	3
      002F58 03                   10129 	.sleb128	3
      002F59 01                   10130 	.db	1
      002F5A 09                   10131 	.db	9
      002F5B 00 0A                10132 	.dw	Sstm8s_tim1$TIM1_OC4Init$346-Sstm8s_tim1$TIM1_OC4Init$345
      002F5D 03                   10133 	.db	3
      002F5E 06                   10134 	.sleb128	6
      002F5F 01                   10135 	.db	1
      002F60 09                   10136 	.db	9
      002F61 00 03                10137 	.dw	Sstm8s_tim1$TIM1_OC4Init$347-Sstm8s_tim1$TIM1_OC4Init$346
      002F63 03                   10138 	.db	3
      002F64 7E                   10139 	.sleb128	-2
      002F65 01                   10140 	.db	1
      002F66 09                   10141 	.db	9
      002F67 00 07                10142 	.dw	Sstm8s_tim1$TIM1_OC4Init$349-Sstm8s_tim1$TIM1_OC4Init$347
      002F69 03                   10143 	.db	3
      002F6A 02                   10144 	.sleb128	2
      002F6B 01                   10145 	.db	1
      002F6C 09                   10146 	.db	9
      002F6D 00 08                10147 	.dw	Sstm8s_tim1$TIM1_OC4Init$352-Sstm8s_tim1$TIM1_OC4Init$349
      002F6F 03                   10148 	.db	3
      002F70 04                   10149 	.sleb128	4
      002F71 01                   10150 	.db	1
      002F72 09                   10151 	.db	9
      002F73 00 05                10152 	.dw	Sstm8s_tim1$TIM1_OC4Init$354-Sstm8s_tim1$TIM1_OC4Init$352
      002F75 03                   10153 	.db	3
      002F76 04                   10154 	.sleb128	4
      002F77 01                   10155 	.db	1
      002F78 09                   10156 	.db	9
      002F79 00 06                10157 	.dw	Sstm8s_tim1$TIM1_OC4Init$355-Sstm8s_tim1$TIM1_OC4Init$354
      002F7B 03                   10158 	.db	3
      002F7C 01                   10159 	.sleb128	1
      002F7D 01                   10160 	.db	1
      002F7E 09                   10161 	.db	9
      002F7F 00 05                10162 	.dw	Sstm8s_tim1$TIM1_OC4Init$356-Sstm8s_tim1$TIM1_OC4Init$355
      002F81 03                   10163 	.db	3
      002F82 01                   10164 	.sleb128	1
      002F83 01                   10165 	.db	1
      002F84 09                   10166 	.db	9
      002F85 00 02                10167 	.dw	1+Sstm8s_tim1$TIM1_OC4Init$358-Sstm8s_tim1$TIM1_OC4Init$356
      002F87 00                   10168 	.db	0
      002F88 01                   10169 	.uleb128	1
      002F89 01                   10170 	.db	1
      002F8A 00                   10171 	.db	0
      002F8B 05                   10172 	.uleb128	5
      002F8C 02                   10173 	.db	2
      002F8D 00 00 B2 5B          10174 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$360)
      002F91 03                   10175 	.db	3
      002F92 83 03                10176 	.sleb128	387
      002F94 01                   10177 	.db	1
      002F95 09                   10178 	.db	9
      002F96 00 01                10179 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$363-Sstm8s_tim1$TIM1_BDTRConfig$360
      002F98 03                   10180 	.db	3
      002F99 08                   10181 	.sleb128	8
      002F9A 01                   10182 	.db	1
      002F9B 09                   10183 	.db	9
      002F9C 00 1F                10184 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$371-Sstm8s_tim1$TIM1_BDTRConfig$363
      002F9E 03                   10185 	.db	3
      002F9F 01                   10186 	.sleb128	1
      002FA0 01                   10187 	.db	1
      002FA1 09                   10188 	.db	9
      002FA2 00 30                10189 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$381-Sstm8s_tim1$TIM1_BDTRConfig$371
      002FA4 03                   10190 	.db	3
      002FA5 01                   10191 	.sleb128	1
      002FA6 01                   10192 	.db	1
      002FA7 09                   10193 	.db	9
      002FA8 00 1F                10194 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$389-Sstm8s_tim1$TIM1_BDTRConfig$381
      002FAA 03                   10195 	.db	3
      002FAB 01                   10196 	.sleb128	1
      002FAC 01                   10197 	.db	1
      002FAD 09                   10198 	.db	9
      002FAE 00 1F                10199 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$397-Sstm8s_tim1$TIM1_BDTRConfig$389
      002FB0 03                   10200 	.db	3
      002FB1 01                   10201 	.sleb128	1
      002FB2 01                   10202 	.db	1
      002FB3 09                   10203 	.db	9
      002FB4 00 1F                10204 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$405-Sstm8s_tim1$TIM1_BDTRConfig$397
      002FB6 03                   10205 	.db	3
      002FB7 02                   10206 	.sleb128	2
      002FB8 01                   10207 	.db	1
      002FB9 09                   10208 	.db	9
      002FBA 00 06                10209 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$406-Sstm8s_tim1$TIM1_BDTRConfig$405
      002FBC 03                   10210 	.db	3
      002FBD 04                   10211 	.sleb128	4
      002FBE 01                   10212 	.db	1
      002FBF 09                   10213 	.db	9
      002FC0 00 06                10214 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$407-Sstm8s_tim1$TIM1_BDTRConfig$406
      002FC2 03                   10215 	.db	3
      002FC3 01                   10216 	.sleb128	1
      002FC4 01                   10217 	.db	1
      002FC5 09                   10218 	.db	9
      002FC6 00 04                10219 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$408-Sstm8s_tim1$TIM1_BDTRConfig$407
      002FC8 03                   10220 	.db	3
      002FC9 01                   10221 	.sleb128	1
      002FCA 01                   10222 	.db	1
      002FCB 09                   10223 	.db	9
      002FCC 00 07                10224 	.dw	Sstm8s_tim1$TIM1_BDTRConfig$409-Sstm8s_tim1$TIM1_BDTRConfig$408
      002FCE 03                   10225 	.db	3
      002FCF 01                   10226 	.sleb128	1
      002FD0 01                   10227 	.db	1
      002FD1 09                   10228 	.db	9
      002FD2 00 02                10229 	.dw	1+Sstm8s_tim1$TIM1_BDTRConfig$411-Sstm8s_tim1$TIM1_BDTRConfig$409
      002FD4 00                   10230 	.db	0
      002FD5 01                   10231 	.uleb128	1
      002FD6 01                   10232 	.db	1
      002FD7 00                   10233 	.db	0
      002FD8 05                   10234 	.uleb128	5
      002FD9 02                   10235 	.db	2
      002FDA 00 00 B3 21          10236 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$413)
      002FDE 03                   10237 	.db	3
      002FDF A6 03                10238 	.sleb128	422
      002FE1 01                   10239 	.db	1
      002FE2 09                   10240 	.db	9
      002FE3 00 01                10241 	.dw	Sstm8s_tim1$TIM1_ICInit$416-Sstm8s_tim1$TIM1_ICInit$413
      002FE5 03                   10242 	.db	3
      002FE6 07                   10243 	.sleb128	7
      002FE7 01                   10244 	.db	1
      002FE8 09                   10245 	.db	9
      002FE9 00 4A                10246 	.dw	Sstm8s_tim1$TIM1_ICInit$426-Sstm8s_tim1$TIM1_ICInit$416
      002FEB 03                   10247 	.db	3
      002FEC 01                   10248 	.sleb128	1
      002FED 01                   10249 	.db	1
      002FEE 09                   10250 	.db	9
      002FEF 00 1E                10251 	.dw	Sstm8s_tim1$TIM1_ICInit$434-Sstm8s_tim1$TIM1_ICInit$426
      002FF1 03                   10252 	.db	3
      002FF2 01                   10253 	.sleb128	1
      002FF3 01                   10254 	.db	1
      002FF4 09                   10255 	.db	9
      002FF5 00 29                10256 	.dw	Sstm8s_tim1$TIM1_ICInit$444-Sstm8s_tim1$TIM1_ICInit$434
      002FF7 03                   10257 	.db	3
      002FF8 01                   10258 	.sleb128	1
      002FF9 01                   10259 	.db	1
      002FFA 09                   10260 	.db	9
      002FFB 00 31                10261 	.dw	Sstm8s_tim1$TIM1_ICInit$454-Sstm8s_tim1$TIM1_ICInit$444
      002FFD 03                   10262 	.db	3
      002FFE 01                   10263 	.sleb128	1
      002FFF 01                   10264 	.db	1
      003000 09                   10265 	.db	9
      003001 00 18                10266 	.dw	Sstm8s_tim1$TIM1_ICInit$461-Sstm8s_tim1$TIM1_ICInit$454
      003003 03                   10267 	.db	3
      003004 02                   10268 	.sleb128	2
      003005 01                   10269 	.db	1
      003006 09                   10270 	.db	9
      003007 00 07                10271 	.dw	Sstm8s_tim1$TIM1_ICInit$463-Sstm8s_tim1$TIM1_ICInit$461
      003009 03                   10272 	.db	3
      00300A 03                   10273 	.sleb128	3
      00300B 01                   10274 	.db	1
      00300C 09                   10275 	.db	9
      00300D 00 0E                10276 	.dw	Sstm8s_tim1$TIM1_ICInit$468-Sstm8s_tim1$TIM1_ICInit$463
      00300F 03                   10277 	.db	3
      003010 04                   10278 	.sleb128	4
      003011 01                   10279 	.db	1
      003012 09                   10280 	.db	9
      003013 00 0A                10281 	.dw	Sstm8s_tim1$TIM1_ICInit$472-Sstm8s_tim1$TIM1_ICInit$468
      003015 03                   10282 	.db	3
      003016 02                   10283 	.sleb128	2
      003017 01                   10284 	.db	1
      003018 09                   10285 	.db	9
      003019 00 08                10286 	.dw	Sstm8s_tim1$TIM1_ICInit$474-Sstm8s_tim1$TIM1_ICInit$472
      00301B 03                   10287 	.db	3
      00301C 03                   10288 	.sleb128	3
      00301D 01                   10289 	.db	1
      00301E 09                   10290 	.db	9
      00301F 00 0E                10291 	.dw	Sstm8s_tim1$TIM1_ICInit$479-Sstm8s_tim1$TIM1_ICInit$474
      003021 03                   10292 	.db	3
      003022 04                   10293 	.sleb128	4
      003023 01                   10294 	.db	1
      003024 09                   10295 	.db	9
      003025 00 0A                10296 	.dw	Sstm8s_tim1$TIM1_ICInit$483-Sstm8s_tim1$TIM1_ICInit$479
      003027 03                   10297 	.db	3
      003028 02                   10298 	.sleb128	2
      003029 01                   10299 	.db	1
      00302A 09                   10300 	.db	9
      00302B 00 08                10301 	.dw	Sstm8s_tim1$TIM1_ICInit$485-Sstm8s_tim1$TIM1_ICInit$483
      00302D 03                   10302 	.db	3
      00302E 03                   10303 	.sleb128	3
      00302F 01                   10304 	.db	1
      003030 09                   10305 	.db	9
      003031 00 0E                10306 	.dw	Sstm8s_tim1$TIM1_ICInit$490-Sstm8s_tim1$TIM1_ICInit$485
      003033 03                   10307 	.db	3
      003034 04                   10308 	.sleb128	4
      003035 01                   10309 	.db	1
      003036 09                   10310 	.db	9
      003037 00 0A                10311 	.dw	Sstm8s_tim1$TIM1_ICInit$495-Sstm8s_tim1$TIM1_ICInit$490
      003039 03                   10312 	.db	3
      00303A 05                   10313 	.sleb128	5
      00303B 01                   10314 	.db	1
      00303C 09                   10315 	.db	9
      00303D 00 0E                10316 	.dw	Sstm8s_tim1$TIM1_ICInit$500-Sstm8s_tim1$TIM1_ICInit$495
      00303F 03                   10317 	.db	3
      003040 04                   10318 	.sleb128	4
      003041 01                   10319 	.db	1
      003042 09                   10320 	.db	9
      003043 00 07                10321 	.dw	Sstm8s_tim1$TIM1_ICInit$504-Sstm8s_tim1$TIM1_ICInit$500
      003045 03                   10322 	.db	3
      003046 02                   10323 	.sleb128	2
      003047 01                   10324 	.db	1
      003048 09                   10325 	.db	9
      003049 00 02                10326 	.dw	1+Sstm8s_tim1$TIM1_ICInit$506-Sstm8s_tim1$TIM1_ICInit$504
      00304B 00                   10327 	.db	0
      00304C 01                   10328 	.uleb128	1
      00304D 01                   10329 	.db	1
      00304E 00                   10330 	.db	0
      00304F 05                   10331 	.uleb128	5
      003050 02                   10332 	.db	2
      003051 00 00 B4 72          10333 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$508)
      003055 03                   10334 	.db	3
      003056 E7 03                10335 	.sleb128	487
      003058 01                   10336 	.db	1
      003059 09                   10337 	.db	9
      00305A 00 01                10338 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$511-Sstm8s_tim1$TIM1_PWMIConfig$508
      00305C 03                   10339 	.db	3
      00305D 0A                   10340 	.sleb128	10
      00305E 01                   10341 	.db	1
      00305F 09                   10342 	.db	9
      003060 00 1E                10343 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$519-Sstm8s_tim1$TIM1_PWMIConfig$511
      003062 03                   10344 	.db	3
      003063 01                   10345 	.sleb128	1
      003064 01                   10346 	.db	1
      003065 09                   10347 	.db	9
      003066 00 2B                10348 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$527-Sstm8s_tim1$TIM1_PWMIConfig$519
      003068 03                   10349 	.db	3
      003069 01                   10350 	.sleb128	1
      00306A 01                   10351 	.db	1
      00306B 09                   10352 	.db	9
      00306C 00 36                10353 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$537-Sstm8s_tim1$TIM1_PWMIConfig$527
      00306E 03                   10354 	.db	3
      00306F 01                   10355 	.sleb128	1
      003070 01                   10356 	.db	1
      003071 09                   10357 	.db	9
      003072 00 31                10358 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$547-Sstm8s_tim1$TIM1_PWMIConfig$537
      003074 03                   10359 	.db	3
      003075 03                   10360 	.sleb128	3
      003076 01                   10361 	.db	1
      003077 09                   10362 	.db	9
      003078 00 07                10363 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$549-Sstm8s_tim1$TIM1_PWMIConfig$547
      00307A 03                   10364 	.db	3
      00307B 02                   10365 	.sleb128	2
      00307C 01                   10366 	.db	1
      00307D 09                   10367 	.db	9
      00307E 00 07                10368 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$552-Sstm8s_tim1$TIM1_PWMIConfig$549
      003080 03                   10369 	.db	3
      003081 04                   10370 	.sleb128	4
      003082 01                   10371 	.db	1
      003083 09                   10372 	.db	9
      003084 00 02                10373 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$554-Sstm8s_tim1$TIM1_PWMIConfig$552
      003086 03                   10374 	.db	3
      003087 04                   10375 	.sleb128	4
      003088 01                   10376 	.db	1
      003089 09                   10377 	.db	9
      00308A 00 08                10378 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$556-Sstm8s_tim1$TIM1_PWMIConfig$554
      00308C 03                   10379 	.db	3
      00308D 02                   10380 	.sleb128	2
      00308E 01                   10381 	.db	1
      00308F 09                   10382 	.db	9
      003090 00 07                10383 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$559-Sstm8s_tim1$TIM1_PWMIConfig$556
      003092 03                   10384 	.db	3
      003093 04                   10385 	.sleb128	4
      003094 01                   10386 	.db	1
      003095 09                   10387 	.db	9
      003096 00 04                10388 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$561-Sstm8s_tim1$TIM1_PWMIConfig$559
      003098 03                   10389 	.db	3
      003099 03                   10390 	.sleb128	3
      00309A 01                   10391 	.db	1
      00309B 09                   10392 	.db	9
      00309C 00 07                10393 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$563-Sstm8s_tim1$TIM1_PWMIConfig$561
      00309E 03                   10394 	.db	3
      00309F 03                   10395 	.sleb128	3
      0030A0 01                   10396 	.db	1
      0030A1 09                   10397 	.db	9
      0030A2 00 0E                10398 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$568-Sstm8s_tim1$TIM1_PWMIConfig$563
      0030A4 03                   10399 	.db	3
      0030A5 04                   10400 	.sleb128	4
      0030A6 01                   10401 	.db	1
      0030A7 09                   10402 	.db	9
      0030A8 00 07                10403 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$571-Sstm8s_tim1$TIM1_PWMIConfig$568
      0030AA 03                   10404 	.db	3
      0030AB 03                   10405 	.sleb128	3
      0030AC 01                   10406 	.db	1
      0030AD 09                   10407 	.db	9
      0030AE 00 0E                10408 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$576-Sstm8s_tim1$TIM1_PWMIConfig$571
      0030B0 03                   10409 	.db	3
      0030B1 03                   10410 	.sleb128	3
      0030B2 01                   10411 	.db	1
      0030B3 09                   10412 	.db	9
      0030B4 00 0A                10413 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$581-Sstm8s_tim1$TIM1_PWMIConfig$576
      0030B6 03                   10414 	.db	3
      0030B7 05                   10415 	.sleb128	5
      0030B8 01                   10416 	.db	1
      0030B9 09                   10417 	.db	9
      0030BA 00 0E                10418 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$586-Sstm8s_tim1$TIM1_PWMIConfig$581
      0030BC 03                   10419 	.db	3
      0030BD 04                   10420 	.sleb128	4
      0030BE 01                   10421 	.db	1
      0030BF 09                   10422 	.db	9
      0030C0 00 07                10423 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$589-Sstm8s_tim1$TIM1_PWMIConfig$586
      0030C2 03                   10424 	.db	3
      0030C3 03                   10425 	.sleb128	3
      0030C4 01                   10426 	.db	1
      0030C5 09                   10427 	.db	9
      0030C6 00 0E                10428 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$594-Sstm8s_tim1$TIM1_PWMIConfig$589
      0030C8 03                   10429 	.db	3
      0030C9 03                   10430 	.sleb128	3
      0030CA 01                   10431 	.db	1
      0030CB 09                   10432 	.db	9
      0030CC 00 07                10433 	.dw	Sstm8s_tim1$TIM1_PWMIConfig$598-Sstm8s_tim1$TIM1_PWMIConfig$594
      0030CE 03                   10434 	.db	3
      0030CF 02                   10435 	.sleb128	2
      0030D0 01                   10436 	.db	1
      0030D1 09                   10437 	.db	9
      0030D2 00 02                10438 	.dw	1+Sstm8s_tim1$TIM1_PWMIConfig$600-Sstm8s_tim1$TIM1_PWMIConfig$598
      0030D4 00                   10439 	.db	0
      0030D5 01                   10440 	.uleb128	1
      0030D6 01                   10441 	.db	1
      0030D7 00                   10442 	.db	0
      0030D8 05                   10443 	.uleb128	5
      0030D9 02                   10444 	.db	2
      0030DA 00 00 B5 A6          10445 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$602)
      0030DE 03                   10446 	.db	3
      0030DF B0 04                10447 	.sleb128	560
      0030E1 01                   10448 	.db	1
      0030E2 09                   10449 	.db	9
      0030E3 00 00                10450 	.dw	Sstm8s_tim1$TIM1_Cmd$604-Sstm8s_tim1$TIM1_Cmd$602
      0030E5 03                   10451 	.db	3
      0030E6 03                   10452 	.sleb128	3
      0030E7 01                   10453 	.db	1
      0030E8 09                   10454 	.db	9
      0030E9 00 1E                10455 	.dw	Sstm8s_tim1$TIM1_Cmd$612-Sstm8s_tim1$TIM1_Cmd$604
      0030EB 03                   10456 	.db	3
      0030EC 05                   10457 	.sleb128	5
      0030ED 01                   10458 	.db	1
      0030EE 09                   10459 	.db	9
      0030EF 00 03                10460 	.dw	Sstm8s_tim1$TIM1_Cmd$613-Sstm8s_tim1$TIM1_Cmd$612
      0030F1 03                   10461 	.db	3
      0030F2 7E                   10462 	.sleb128	-2
      0030F3 01                   10463 	.db	1
      0030F4 09                   10464 	.db	9
      0030F5 00 07                10465 	.dw	Sstm8s_tim1$TIM1_Cmd$615-Sstm8s_tim1$TIM1_Cmd$613
      0030F7 03                   10466 	.db	3
      0030F8 02                   10467 	.sleb128	2
      0030F9 01                   10468 	.db	1
      0030FA 09                   10469 	.db	9
      0030FB 00 08                10470 	.dw	Sstm8s_tim1$TIM1_Cmd$618-Sstm8s_tim1$TIM1_Cmd$615
      0030FD 03                   10471 	.db	3
      0030FE 04                   10472 	.sleb128	4
      0030FF 01                   10473 	.db	1
      003100 09                   10474 	.db	9
      003101 00 05                10475 	.dw	Sstm8s_tim1$TIM1_Cmd$620-Sstm8s_tim1$TIM1_Cmd$618
      003103 03                   10476 	.db	3
      003104 02                   10477 	.sleb128	2
      003105 01                   10478 	.db	1
      003106 09                   10479 	.db	9
      003107 00 01                10480 	.dw	1+Sstm8s_tim1$TIM1_Cmd$621-Sstm8s_tim1$TIM1_Cmd$620
      003109 00                   10481 	.db	0
      00310A 01                   10482 	.uleb128	1
      00310B 01                   10483 	.db	1
      00310C 00                   10484 	.db	0
      00310D 05                   10485 	.uleb128	5
      00310E 02                   10486 	.db	2
      00310F 00 00 B5 DC          10487 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$623)
      003113 03                   10488 	.db	3
      003114 C6 04                10489 	.sleb128	582
      003116 01                   10490 	.db	1
      003117 09                   10491 	.db	9
      003118 00 00                10492 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$625-Sstm8s_tim1$TIM1_CtrlPWMOutputs$623
      00311A 03                   10493 	.db	3
      00311B 03                   10494 	.sleb128	3
      00311C 01                   10495 	.db	1
      00311D 09                   10496 	.db	9
      00311E 00 1E                10497 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$633-Sstm8s_tim1$TIM1_CtrlPWMOutputs$625
      003120 03                   10498 	.db	3
      003121 06                   10499 	.sleb128	6
      003122 01                   10500 	.db	1
      003123 09                   10501 	.db	9
      003124 00 03                10502 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$634-Sstm8s_tim1$TIM1_CtrlPWMOutputs$633
      003126 03                   10503 	.db	3
      003127 7E                   10504 	.sleb128	-2
      003128 01                   10505 	.db	1
      003129 09                   10506 	.db	9
      00312A 00 07                10507 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$636-Sstm8s_tim1$TIM1_CtrlPWMOutputs$634
      00312C 03                   10508 	.db	3
      00312D 02                   10509 	.sleb128	2
      00312E 01                   10510 	.db	1
      00312F 09                   10511 	.db	9
      003130 00 08                10512 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$639-Sstm8s_tim1$TIM1_CtrlPWMOutputs$636
      003132 03                   10513 	.db	3
      003133 04                   10514 	.sleb128	4
      003134 01                   10515 	.db	1
      003135 09                   10516 	.db	9
      003136 00 05                10517 	.dw	Sstm8s_tim1$TIM1_CtrlPWMOutputs$641-Sstm8s_tim1$TIM1_CtrlPWMOutputs$639
      003138 03                   10518 	.db	3
      003139 02                   10519 	.sleb128	2
      00313A 01                   10520 	.db	1
      00313B 09                   10521 	.db	9
      00313C 00 01                10522 	.dw	1+Sstm8s_tim1$TIM1_CtrlPWMOutputs$642-Sstm8s_tim1$TIM1_CtrlPWMOutputs$641
      00313E 00                   10523 	.db	0
      00313F 01                   10524 	.uleb128	1
      003140 01                   10525 	.db	1
      003141 00                   10526 	.db	0
      003142 05                   10527 	.uleb128	5
      003143 02                   10528 	.db	2
      003144 00 00 B6 12          10529 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$644)
      003148 03                   10530 	.db	3
      003149 E8 04                10531 	.sleb128	616
      00314B 01                   10532 	.db	1
      00314C 09                   10533 	.db	9
      00314D 00 01                10534 	.dw	Sstm8s_tim1$TIM1_ITConfig$647-Sstm8s_tim1$TIM1_ITConfig$644
      00314F 03                   10535 	.db	3
      003150 03                   10536 	.sleb128	3
      003151 01                   10537 	.db	1
      003152 09                   10538 	.db	9
      003153 00 16                10539 	.dw	Sstm8s_tim1$TIM1_ITConfig$654-Sstm8s_tim1$TIM1_ITConfig$647
      003155 03                   10540 	.db	3
      003156 01                   10541 	.sleb128	1
      003157 01                   10542 	.db	1
      003158 09                   10543 	.db	9
      003159 00 1E                10544 	.dw	Sstm8s_tim1$TIM1_ITConfig$662-Sstm8s_tim1$TIM1_ITConfig$654
      00315B 03                   10545 	.db	3
      00315C 05                   10546 	.sleb128	5
      00315D 01                   10547 	.db	1
      00315E 09                   10548 	.db	9
      00315F 00 03                10549 	.dw	Sstm8s_tim1$TIM1_ITConfig$663-Sstm8s_tim1$TIM1_ITConfig$662
      003161 03                   10550 	.db	3
      003162 7D                   10551 	.sleb128	-3
      003163 01                   10552 	.db	1
      003164 09                   10553 	.db	9
      003165 00 07                10554 	.dw	Sstm8s_tim1$TIM1_ITConfig$665-Sstm8s_tim1$TIM1_ITConfig$663
      003167 03                   10555 	.db	3
      003168 03                   10556 	.sleb128	3
      003169 01                   10557 	.db	1
      00316A 09                   10558 	.db	9
      00316B 00 08                10559 	.dw	Sstm8s_tim1$TIM1_ITConfig$668-Sstm8s_tim1$TIM1_ITConfig$665
      00316D 03                   10560 	.db	3
      00316E 05                   10561 	.sleb128	5
      00316F 01                   10562 	.db	1
      003170 09                   10563 	.db	9
      003171 00 0C                10564 	.dw	Sstm8s_tim1$TIM1_ITConfig$672-Sstm8s_tim1$TIM1_ITConfig$668
      003173 03                   10565 	.db	3
      003174 02                   10566 	.sleb128	2
      003175 01                   10567 	.db	1
      003176 09                   10568 	.db	9
      003177 00 02                10569 	.dw	1+Sstm8s_tim1$TIM1_ITConfig$674-Sstm8s_tim1$TIM1_ITConfig$672
      003179 00                   10570 	.db	0
      00317A 01                   10571 	.uleb128	1
      00317B 01                   10572 	.db	1
      00317C 00                   10573 	.db	0
      00317D 05                   10574 	.uleb128	5
      00317E 02                   10575 	.db	2
      00317F 00 00 B6 67          10576 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$676)
      003183 03                   10577 	.db	3
      003184 FF 04                10578 	.sleb128	639
      003186 01                   10579 	.db	1
      003187 09                   10580 	.db	9
      003188 00 00                10581 	.dw	Sstm8s_tim1$TIM1_InternalClockConfig$678-Sstm8s_tim1$TIM1_InternalClockConfig$676
      00318A 03                   10582 	.db	3
      00318B 03                   10583 	.sleb128	3
      00318C 01                   10584 	.db	1
      00318D 09                   10585 	.db	9
      00318E 00 08                10586 	.dw	Sstm8s_tim1$TIM1_InternalClockConfig$679-Sstm8s_tim1$TIM1_InternalClockConfig$678
      003190 03                   10587 	.db	3
      003191 01                   10588 	.sleb128	1
      003192 01                   10589 	.db	1
      003193 09                   10590 	.db	9
      003194 00 01                10591 	.dw	1+Sstm8s_tim1$TIM1_InternalClockConfig$680-Sstm8s_tim1$TIM1_InternalClockConfig$679
      003196 00                   10592 	.db	0
      003197 01                   10593 	.uleb128	1
      003198 01                   10594 	.db	1
      003199 00                   10595 	.db	0
      00319A 05                   10596 	.uleb128	5
      00319B 02                   10597 	.db	2
      00319C 00 00 B6 70          10598 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$682)
      0031A0 03                   10599 	.db	3
      0031A1 95 05                10600 	.sleb128	661
      0031A3 01                   10601 	.db	1
      0031A4 09                   10602 	.db	9
      0031A5 00 00                10603 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$684-Sstm8s_tim1$TIM1_ETRClockMode1Config$682
      0031A7 03                   10604 	.db	3
      0031A8 05                   10605 	.sleb128	5
      0031A9 01                   10606 	.db	1
      0031AA 09                   10607 	.db	9
      0031AB 00 31                10608 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$694-Sstm8s_tim1$TIM1_ETRClockMode1Config$684
      0031AD 03                   10609 	.db	3
      0031AE 01                   10610 	.sleb128	1
      0031AF 01                   10611 	.db	1
      0031B0 09                   10612 	.db	9
      0031B1 00 1F                10613 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$702-Sstm8s_tim1$TIM1_ETRClockMode1Config$694
      0031B3 03                   10614 	.db	3
      0031B4 03                   10615 	.sleb128	3
      0031B5 01                   10616 	.db	1
      0031B6 09                   10617 	.db	9
      0031B7 00 0E                10618 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$707-Sstm8s_tim1$TIM1_ETRClockMode1Config$702
      0031B9 03                   10619 	.db	3
      0031BA 03                   10620 	.sleb128	3
      0031BB 01                   10621 	.db	1
      0031BC 09                   10622 	.db	9
      0031BD 00 0A                10623 	.dw	Sstm8s_tim1$TIM1_ETRClockMode1Config$708-Sstm8s_tim1$TIM1_ETRClockMode1Config$707
      0031BF 03                   10624 	.db	3
      0031C0 02                   10625 	.sleb128	2
      0031C1 01                   10626 	.db	1
      0031C2 09                   10627 	.db	9
      0031C3 00 01                10628 	.dw	1+Sstm8s_tim1$TIM1_ETRClockMode1Config$709-Sstm8s_tim1$TIM1_ETRClockMode1Config$708
      0031C5 00                   10629 	.db	0
      0031C6 01                   10630 	.uleb128	1
      0031C7 01                   10631 	.db	1
      0031C8 00                   10632 	.db	0
      0031C9 05                   10633 	.uleb128	5
      0031CA 02                   10634 	.db	2
      0031CB 00 00 B6 D9          10635 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$711)
      0031CF 03                   10636 	.db	3
      0031D0 B5 05                10637 	.sleb128	693
      0031D2 01                   10638 	.db	1
      0031D3 09                   10639 	.db	9
      0031D4 00 00                10640 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$713-Sstm8s_tim1$TIM1_ETRClockMode2Config$711
      0031D6 03                   10641 	.db	3
      0031D7 05                   10642 	.sleb128	5
      0031D8 01                   10643 	.db	1
      0031D9 09                   10644 	.db	9
      0031DA 00 31                10645 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$723-Sstm8s_tim1$TIM1_ETRClockMode2Config$713
      0031DC 03                   10646 	.db	3
      0031DD 01                   10647 	.sleb128	1
      0031DE 01                   10648 	.db	1
      0031DF 09                   10649 	.db	9
      0031E0 00 1F                10650 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$731-Sstm8s_tim1$TIM1_ETRClockMode2Config$723
      0031E2 03                   10651 	.db	3
      0031E3 03                   10652 	.sleb128	3
      0031E4 01                   10653 	.db	1
      0031E5 09                   10654 	.db	9
      0031E6 00 0E                10655 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$736-Sstm8s_tim1$TIM1_ETRClockMode2Config$731
      0031E8 03                   10656 	.db	3
      0031E9 03                   10657 	.sleb128	3
      0031EA 01                   10658 	.db	1
      0031EB 09                   10659 	.db	9
      0031EC 00 08                10660 	.dw	Sstm8s_tim1$TIM1_ETRClockMode2Config$737-Sstm8s_tim1$TIM1_ETRClockMode2Config$736
      0031EE 03                   10661 	.db	3
      0031EF 01                   10662 	.sleb128	1
      0031F0 01                   10663 	.db	1
      0031F1 09                   10664 	.db	9
      0031F2 00 01                10665 	.dw	1+Sstm8s_tim1$TIM1_ETRClockMode2Config$738-Sstm8s_tim1$TIM1_ETRClockMode2Config$737
      0031F4 00                   10666 	.db	0
      0031F5 01                   10667 	.uleb128	1
      0031F6 01                   10668 	.db	1
      0031F7 00                   10669 	.db	0
      0031F8 05                   10670 	.uleb128	5
      0031F9 02                   10671 	.db	2
      0031FA 00 00 B7 40          10672 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$740)
      0031FE 03                   10673 	.db	3
      0031FF D4 05                10674 	.sleb128	724
      003201 01                   10675 	.db	1
      003202 09                   10676 	.db	9
      003203 00 01                10677 	.dw	Sstm8s_tim1$TIM1_ETRConfig$743-Sstm8s_tim1$TIM1_ETRConfig$740
      003205 03                   10678 	.db	3
      003206 05                   10679 	.sleb128	5
      003207 01                   10680 	.db	1
      003208 09                   10681 	.db	9
      003209 00 18                10682 	.dw	Sstm8s_tim1$TIM1_ETRConfig$750-Sstm8s_tim1$TIM1_ETRConfig$743
      00320B 03                   10683 	.db	3
      00320C 02                   10684 	.sleb128	2
      00320D 01                   10685 	.db	1
      00320E 09                   10686 	.db	9
      00320F 00 09                10687 	.dw	Sstm8s_tim1$TIM1_ETRConfig$751-Sstm8s_tim1$TIM1_ETRConfig$750
      003211 03                   10688 	.db	3
      003212 01                   10689 	.sleb128	1
      003213 01                   10690 	.db	1
      003214 09                   10691 	.db	9
      003215 00 07                10692 	.dw	Sstm8s_tim1$TIM1_ETRConfig$752-Sstm8s_tim1$TIM1_ETRConfig$751
      003217 03                   10693 	.db	3
      003218 01                   10694 	.sleb128	1
      003219 01                   10695 	.db	1
      00321A 09                   10696 	.db	9
      00321B 00 02                10697 	.dw	1+Sstm8s_tim1$TIM1_ETRConfig$754-Sstm8s_tim1$TIM1_ETRConfig$752
      00321D 00                   10698 	.db	0
      00321E 01                   10699 	.uleb128	1
      00321F 01                   10700 	.db	1
      003220 00                   10701 	.db	0
      003221 05                   10702 	.uleb128	5
      003222 02                   10703 	.db	2
      003223 00 00 B7 6B          10704 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$756)
      003227 03                   10705 	.db	3
      003228 EE 05                10706 	.sleb128	750
      00322A 01                   10707 	.db	1
      00322B 09                   10708 	.db	9
      00322C 00 01                10709 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$759-Sstm8s_tim1$TIM1_TIxExternalClockConfig$756
      00322E 03                   10710 	.db	3
      00322F 05                   10711 	.sleb128	5
      003230 01                   10712 	.db	1
      003231 09                   10713 	.db	9
      003232 00 37                10714 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$769-Sstm8s_tim1$TIM1_TIxExternalClockConfig$759
      003234 03                   10715 	.db	3
      003235 01                   10716 	.sleb128	1
      003236 01                   10717 	.db	1
      003237 09                   10718 	.db	9
      003238 00 1E                10719 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$777-Sstm8s_tim1$TIM1_TIxExternalClockConfig$769
      00323A 03                   10720 	.db	3
      00323B 01                   10721 	.sleb128	1
      00323C 01                   10722 	.db	1
      00323D 09                   10723 	.db	9
      00323E 00 18                10724 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$784-Sstm8s_tim1$TIM1_TIxExternalClockConfig$777
      003240 03                   10725 	.db	3
      003241 03                   10726 	.sleb128	3
      003242 01                   10727 	.db	1
      003243 09                   10728 	.db	9
      003244 00 08                10729 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$786-Sstm8s_tim1$TIM1_TIxExternalClockConfig$784
      003246 03                   10730 	.db	3
      003247 02                   10731 	.sleb128	2
      003248 01                   10732 	.db	1
      003249 09                   10733 	.db	9
      00324A 00 10                10734 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$793-Sstm8s_tim1$TIM1_TIxExternalClockConfig$786
      00324C 03                   10735 	.db	3
      00324D 04                   10736 	.sleb128	4
      00324E 01                   10737 	.db	1
      00324F 09                   10738 	.db	9
      003250 00 0D                10739 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$799-Sstm8s_tim1$TIM1_TIxExternalClockConfig$793
      003252 03                   10740 	.db	3
      003253 04                   10741 	.sleb128	4
      003254 01                   10742 	.db	1
      003255 09                   10743 	.db	9
      003256 00 07                10744 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$802-Sstm8s_tim1$TIM1_TIxExternalClockConfig$799
      003258 03                   10745 	.db	3
      003259 03                   10746 	.sleb128	3
      00325A 01                   10747 	.db	1
      00325B 09                   10748 	.db	9
      00325C 00 08                10749 	.dw	Sstm8s_tim1$TIM1_TIxExternalClockConfig$803-Sstm8s_tim1$TIM1_TIxExternalClockConfig$802
      00325E 03                   10750 	.db	3
      00325F 01                   10751 	.sleb128	1
      003260 01                   10752 	.db	1
      003261 09                   10753 	.db	9
      003262 00 02                10754 	.dw	1+Sstm8s_tim1$TIM1_TIxExternalClockConfig$805-Sstm8s_tim1$TIM1_TIxExternalClockConfig$803
      003264 00                   10755 	.db	0
      003265 01                   10756 	.uleb128	1
      003266 01                   10757 	.db	1
      003267 00                   10758 	.db	0
      003268 05                   10759 	.uleb128	5
      003269 02                   10760 	.db	2
      00326A 00 00 B8 0F          10761 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$807)
      00326E 03                   10762 	.db	3
      00326F 92 06                10763 	.sleb128	786
      003271 01                   10764 	.db	1
      003272 09                   10765 	.db	9
      003273 00 00                10766 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$809-Sstm8s_tim1$TIM1_SelectInputTrigger$807
      003275 03                   10767 	.db	3
      003276 03                   10768 	.sleb128	3
      003277 01                   10769 	.db	1
      003278 09                   10770 	.db	9
      003279 00 43                10771 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$821-Sstm8s_tim1$TIM1_SelectInputTrigger$809
      00327B 03                   10772 	.db	3
      00327C 03                   10773 	.sleb128	3
      00327D 01                   10774 	.db	1
      00327E 09                   10775 	.db	9
      00327F 00 0A                10776 	.dw	Sstm8s_tim1$TIM1_SelectInputTrigger$822-Sstm8s_tim1$TIM1_SelectInputTrigger$821
      003281 03                   10777 	.db	3
      003282 01                   10778 	.sleb128	1
      003283 01                   10779 	.db	1
      003284 09                   10780 	.db	9
      003285 00 01                10781 	.dw	1+Sstm8s_tim1$TIM1_SelectInputTrigger$823-Sstm8s_tim1$TIM1_SelectInputTrigger$822
      003287 00                   10782 	.db	0
      003288 01                   10783 	.uleb128	1
      003289 01                   10784 	.db	1
      00328A 00                   10785 	.db	0
      00328B 05                   10786 	.uleb128	5
      00328C 02                   10787 	.db	2
      00328D 00 00 B8 5D          10788 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$825)
      003291 03                   10789 	.db	3
      003292 A2 06                10790 	.sleb128	802
      003294 01                   10791 	.db	1
      003295 09                   10792 	.db	9
      003296 00 00                10793 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$827-Sstm8s_tim1$TIM1_UpdateDisableConfig$825
      003298 03                   10794 	.db	3
      003299 03                   10795 	.sleb128	3
      00329A 01                   10796 	.db	1
      00329B 09                   10797 	.db	9
      00329C 00 1E                10798 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$835-Sstm8s_tim1$TIM1_UpdateDisableConfig$827
      00329E 03                   10799 	.db	3
      00329F 05                   10800 	.sleb128	5
      0032A0 01                   10801 	.db	1
      0032A1 09                   10802 	.db	9
      0032A2 00 03                10803 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$836-Sstm8s_tim1$TIM1_UpdateDisableConfig$835
      0032A4 03                   10804 	.db	3
      0032A5 7E                   10805 	.sleb128	-2
      0032A6 01                   10806 	.db	1
      0032A7 09                   10807 	.db	9
      0032A8 00 07                10808 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$838-Sstm8s_tim1$TIM1_UpdateDisableConfig$836
      0032AA 03                   10809 	.db	3
      0032AB 02                   10810 	.sleb128	2
      0032AC 01                   10811 	.db	1
      0032AD 09                   10812 	.db	9
      0032AE 00 08                10813 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$841-Sstm8s_tim1$TIM1_UpdateDisableConfig$838
      0032B0 03                   10814 	.db	3
      0032B1 04                   10815 	.sleb128	4
      0032B2 01                   10816 	.db	1
      0032B3 09                   10817 	.db	9
      0032B4 00 05                10818 	.dw	Sstm8s_tim1$TIM1_UpdateDisableConfig$843-Sstm8s_tim1$TIM1_UpdateDisableConfig$841
      0032B6 03                   10819 	.db	3
      0032B7 02                   10820 	.sleb128	2
      0032B8 01                   10821 	.db	1
      0032B9 09                   10822 	.db	9
      0032BA 00 01                10823 	.dw	1+Sstm8s_tim1$TIM1_UpdateDisableConfig$844-Sstm8s_tim1$TIM1_UpdateDisableConfig$843
      0032BC 00                   10824 	.db	0
      0032BD 01                   10825 	.uleb128	1
      0032BE 01                   10826 	.db	1
      0032BF 00                   10827 	.db	0
      0032C0 05                   10828 	.uleb128	5
      0032C1 02                   10829 	.db	2
      0032C2 00 00 B8 93          10830 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$846)
      0032C6 03                   10831 	.db	3
      0032C7 BA 06                10832 	.sleb128	826
      0032C9 01                   10833 	.db	1
      0032CA 09                   10834 	.db	9
      0032CB 00 00                10835 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$848-Sstm8s_tim1$TIM1_UpdateRequestConfig$846
      0032CD 03                   10836 	.db	3
      0032CE 03                   10837 	.sleb128	3
      0032CF 01                   10838 	.db	1
      0032D0 09                   10839 	.db	9
      0032D1 00 1E                10840 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$856-Sstm8s_tim1$TIM1_UpdateRequestConfig$848
      0032D3 03                   10841 	.db	3
      0032D4 05                   10842 	.sleb128	5
      0032D5 01                   10843 	.db	1
      0032D6 09                   10844 	.db	9
      0032D7 00 03                10845 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$857-Sstm8s_tim1$TIM1_UpdateRequestConfig$856
      0032D9 03                   10846 	.db	3
      0032DA 7E                   10847 	.sleb128	-2
      0032DB 01                   10848 	.db	1
      0032DC 09                   10849 	.db	9
      0032DD 00 07                10850 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$859-Sstm8s_tim1$TIM1_UpdateRequestConfig$857
      0032DF 03                   10851 	.db	3
      0032E0 02                   10852 	.sleb128	2
      0032E1 01                   10853 	.db	1
      0032E2 09                   10854 	.db	9
      0032E3 00 08                10855 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$862-Sstm8s_tim1$TIM1_UpdateRequestConfig$859
      0032E5 03                   10856 	.db	3
      0032E6 04                   10857 	.sleb128	4
      0032E7 01                   10858 	.db	1
      0032E8 09                   10859 	.db	9
      0032E9 00 05                10860 	.dw	Sstm8s_tim1$TIM1_UpdateRequestConfig$864-Sstm8s_tim1$TIM1_UpdateRequestConfig$862
      0032EB 03                   10861 	.db	3
      0032EC 02                   10862 	.sleb128	2
      0032ED 01                   10863 	.db	1
      0032EE 09                   10864 	.db	9
      0032EF 00 01                10865 	.dw	1+Sstm8s_tim1$TIM1_UpdateRequestConfig$865-Sstm8s_tim1$TIM1_UpdateRequestConfig$864
      0032F1 00                   10866 	.db	0
      0032F2 01                   10867 	.uleb128	1
      0032F3 01                   10868 	.db	1
      0032F4 00                   10869 	.db	0
      0032F5 05                   10870 	.uleb128	5
      0032F6 02                   10871 	.db	2
      0032F7 00 00 B8 C9          10872 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$867)
      0032FB 03                   10873 	.db	3
      0032FC D0 06                10874 	.sleb128	848
      0032FE 01                   10875 	.db	1
      0032FF 09                   10876 	.db	9
      003300 00 00                10877 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$869-Sstm8s_tim1$TIM1_SelectHallSensor$867
      003302 03                   10878 	.db	3
      003303 03                   10879 	.sleb128	3
      003304 01                   10880 	.db	1
      003305 09                   10881 	.db	9
      003306 00 1E                10882 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$877-Sstm8s_tim1$TIM1_SelectHallSensor$869
      003308 03                   10883 	.db	3
      003309 05                   10884 	.sleb128	5
      00330A 01                   10885 	.db	1
      00330B 09                   10886 	.db	9
      00330C 00 03                10887 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$878-Sstm8s_tim1$TIM1_SelectHallSensor$877
      00330E 03                   10888 	.db	3
      00330F 7E                   10889 	.sleb128	-2
      003310 01                   10890 	.db	1
      003311 09                   10891 	.db	9
      003312 00 07                10892 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$880-Sstm8s_tim1$TIM1_SelectHallSensor$878
      003314 03                   10893 	.db	3
      003315 02                   10894 	.sleb128	2
      003316 01                   10895 	.db	1
      003317 09                   10896 	.db	9
      003318 00 08                10897 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$883-Sstm8s_tim1$TIM1_SelectHallSensor$880
      00331A 03                   10898 	.db	3
      00331B 04                   10899 	.sleb128	4
      00331C 01                   10900 	.db	1
      00331D 09                   10901 	.db	9
      00331E 00 05                10902 	.dw	Sstm8s_tim1$TIM1_SelectHallSensor$885-Sstm8s_tim1$TIM1_SelectHallSensor$883
      003320 03                   10903 	.db	3
      003321 02                   10904 	.sleb128	2
      003322 01                   10905 	.db	1
      003323 09                   10906 	.db	9
      003324 00 01                10907 	.dw	1+Sstm8s_tim1$TIM1_SelectHallSensor$886-Sstm8s_tim1$TIM1_SelectHallSensor$885
      003326 00                   10908 	.db	0
      003327 01                   10909 	.uleb128	1
      003328 01                   10910 	.db	1
      003329 00                   10911 	.db	0
      00332A 05                   10912 	.uleb128	5
      00332B 02                   10913 	.db	2
      00332C 00 00 B8 FF          10914 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$888)
      003330 03                   10915 	.db	3
      003331 E8 06                10916 	.sleb128	872
      003333 01                   10917 	.db	1
      003334 09                   10918 	.db	9
      003335 00 00                10919 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$890-Sstm8s_tim1$TIM1_SelectOnePulseMode$888
      003337 03                   10920 	.db	3
      003338 03                   10921 	.sleb128	3
      003339 01                   10922 	.db	1
      00333A 09                   10923 	.db	9
      00333B 00 1E                10924 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$898-Sstm8s_tim1$TIM1_SelectOnePulseMode$890
      00333D 03                   10925 	.db	3
      00333E 05                   10926 	.sleb128	5
      00333F 01                   10927 	.db	1
      003340 09                   10928 	.db	9
      003341 00 03                10929 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$899-Sstm8s_tim1$TIM1_SelectOnePulseMode$898
      003343 03                   10930 	.db	3
      003344 7E                   10931 	.sleb128	-2
      003345 01                   10932 	.db	1
      003346 09                   10933 	.db	9
      003347 00 07                10934 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$901-Sstm8s_tim1$TIM1_SelectOnePulseMode$899
      003349 03                   10935 	.db	3
      00334A 02                   10936 	.sleb128	2
      00334B 01                   10937 	.db	1
      00334C 09                   10938 	.db	9
      00334D 00 08                10939 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$904-Sstm8s_tim1$TIM1_SelectOnePulseMode$901
      00334F 03                   10940 	.db	3
      003350 04                   10941 	.sleb128	4
      003351 01                   10942 	.db	1
      003352 09                   10943 	.db	9
      003353 00 05                10944 	.dw	Sstm8s_tim1$TIM1_SelectOnePulseMode$906-Sstm8s_tim1$TIM1_SelectOnePulseMode$904
      003355 03                   10945 	.db	3
      003356 03                   10946 	.sleb128	3
      003357 01                   10947 	.db	1
      003358 09                   10948 	.db	9
      003359 00 01                10949 	.dw	1+Sstm8s_tim1$TIM1_SelectOnePulseMode$907-Sstm8s_tim1$TIM1_SelectOnePulseMode$906
      00335B 00                   10950 	.db	0
      00335C 01                   10951 	.uleb128	1
      00335D 01                   10952 	.db	1
      00335E 00                   10953 	.db	0
      00335F 05                   10954 	.uleb128	5
      003360 02                   10955 	.db	2
      003361 00 00 B9 35          10956 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$909)
      003365 03                   10957 	.db	3
      003366 86 07                10958 	.sleb128	902
      003368 01                   10959 	.db	1
      003369 09                   10960 	.db	9
      00336A 00 00                10961 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$911-Sstm8s_tim1$TIM1_SelectOutputTrigger$909
      00336C 03                   10962 	.db	3
      00336D 03                   10963 	.sleb128	3
      00336E 01                   10964 	.db	1
      00336F 09                   10965 	.db	9
      003370 00 4C                10966 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$924-Sstm8s_tim1$TIM1_SelectOutputTrigger$911
      003372 03                   10967 	.db	3
      003373 03                   10968 	.sleb128	3
      003374 01                   10969 	.db	1
      003375 09                   10970 	.db	9
      003376 00 05                10971 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$925-Sstm8s_tim1$TIM1_SelectOutputTrigger$924
      003378 03                   10972 	.db	3
      003379 01                   10973 	.sleb128	1
      00337A 01                   10974 	.db	1
      00337B 09                   10975 	.db	9
      00337C 00 05                10976 	.dw	Sstm8s_tim1$TIM1_SelectOutputTrigger$926-Sstm8s_tim1$TIM1_SelectOutputTrigger$925
      00337E 03                   10977 	.db	3
      00337F 01                   10978 	.sleb128	1
      003380 01                   10979 	.db	1
      003381 09                   10980 	.db	9
      003382 00 01                10981 	.dw	1+Sstm8s_tim1$TIM1_SelectOutputTrigger$927-Sstm8s_tim1$TIM1_SelectOutputTrigger$926
      003384 00                   10982 	.db	0
      003385 01                   10983 	.uleb128	1
      003386 01                   10984 	.db	1
      003387 00                   10985 	.db	0
      003388 05                   10986 	.uleb128	5
      003389 02                   10987 	.db	2
      00338A 00 00 B9 8C          10988 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$929)
      00338E 03                   10989 	.db	3
      00338F 9A 07                10990 	.sleb128	922
      003391 01                   10991 	.db	1
      003392 09                   10992 	.db	9
      003393 00 00                10993 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$931-Sstm8s_tim1$TIM1_SelectSlaveMode$929
      003395 03                   10994 	.db	3
      003396 03                   10995 	.sleb128	3
      003397 01                   10996 	.db	1
      003398 09                   10997 	.db	9
      003399 00 33                10998 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$942-Sstm8s_tim1$TIM1_SelectSlaveMode$931
      00339B 03                   10999 	.db	3
      00339C 03                   11000 	.sleb128	3
      00339D 01                   11001 	.db	1
      00339E 09                   11002 	.db	9
      00339F 00 05                11003 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$943-Sstm8s_tim1$TIM1_SelectSlaveMode$942
      0033A1 03                   11004 	.db	3
      0033A2 01                   11005 	.sleb128	1
      0033A3 01                   11006 	.db	1
      0033A4 09                   11007 	.db	9
      0033A5 00 05                11008 	.dw	Sstm8s_tim1$TIM1_SelectSlaveMode$944-Sstm8s_tim1$TIM1_SelectSlaveMode$943
      0033A7 03                   11009 	.db	3
      0033A8 01                   11010 	.sleb128	1
      0033A9 01                   11011 	.db	1
      0033AA 09                   11012 	.db	9
      0033AB 00 01                11013 	.dw	1+Sstm8s_tim1$TIM1_SelectSlaveMode$945-Sstm8s_tim1$TIM1_SelectSlaveMode$944
      0033AD 00                   11014 	.db	0
      0033AE 01                   11015 	.uleb128	1
      0033AF 01                   11016 	.db	1
      0033B0 00                   11017 	.db	0
      0033B1 05                   11018 	.uleb128	5
      0033B2 02                   11019 	.db	2
      0033B3 00 00 B9 CA          11020 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947)
      0033B7 03                   11021 	.db	3
      0033B8 AA 07                11022 	.sleb128	938
      0033BA 01                   11023 	.db	1
      0033BB 09                   11024 	.db	9
      0033BC 00 00                11025 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$947
      0033BE 03                   11026 	.db	3
      0033BF 03                   11027 	.sleb128	3
      0033C0 01                   11028 	.db	1
      0033C1 09                   11029 	.db	9
      0033C2 00 1E                11030 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$949
      0033C4 03                   11031 	.db	3
      0033C5 05                   11032 	.sleb128	5
      0033C6 01                   11033 	.db	1
      0033C7 09                   11034 	.db	9
      0033C8 00 03                11035 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$957
      0033CA 03                   11036 	.db	3
      0033CB 7E                   11037 	.sleb128	-2
      0033CC 01                   11038 	.db	1
      0033CD 09                   11039 	.db	9
      0033CE 00 07                11040 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$958
      0033D0 03                   11041 	.db	3
      0033D1 02                   11042 	.sleb128	2
      0033D2 01                   11043 	.db	1
      0033D3 09                   11044 	.db	9
      0033D4 00 08                11045 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$960
      0033D6 03                   11046 	.db	3
      0033D7 04                   11047 	.sleb128	4
      0033D8 01                   11048 	.db	1
      0033D9 09                   11049 	.db	9
      0033DA 00 05                11050 	.dw	Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$963
      0033DC 03                   11051 	.db	3
      0033DD 02                   11052 	.sleb128	2
      0033DE 01                   11053 	.db	1
      0033DF 09                   11054 	.db	9
      0033E0 00 01                11055 	.dw	1+Sstm8s_tim1$TIM1_SelectMasterSlaveMode$966-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$965
      0033E2 00                   11056 	.db	0
      0033E3 01                   11057 	.uleb128	1
      0033E4 01                   11058 	.db	1
      0033E5 00                   11059 	.db	0
      0033E6 05                   11060 	.uleb128	5
      0033E7 02                   11061 	.db	2
      0033E8 00 00 BA 00          11062 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968)
      0033EC 03                   11063 	.db	3
      0033ED CE 07                11064 	.sleb128	974
      0033EF 01                   11065 	.db	1
      0033F0 09                   11066 	.db	9
      0033F1 00 00                11067 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$968
      0033F3 03                   11068 	.db	3
      0033F4 05                   11069 	.sleb128	5
      0033F5 01                   11070 	.db	1
      0033F6 09                   11071 	.db	9
      0033F7 00 29                11072 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$970
      0033F9 03                   11073 	.db	3
      0033FA 01                   11074 	.sleb128	1
      0033FB 01                   11075 	.db	1
      0033FC 09                   11076 	.db	9
      0033FD 00 1E                11077 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$980
      0033FF 03                   11078 	.db	3
      003400 01                   11079 	.sleb128	1
      003401 01                   11080 	.db	1
      003402 09                   11081 	.db	9
      003403 00 1E                11082 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$988
      003405 03                   11083 	.db	3
      003406 05                   11084 	.sleb128	5
      003407 01                   11085 	.db	1
      003408 09                   11086 	.db	9
      003409 00 03                11087 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$996
      00340B 03                   11088 	.db	3
      00340C 7E                   11089 	.sleb128	-2
      00340D 01                   11090 	.db	1
      00340E 09                   11091 	.db	9
      00340F 00 07                11092 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$997
      003411 03                   11093 	.db	3
      003412 02                   11094 	.sleb128	2
      003413 01                   11095 	.db	1
      003414 09                   11096 	.db	9
      003415 00 08                11097 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$999
      003417 03                   11098 	.db	3
      003418 04                   11099 	.sleb128	4
      003419 01                   11100 	.db	1
      00341A 09                   11101 	.db	9
      00341B 00 05                11102 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1002
      00341D 03                   11103 	.db	3
      00341E 7C                   11104 	.sleb128	-4
      00341F 01                   11105 	.db	1
      003420 09                   11106 	.db	9
      003421 00 03                11107 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1004
      003423 03                   11108 	.db	3
      003424 07                   11109 	.sleb128	7
      003425 01                   11110 	.db	1
      003426 09                   11111 	.db	9
      003427 00 07                11112 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1005
      003429 03                   11113 	.db	3
      00342A 02                   11114 	.sleb128	2
      00342B 01                   11115 	.db	1
      00342C 09                   11116 	.db	9
      00342D 00 08                11117 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1007
      00342F 03                   11118 	.db	3
      003430 04                   11119 	.sleb128	4
      003431 01                   11120 	.db	1
      003432 09                   11121 	.db	9
      003433 00 05                11122 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1010
      003435 03                   11123 	.db	3
      003436 03                   11124 	.sleb128	3
      003437 01                   11125 	.db	1
      003438 09                   11126 	.db	9
      003439 00 05                11127 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1012
      00343B 03                   11128 	.db	3
      00343C 01                   11129 	.sleb128	1
      00343D 01                   11130 	.db	1
      00343E 09                   11131 	.db	9
      00343F 00 05                11132 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1013
      003441 03                   11133 	.db	3
      003442 03                   11134 	.sleb128	3
      003443 01                   11135 	.db	1
      003444 09                   11136 	.db	9
      003445 00 0A                11137 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1014
      003447 03                   11138 	.db	3
      003448 02                   11139 	.sleb128	2
      003449 01                   11140 	.db	1
      00344A 09                   11141 	.db	9
      00344B 00 0A                11142 	.dw	Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1015
      00344D 03                   11143 	.db	3
      00344E 02                   11144 	.sleb128	2
      00344F 01                   11145 	.db	1
      003450 09                   11146 	.db	9
      003451 00 01                11147 	.dw	1+Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1017-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1016
      003453 00                   11148 	.db	0
      003454 01                   11149 	.uleb128	1
      003455 01                   11150 	.db	1
      003456 00                   11151 	.db	0
      003457 05                   11152 	.uleb128	5
      003458 02                   11153 	.db	2
      003459 00 00 BA B2          11154 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1019)
      00345D 03                   11155 	.db	3
      00345E FE 07                11156 	.sleb128	1022
      003460 01                   11157 	.db	1
      003461 09                   11158 	.db	9
      003462 00 00                11159 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1021-Sstm8s_tim1$TIM1_PrescalerConfig$1019
      003464 03                   11160 	.db	3
      003465 04                   11161 	.sleb128	4
      003466 01                   11162 	.db	1
      003467 09                   11163 	.db	9
      003468 00 1E                11164 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1029-Sstm8s_tim1$TIM1_PrescalerConfig$1021
      00346A 03                   11165 	.db	3
      00346B 03                   11166 	.sleb128	3
      00346C 01                   11167 	.db	1
      00346D 09                   11168 	.db	9
      00346E 00 06                11169 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1030-Sstm8s_tim1$TIM1_PrescalerConfig$1029
      003470 03                   11170 	.db	3
      003471 01                   11171 	.sleb128	1
      003472 01                   11172 	.db	1
      003473 09                   11173 	.db	9
      003474 00 05                11174 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1031-Sstm8s_tim1$TIM1_PrescalerConfig$1030
      003476 03                   11175 	.db	3
      003477 03                   11176 	.sleb128	3
      003478 01                   11177 	.db	1
      003479 09                   11178 	.db	9
      00347A 00 06                11179 	.dw	Sstm8s_tim1$TIM1_PrescalerConfig$1032-Sstm8s_tim1$TIM1_PrescalerConfig$1031
      00347C 03                   11180 	.db	3
      00347D 01                   11181 	.sleb128	1
      00347E 01                   11182 	.db	1
      00347F 09                   11183 	.db	9
      003480 00 01                11184 	.dw	1+Sstm8s_tim1$TIM1_PrescalerConfig$1033-Sstm8s_tim1$TIM1_PrescalerConfig$1032
      003482 00                   11185 	.db	0
      003483 01                   11186 	.uleb128	1
      003484 01                   11187 	.db	1
      003485 00                   11188 	.db	0
      003486 05                   11189 	.uleb128	5
      003487 02                   11190 	.db	2
      003488 00 00 BA E2          11191 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1035)
      00348C 03                   11192 	.db	3
      00348D 97 08                11193 	.sleb128	1047
      00348F 01                   11194 	.db	1
      003490 09                   11195 	.db	9
      003491 00 00                11196 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1037-Sstm8s_tim1$TIM1_CounterModeConfig$1035
      003493 03                   11197 	.db	3
      003494 03                   11198 	.sleb128	3
      003495 01                   11199 	.db	1
      003496 09                   11200 	.db	9
      003497 00 3A                11201 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1048-Sstm8s_tim1$TIM1_CounterModeConfig$1037
      003499 03                   11202 	.db	3
      00349A 04                   11203 	.sleb128	4
      00349B 01                   11204 	.db	1
      00349C 09                   11205 	.db	9
      00349D 00 05                11206 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1049-Sstm8s_tim1$TIM1_CounterModeConfig$1048
      00349F 03                   11207 	.db	3
      0034A0 01                   11208 	.sleb128	1
      0034A1 01                   11209 	.db	1
      0034A2 09                   11210 	.db	9
      0034A3 00 05                11211 	.dw	Sstm8s_tim1$TIM1_CounterModeConfig$1050-Sstm8s_tim1$TIM1_CounterModeConfig$1049
      0034A5 03                   11212 	.db	3
      0034A6 01                   11213 	.sleb128	1
      0034A7 01                   11214 	.db	1
      0034A8 09                   11215 	.db	9
      0034A9 00 01                11216 	.dw	1+Sstm8s_tim1$TIM1_CounterModeConfig$1051-Sstm8s_tim1$TIM1_CounterModeConfig$1050
      0034AB 00                   11217 	.db	0
      0034AC 01                   11218 	.uleb128	1
      0034AD 01                   11219 	.db	1
      0034AE 00                   11220 	.db	0
      0034AF 05                   11221 	.uleb128	5
      0034B0 02                   11222 	.db	2
      0034B1 00 00 BB 27          11223 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1053)
      0034B5 03                   11224 	.db	3
      0034B6 AA 08                11225 	.sleb128	1066
      0034B8 01                   11226 	.db	1
      0034B9 09                   11227 	.db	9
      0034BA 00 00                11228 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1055-Sstm8s_tim1$TIM1_ForcedOC1Config$1053
      0034BC 03                   11229 	.db	3
      0034BD 03                   11230 	.sleb128	3
      0034BE 01                   11231 	.db	1
      0034BF 09                   11232 	.db	9
      0034C0 00 21                11233 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1064-Sstm8s_tim1$TIM1_ForcedOC1Config$1055
      0034C2 03                   11234 	.db	3
      0034C3 03                   11235 	.sleb128	3
      0034C4 01                   11236 	.db	1
      0034C5 09                   11237 	.db	9
      0034C6 00 05                11238 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1065-Sstm8s_tim1$TIM1_ForcedOC1Config$1064
      0034C8 03                   11239 	.db	3
      0034C9 01                   11240 	.sleb128	1
      0034CA 01                   11241 	.db	1
      0034CB 09                   11242 	.db	9
      0034CC 00 05                11243 	.dw	Sstm8s_tim1$TIM1_ForcedOC1Config$1066-Sstm8s_tim1$TIM1_ForcedOC1Config$1065
      0034CE 03                   11244 	.db	3
      0034CF 01                   11245 	.sleb128	1
      0034D0 01                   11246 	.db	1
      0034D1 09                   11247 	.db	9
      0034D2 00 01                11248 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC1Config$1067-Sstm8s_tim1$TIM1_ForcedOC1Config$1066
      0034D4 00                   11249 	.db	0
      0034D5 01                   11250 	.uleb128	1
      0034D6 01                   11251 	.db	1
      0034D7 00                   11252 	.db	0
      0034D8 05                   11253 	.uleb128	5
      0034D9 02                   11254 	.db	2
      0034DA 00 00 BB 53          11255 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1069)
      0034DE 03                   11256 	.db	3
      0034DF BC 08                11257 	.sleb128	1084
      0034E1 01                   11258 	.db	1
      0034E2 09                   11259 	.db	9
      0034E3 00 00                11260 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1071-Sstm8s_tim1$TIM1_ForcedOC2Config$1069
      0034E5 03                   11261 	.db	3
      0034E6 03                   11262 	.sleb128	3
      0034E7 01                   11263 	.db	1
      0034E8 09                   11264 	.db	9
      0034E9 00 21                11265 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1080-Sstm8s_tim1$TIM1_ForcedOC2Config$1071
      0034EB 03                   11266 	.db	3
      0034EC 03                   11267 	.sleb128	3
      0034ED 01                   11268 	.db	1
      0034EE 09                   11269 	.db	9
      0034EF 00 05                11270 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1081-Sstm8s_tim1$TIM1_ForcedOC2Config$1080
      0034F1 03                   11271 	.db	3
      0034F2 01                   11272 	.sleb128	1
      0034F3 01                   11273 	.db	1
      0034F4 09                   11274 	.db	9
      0034F5 00 05                11275 	.dw	Sstm8s_tim1$TIM1_ForcedOC2Config$1082-Sstm8s_tim1$TIM1_ForcedOC2Config$1081
      0034F7 03                   11276 	.db	3
      0034F8 01                   11277 	.sleb128	1
      0034F9 01                   11278 	.db	1
      0034FA 09                   11279 	.db	9
      0034FB 00 01                11280 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC2Config$1083-Sstm8s_tim1$TIM1_ForcedOC2Config$1082
      0034FD 00                   11281 	.db	0
      0034FE 01                   11282 	.uleb128	1
      0034FF 01                   11283 	.db	1
      003500 00                   11284 	.db	0
      003501 05                   11285 	.uleb128	5
      003502 02                   11286 	.db	2
      003503 00 00 BB 7F          11287 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1085)
      003507 03                   11288 	.db	3
      003508 CF 08                11289 	.sleb128	1103
      00350A 01                   11290 	.db	1
      00350B 09                   11291 	.db	9
      00350C 00 00                11292 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1087-Sstm8s_tim1$TIM1_ForcedOC3Config$1085
      00350E 03                   11293 	.db	3
      00350F 03                   11294 	.sleb128	3
      003510 01                   11295 	.db	1
      003511 09                   11296 	.db	9
      003512 00 21                11297 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1096-Sstm8s_tim1$TIM1_ForcedOC3Config$1087
      003514 03                   11298 	.db	3
      003515 03                   11299 	.sleb128	3
      003516 01                   11300 	.db	1
      003517 09                   11301 	.db	9
      003518 00 05                11302 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1097-Sstm8s_tim1$TIM1_ForcedOC3Config$1096
      00351A 03                   11303 	.db	3
      00351B 01                   11304 	.sleb128	1
      00351C 01                   11305 	.db	1
      00351D 09                   11306 	.db	9
      00351E 00 05                11307 	.dw	Sstm8s_tim1$TIM1_ForcedOC3Config$1098-Sstm8s_tim1$TIM1_ForcedOC3Config$1097
      003520 03                   11308 	.db	3
      003521 01                   11309 	.sleb128	1
      003522 01                   11310 	.db	1
      003523 09                   11311 	.db	9
      003524 00 01                11312 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC3Config$1099-Sstm8s_tim1$TIM1_ForcedOC3Config$1098
      003526 00                   11313 	.db	0
      003527 01                   11314 	.uleb128	1
      003528 01                   11315 	.db	1
      003529 00                   11316 	.db	0
      00352A 05                   11317 	.uleb128	5
      00352B 02                   11318 	.db	2
      00352C 00 00 BB AB          11319 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1101)
      003530 03                   11320 	.db	3
      003531 E2 08                11321 	.sleb128	1122
      003533 01                   11322 	.db	1
      003534 09                   11323 	.db	9
      003535 00 00                11324 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1103-Sstm8s_tim1$TIM1_ForcedOC4Config$1101
      003537 03                   11325 	.db	3
      003538 03                   11326 	.sleb128	3
      003539 01                   11327 	.db	1
      00353A 09                   11328 	.db	9
      00353B 00 21                11329 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1112-Sstm8s_tim1$TIM1_ForcedOC4Config$1103
      00353D 03                   11330 	.db	3
      00353E 03                   11331 	.sleb128	3
      00353F 01                   11332 	.db	1
      003540 09                   11333 	.db	9
      003541 00 05                11334 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1113-Sstm8s_tim1$TIM1_ForcedOC4Config$1112
      003543 03                   11335 	.db	3
      003544 01                   11336 	.sleb128	1
      003545 01                   11337 	.db	1
      003546 09                   11338 	.db	9
      003547 00 05                11339 	.dw	Sstm8s_tim1$TIM1_ForcedOC4Config$1114-Sstm8s_tim1$TIM1_ForcedOC4Config$1113
      003549 03                   11340 	.db	3
      00354A 01                   11341 	.sleb128	1
      00354B 01                   11342 	.db	1
      00354C 09                   11343 	.db	9
      00354D 00 01                11344 	.dw	1+Sstm8s_tim1$TIM1_ForcedOC4Config$1115-Sstm8s_tim1$TIM1_ForcedOC4Config$1114
      00354F 00                   11345 	.db	0
      003550 01                   11346 	.uleb128	1
      003551 01                   11347 	.db	1
      003552 00                   11348 	.db	0
      003553 05                   11349 	.uleb128	5
      003554 02                   11350 	.db	2
      003555 00 00 BB D7          11351 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1117)
      003559 03                   11352 	.db	3
      00355A F2 08                11353 	.sleb128	1138
      00355C 01                   11354 	.db	1
      00355D 09                   11355 	.db	9
      00355E 00 00                11356 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1119-Sstm8s_tim1$TIM1_ARRPreloadConfig$1117
      003560 03                   11357 	.db	3
      003561 03                   11358 	.sleb128	3
      003562 01                   11359 	.db	1
      003563 09                   11360 	.db	9
      003564 00 1E                11361 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1127-Sstm8s_tim1$TIM1_ARRPreloadConfig$1119
      003566 03                   11362 	.db	3
      003567 05                   11363 	.sleb128	5
      003568 01                   11364 	.db	1
      003569 09                   11365 	.db	9
      00356A 00 03                11366 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1128-Sstm8s_tim1$TIM1_ARRPreloadConfig$1127
      00356C 03                   11367 	.db	3
      00356D 7E                   11368 	.sleb128	-2
      00356E 01                   11369 	.db	1
      00356F 09                   11370 	.db	9
      003570 00 07                11371 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1130-Sstm8s_tim1$TIM1_ARRPreloadConfig$1128
      003572 03                   11372 	.db	3
      003573 02                   11373 	.sleb128	2
      003574 01                   11374 	.db	1
      003575 09                   11375 	.db	9
      003576 00 08                11376 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1133-Sstm8s_tim1$TIM1_ARRPreloadConfig$1130
      003578 03                   11377 	.db	3
      003579 04                   11378 	.sleb128	4
      00357A 01                   11379 	.db	1
      00357B 09                   11380 	.db	9
      00357C 00 05                11381 	.dw	Sstm8s_tim1$TIM1_ARRPreloadConfig$1135-Sstm8s_tim1$TIM1_ARRPreloadConfig$1133
      00357E 03                   11382 	.db	3
      00357F 02                   11383 	.sleb128	2
      003580 01                   11384 	.db	1
      003581 09                   11385 	.db	9
      003582 00 01                11386 	.dw	1+Sstm8s_tim1$TIM1_ARRPreloadConfig$1136-Sstm8s_tim1$TIM1_ARRPreloadConfig$1135
      003584 00                   11387 	.db	0
      003585 01                   11388 	.uleb128	1
      003586 01                   11389 	.db	1
      003587 00                   11390 	.db	0
      003588 05                   11391 	.uleb128	5
      003589 02                   11392 	.db	2
      00358A 00 00 BC 0D          11393 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1138)
      00358E 03                   11394 	.db	3
      00358F 88 09                11395 	.sleb128	1160
      003591 01                   11396 	.db	1
      003592 09                   11397 	.db	9
      003593 00 00                11398 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1140-Sstm8s_tim1$TIM1_SelectCOM$1138
      003595 03                   11399 	.db	3
      003596 03                   11400 	.sleb128	3
      003597 01                   11401 	.db	1
      003598 09                   11402 	.db	9
      003599 00 1E                11403 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1148-Sstm8s_tim1$TIM1_SelectCOM$1140
      00359B 03                   11404 	.db	3
      00359C 05                   11405 	.sleb128	5
      00359D 01                   11406 	.db	1
      00359E 09                   11407 	.db	9
      00359F 00 03                11408 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1149-Sstm8s_tim1$TIM1_SelectCOM$1148
      0035A1 03                   11409 	.db	3
      0035A2 7E                   11410 	.sleb128	-2
      0035A3 01                   11411 	.db	1
      0035A4 09                   11412 	.db	9
      0035A5 00 07                11413 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1151-Sstm8s_tim1$TIM1_SelectCOM$1149
      0035A7 03                   11414 	.db	3
      0035A8 02                   11415 	.sleb128	2
      0035A9 01                   11416 	.db	1
      0035AA 09                   11417 	.db	9
      0035AB 00 08                11418 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1154-Sstm8s_tim1$TIM1_SelectCOM$1151
      0035AD 03                   11419 	.db	3
      0035AE 04                   11420 	.sleb128	4
      0035AF 01                   11421 	.db	1
      0035B0 09                   11422 	.db	9
      0035B1 00 05                11423 	.dw	Sstm8s_tim1$TIM1_SelectCOM$1156-Sstm8s_tim1$TIM1_SelectCOM$1154
      0035B3 03                   11424 	.db	3
      0035B4 02                   11425 	.sleb128	2
      0035B5 01                   11426 	.db	1
      0035B6 09                   11427 	.db	9
      0035B7 00 01                11428 	.dw	1+Sstm8s_tim1$TIM1_SelectCOM$1157-Sstm8s_tim1$TIM1_SelectCOM$1156
      0035B9 00                   11429 	.db	0
      0035BA 01                   11430 	.uleb128	1
      0035BB 01                   11431 	.db	1
      0035BC 00                   11432 	.db	0
      0035BD 05                   11433 	.uleb128	5
      0035BE 02                   11434 	.db	2
      0035BF 00 00 BC 43          11435 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1159)
      0035C3 03                   11436 	.db	3
      0035C4 9E 09                11437 	.sleb128	1182
      0035C6 01                   11438 	.db	1
      0035C7 09                   11439 	.db	9
      0035C8 00 00                11440 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1161-Sstm8s_tim1$TIM1_CCPreloadControl$1159
      0035CA 03                   11441 	.db	3
      0035CB 03                   11442 	.sleb128	3
      0035CC 01                   11443 	.db	1
      0035CD 09                   11444 	.db	9
      0035CE 00 1E                11445 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1169-Sstm8s_tim1$TIM1_CCPreloadControl$1161
      0035D0 03                   11446 	.db	3
      0035D1 05                   11447 	.sleb128	5
      0035D2 01                   11448 	.db	1
      0035D3 09                   11449 	.db	9
      0035D4 00 03                11450 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1170-Sstm8s_tim1$TIM1_CCPreloadControl$1169
      0035D6 03                   11451 	.db	3
      0035D7 7E                   11452 	.sleb128	-2
      0035D8 01                   11453 	.db	1
      0035D9 09                   11454 	.db	9
      0035DA 00 07                11455 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1172-Sstm8s_tim1$TIM1_CCPreloadControl$1170
      0035DC 03                   11456 	.db	3
      0035DD 02                   11457 	.sleb128	2
      0035DE 01                   11458 	.db	1
      0035DF 09                   11459 	.db	9
      0035E0 00 08                11460 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1175-Sstm8s_tim1$TIM1_CCPreloadControl$1172
      0035E2 03                   11461 	.db	3
      0035E3 04                   11462 	.sleb128	4
      0035E4 01                   11463 	.db	1
      0035E5 09                   11464 	.db	9
      0035E6 00 05                11465 	.dw	Sstm8s_tim1$TIM1_CCPreloadControl$1177-Sstm8s_tim1$TIM1_CCPreloadControl$1175
      0035E8 03                   11466 	.db	3
      0035E9 02                   11467 	.sleb128	2
      0035EA 01                   11468 	.db	1
      0035EB 09                   11469 	.db	9
      0035EC 00 01                11470 	.dw	1+Sstm8s_tim1$TIM1_CCPreloadControl$1178-Sstm8s_tim1$TIM1_CCPreloadControl$1177
      0035EE 00                   11471 	.db	0
      0035EF 01                   11472 	.uleb128	1
      0035F0 01                   11473 	.db	1
      0035F1 00                   11474 	.db	0
      0035F2 05                   11475 	.uleb128	5
      0035F3 02                   11476 	.db	2
      0035F4 00 00 BC 79          11477 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1180)
      0035F8 03                   11478 	.db	3
      0035F9 B4 09                11479 	.sleb128	1204
      0035FB 01                   11480 	.db	1
      0035FC 09                   11481 	.db	9
      0035FD 00 00                11482 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1182-Sstm8s_tim1$TIM1_OC1PreloadConfig$1180
      0035FF 03                   11483 	.db	3
      003600 03                   11484 	.sleb128	3
      003601 01                   11485 	.db	1
      003602 09                   11486 	.db	9
      003603 00 1E                11487 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1190-Sstm8s_tim1$TIM1_OC1PreloadConfig$1182
      003605 03                   11488 	.db	3
      003606 05                   11489 	.sleb128	5
      003607 01                   11490 	.db	1
      003608 09                   11491 	.db	9
      003609 00 03                11492 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1191-Sstm8s_tim1$TIM1_OC1PreloadConfig$1190
      00360B 03                   11493 	.db	3
      00360C 7E                   11494 	.sleb128	-2
      00360D 01                   11495 	.db	1
      00360E 09                   11496 	.db	9
      00360F 00 07                11497 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1193-Sstm8s_tim1$TIM1_OC1PreloadConfig$1191
      003611 03                   11498 	.db	3
      003612 02                   11499 	.sleb128	2
      003613 01                   11500 	.db	1
      003614 09                   11501 	.db	9
      003615 00 08                11502 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1196-Sstm8s_tim1$TIM1_OC1PreloadConfig$1193
      003617 03                   11503 	.db	3
      003618 04                   11504 	.sleb128	4
      003619 01                   11505 	.db	1
      00361A 09                   11506 	.db	9
      00361B 00 05                11507 	.dw	Sstm8s_tim1$TIM1_OC1PreloadConfig$1198-Sstm8s_tim1$TIM1_OC1PreloadConfig$1196
      00361D 03                   11508 	.db	3
      00361E 02                   11509 	.sleb128	2
      00361F 01                   11510 	.db	1
      003620 09                   11511 	.db	9
      003621 00 01                11512 	.dw	1+Sstm8s_tim1$TIM1_OC1PreloadConfig$1199-Sstm8s_tim1$TIM1_OC1PreloadConfig$1198
      003623 00                   11513 	.db	0
      003624 01                   11514 	.uleb128	1
      003625 01                   11515 	.db	1
      003626 00                   11516 	.db	0
      003627 05                   11517 	.uleb128	5
      003628 02                   11518 	.db	2
      003629 00 00 BC AF          11519 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1201)
      00362D 03                   11520 	.db	3
      00362E CA 09                11521 	.sleb128	1226
      003630 01                   11522 	.db	1
      003631 09                   11523 	.db	9
      003632 00 00                11524 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1203-Sstm8s_tim1$TIM1_OC2PreloadConfig$1201
      003634 03                   11525 	.db	3
      003635 03                   11526 	.sleb128	3
      003636 01                   11527 	.db	1
      003637 09                   11528 	.db	9
      003638 00 1E                11529 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1211-Sstm8s_tim1$TIM1_OC2PreloadConfig$1203
      00363A 03                   11530 	.db	3
      00363B 05                   11531 	.sleb128	5
      00363C 01                   11532 	.db	1
      00363D 09                   11533 	.db	9
      00363E 00 03                11534 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1212-Sstm8s_tim1$TIM1_OC2PreloadConfig$1211
      003640 03                   11535 	.db	3
      003641 7E                   11536 	.sleb128	-2
      003642 01                   11537 	.db	1
      003643 09                   11538 	.db	9
      003644 00 07                11539 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1214-Sstm8s_tim1$TIM1_OC2PreloadConfig$1212
      003646 03                   11540 	.db	3
      003647 02                   11541 	.sleb128	2
      003648 01                   11542 	.db	1
      003649 09                   11543 	.db	9
      00364A 00 08                11544 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1217-Sstm8s_tim1$TIM1_OC2PreloadConfig$1214
      00364C 03                   11545 	.db	3
      00364D 04                   11546 	.sleb128	4
      00364E 01                   11547 	.db	1
      00364F 09                   11548 	.db	9
      003650 00 05                11549 	.dw	Sstm8s_tim1$TIM1_OC2PreloadConfig$1219-Sstm8s_tim1$TIM1_OC2PreloadConfig$1217
      003652 03                   11550 	.db	3
      003653 02                   11551 	.sleb128	2
      003654 01                   11552 	.db	1
      003655 09                   11553 	.db	9
      003656 00 01                11554 	.dw	1+Sstm8s_tim1$TIM1_OC2PreloadConfig$1220-Sstm8s_tim1$TIM1_OC2PreloadConfig$1219
      003658 00                   11555 	.db	0
      003659 01                   11556 	.uleb128	1
      00365A 01                   11557 	.db	1
      00365B 00                   11558 	.db	0
      00365C 05                   11559 	.uleb128	5
      00365D 02                   11560 	.db	2
      00365E 00 00 BC E5          11561 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1222)
      003662 03                   11562 	.db	3
      003663 E0 09                11563 	.sleb128	1248
      003665 01                   11564 	.db	1
      003666 09                   11565 	.db	9
      003667 00 00                11566 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1224-Sstm8s_tim1$TIM1_OC3PreloadConfig$1222
      003669 03                   11567 	.db	3
      00366A 03                   11568 	.sleb128	3
      00366B 01                   11569 	.db	1
      00366C 09                   11570 	.db	9
      00366D 00 1E                11571 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1232-Sstm8s_tim1$TIM1_OC3PreloadConfig$1224
      00366F 03                   11572 	.db	3
      003670 05                   11573 	.sleb128	5
      003671 01                   11574 	.db	1
      003672 09                   11575 	.db	9
      003673 00 03                11576 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1233-Sstm8s_tim1$TIM1_OC3PreloadConfig$1232
      003675 03                   11577 	.db	3
      003676 7E                   11578 	.sleb128	-2
      003677 01                   11579 	.db	1
      003678 09                   11580 	.db	9
      003679 00 07                11581 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1235-Sstm8s_tim1$TIM1_OC3PreloadConfig$1233
      00367B 03                   11582 	.db	3
      00367C 02                   11583 	.sleb128	2
      00367D 01                   11584 	.db	1
      00367E 09                   11585 	.db	9
      00367F 00 08                11586 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1238-Sstm8s_tim1$TIM1_OC3PreloadConfig$1235
      003681 03                   11587 	.db	3
      003682 04                   11588 	.sleb128	4
      003683 01                   11589 	.db	1
      003684 09                   11590 	.db	9
      003685 00 05                11591 	.dw	Sstm8s_tim1$TIM1_OC3PreloadConfig$1240-Sstm8s_tim1$TIM1_OC3PreloadConfig$1238
      003687 03                   11592 	.db	3
      003688 02                   11593 	.sleb128	2
      003689 01                   11594 	.db	1
      00368A 09                   11595 	.db	9
      00368B 00 01                11596 	.dw	1+Sstm8s_tim1$TIM1_OC3PreloadConfig$1241-Sstm8s_tim1$TIM1_OC3PreloadConfig$1240
      00368D 00                   11597 	.db	0
      00368E 01                   11598 	.uleb128	1
      00368F 01                   11599 	.db	1
      003690 00                   11600 	.db	0
      003691 05                   11601 	.uleb128	5
      003692 02                   11602 	.db	2
      003693 00 00 BD 1B          11603 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1243)
      003697 03                   11604 	.db	3
      003698 F6 09                11605 	.sleb128	1270
      00369A 01                   11606 	.db	1
      00369B 09                   11607 	.db	9
      00369C 00 00                11608 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1245-Sstm8s_tim1$TIM1_OC4PreloadConfig$1243
      00369E 03                   11609 	.db	3
      00369F 03                   11610 	.sleb128	3
      0036A0 01                   11611 	.db	1
      0036A1 09                   11612 	.db	9
      0036A2 00 1E                11613 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1253-Sstm8s_tim1$TIM1_OC4PreloadConfig$1245
      0036A4 03                   11614 	.db	3
      0036A5 05                   11615 	.sleb128	5
      0036A6 01                   11616 	.db	1
      0036A7 09                   11617 	.db	9
      0036A8 00 03                11618 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1254-Sstm8s_tim1$TIM1_OC4PreloadConfig$1253
      0036AA 03                   11619 	.db	3
      0036AB 7E                   11620 	.sleb128	-2
      0036AC 01                   11621 	.db	1
      0036AD 09                   11622 	.db	9
      0036AE 00 07                11623 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1256-Sstm8s_tim1$TIM1_OC4PreloadConfig$1254
      0036B0 03                   11624 	.db	3
      0036B1 02                   11625 	.sleb128	2
      0036B2 01                   11626 	.db	1
      0036B3 09                   11627 	.db	9
      0036B4 00 08                11628 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1259-Sstm8s_tim1$TIM1_OC4PreloadConfig$1256
      0036B6 03                   11629 	.db	3
      0036B7 04                   11630 	.sleb128	4
      0036B8 01                   11631 	.db	1
      0036B9 09                   11632 	.db	9
      0036BA 00 05                11633 	.dw	Sstm8s_tim1$TIM1_OC4PreloadConfig$1261-Sstm8s_tim1$TIM1_OC4PreloadConfig$1259
      0036BC 03                   11634 	.db	3
      0036BD 02                   11635 	.sleb128	2
      0036BE 01                   11636 	.db	1
      0036BF 09                   11637 	.db	9
      0036C0 00 01                11638 	.dw	1+Sstm8s_tim1$TIM1_OC4PreloadConfig$1262-Sstm8s_tim1$TIM1_OC4PreloadConfig$1261
      0036C2 00                   11639 	.db	0
      0036C3 01                   11640 	.uleb128	1
      0036C4 01                   11641 	.db	1
      0036C5 00                   11642 	.db	0
      0036C6 05                   11643 	.uleb128	5
      0036C7 02                   11644 	.db	2
      0036C8 00 00 BD 51          11645 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1264)
      0036CC 03                   11646 	.db	3
      0036CD 8C 0A                11647 	.sleb128	1292
      0036CF 01                   11648 	.db	1
      0036D0 09                   11649 	.db	9
      0036D1 00 00                11650 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1266-Sstm8s_tim1$TIM1_OC1FastConfig$1264
      0036D3 03                   11651 	.db	3
      0036D4 03                   11652 	.sleb128	3
      0036D5 01                   11653 	.db	1
      0036D6 09                   11654 	.db	9
      0036D7 00 1E                11655 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1274-Sstm8s_tim1$TIM1_OC1FastConfig$1266
      0036D9 03                   11656 	.db	3
      0036DA 05                   11657 	.sleb128	5
      0036DB 01                   11658 	.db	1
      0036DC 09                   11659 	.db	9
      0036DD 00 03                11660 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1275-Sstm8s_tim1$TIM1_OC1FastConfig$1274
      0036DF 03                   11661 	.db	3
      0036E0 7E                   11662 	.sleb128	-2
      0036E1 01                   11663 	.db	1
      0036E2 09                   11664 	.db	9
      0036E3 00 07                11665 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1277-Sstm8s_tim1$TIM1_OC1FastConfig$1275
      0036E5 03                   11666 	.db	3
      0036E6 02                   11667 	.sleb128	2
      0036E7 01                   11668 	.db	1
      0036E8 09                   11669 	.db	9
      0036E9 00 08                11670 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1280-Sstm8s_tim1$TIM1_OC1FastConfig$1277
      0036EB 03                   11671 	.db	3
      0036EC 04                   11672 	.sleb128	4
      0036ED 01                   11673 	.db	1
      0036EE 09                   11674 	.db	9
      0036EF 00 05                11675 	.dw	Sstm8s_tim1$TIM1_OC1FastConfig$1282-Sstm8s_tim1$TIM1_OC1FastConfig$1280
      0036F1 03                   11676 	.db	3
      0036F2 02                   11677 	.sleb128	2
      0036F3 01                   11678 	.db	1
      0036F4 09                   11679 	.db	9
      0036F5 00 01                11680 	.dw	1+Sstm8s_tim1$TIM1_OC1FastConfig$1283-Sstm8s_tim1$TIM1_OC1FastConfig$1282
      0036F7 00                   11681 	.db	0
      0036F8 01                   11682 	.uleb128	1
      0036F9 01                   11683 	.db	1
      0036FA 00                   11684 	.db	0
      0036FB 05                   11685 	.uleb128	5
      0036FC 02                   11686 	.db	2
      0036FD 00 00 BD 87          11687 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1285)
      003701 03                   11688 	.db	3
      003702 A2 0A                11689 	.sleb128	1314
      003704 01                   11690 	.db	1
      003705 09                   11691 	.db	9
      003706 00 00                11692 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1287-Sstm8s_tim1$TIM1_OC2FastConfig$1285
      003708 03                   11693 	.db	3
      003709 03                   11694 	.sleb128	3
      00370A 01                   11695 	.db	1
      00370B 09                   11696 	.db	9
      00370C 00 1E                11697 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1295-Sstm8s_tim1$TIM1_OC2FastConfig$1287
      00370E 03                   11698 	.db	3
      00370F 05                   11699 	.sleb128	5
      003710 01                   11700 	.db	1
      003711 09                   11701 	.db	9
      003712 00 03                11702 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1296-Sstm8s_tim1$TIM1_OC2FastConfig$1295
      003714 03                   11703 	.db	3
      003715 7E                   11704 	.sleb128	-2
      003716 01                   11705 	.db	1
      003717 09                   11706 	.db	9
      003718 00 07                11707 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1298-Sstm8s_tim1$TIM1_OC2FastConfig$1296
      00371A 03                   11708 	.db	3
      00371B 02                   11709 	.sleb128	2
      00371C 01                   11710 	.db	1
      00371D 09                   11711 	.db	9
      00371E 00 08                11712 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1301-Sstm8s_tim1$TIM1_OC2FastConfig$1298
      003720 03                   11713 	.db	3
      003721 04                   11714 	.sleb128	4
      003722 01                   11715 	.db	1
      003723 09                   11716 	.db	9
      003724 00 05                11717 	.dw	Sstm8s_tim1$TIM1_OC2FastConfig$1303-Sstm8s_tim1$TIM1_OC2FastConfig$1301
      003726 03                   11718 	.db	3
      003727 02                   11719 	.sleb128	2
      003728 01                   11720 	.db	1
      003729 09                   11721 	.db	9
      00372A 00 01                11722 	.dw	1+Sstm8s_tim1$TIM1_OC2FastConfig$1304-Sstm8s_tim1$TIM1_OC2FastConfig$1303
      00372C 00                   11723 	.db	0
      00372D 01                   11724 	.uleb128	1
      00372E 01                   11725 	.db	1
      00372F 00                   11726 	.db	0
      003730 05                   11727 	.uleb128	5
      003731 02                   11728 	.db	2
      003732 00 00 BD BD          11729 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1306)
      003736 03                   11730 	.db	3
      003737 B8 0A                11731 	.sleb128	1336
      003739 01                   11732 	.db	1
      00373A 09                   11733 	.db	9
      00373B 00 00                11734 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1308-Sstm8s_tim1$TIM1_OC3FastConfig$1306
      00373D 03                   11735 	.db	3
      00373E 03                   11736 	.sleb128	3
      00373F 01                   11737 	.db	1
      003740 09                   11738 	.db	9
      003741 00 1E                11739 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1316-Sstm8s_tim1$TIM1_OC3FastConfig$1308
      003743 03                   11740 	.db	3
      003744 05                   11741 	.sleb128	5
      003745 01                   11742 	.db	1
      003746 09                   11743 	.db	9
      003747 00 03                11744 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1317-Sstm8s_tim1$TIM1_OC3FastConfig$1316
      003749 03                   11745 	.db	3
      00374A 7E                   11746 	.sleb128	-2
      00374B 01                   11747 	.db	1
      00374C 09                   11748 	.db	9
      00374D 00 07                11749 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1319-Sstm8s_tim1$TIM1_OC3FastConfig$1317
      00374F 03                   11750 	.db	3
      003750 02                   11751 	.sleb128	2
      003751 01                   11752 	.db	1
      003752 09                   11753 	.db	9
      003753 00 08                11754 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1322-Sstm8s_tim1$TIM1_OC3FastConfig$1319
      003755 03                   11755 	.db	3
      003756 04                   11756 	.sleb128	4
      003757 01                   11757 	.db	1
      003758 09                   11758 	.db	9
      003759 00 05                11759 	.dw	Sstm8s_tim1$TIM1_OC3FastConfig$1324-Sstm8s_tim1$TIM1_OC3FastConfig$1322
      00375B 03                   11760 	.db	3
      00375C 02                   11761 	.sleb128	2
      00375D 01                   11762 	.db	1
      00375E 09                   11763 	.db	9
      00375F 00 01                11764 	.dw	1+Sstm8s_tim1$TIM1_OC3FastConfig$1325-Sstm8s_tim1$TIM1_OC3FastConfig$1324
      003761 00                   11765 	.db	0
      003762 01                   11766 	.uleb128	1
      003763 01                   11767 	.db	1
      003764 00                   11768 	.db	0
      003765 05                   11769 	.uleb128	5
      003766 02                   11770 	.db	2
      003767 00 00 BD F3          11771 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1327)
      00376B 03                   11772 	.db	3
      00376C CE 0A                11773 	.sleb128	1358
      00376E 01                   11774 	.db	1
      00376F 09                   11775 	.db	9
      003770 00 00                11776 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1329-Sstm8s_tim1$TIM1_OC4FastConfig$1327
      003772 03                   11777 	.db	3
      003773 03                   11778 	.sleb128	3
      003774 01                   11779 	.db	1
      003775 09                   11780 	.db	9
      003776 00 1E                11781 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1337-Sstm8s_tim1$TIM1_OC4FastConfig$1329
      003778 03                   11782 	.db	3
      003779 05                   11783 	.sleb128	5
      00377A 01                   11784 	.db	1
      00377B 09                   11785 	.db	9
      00377C 00 03                11786 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1338-Sstm8s_tim1$TIM1_OC4FastConfig$1337
      00377E 03                   11787 	.db	3
      00377F 7E                   11788 	.sleb128	-2
      003780 01                   11789 	.db	1
      003781 09                   11790 	.db	9
      003782 00 07                11791 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1340-Sstm8s_tim1$TIM1_OC4FastConfig$1338
      003784 03                   11792 	.db	3
      003785 02                   11793 	.sleb128	2
      003786 01                   11794 	.db	1
      003787 09                   11795 	.db	9
      003788 00 08                11796 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1343-Sstm8s_tim1$TIM1_OC4FastConfig$1340
      00378A 03                   11797 	.db	3
      00378B 04                   11798 	.sleb128	4
      00378C 01                   11799 	.db	1
      00378D 09                   11800 	.db	9
      00378E 00 05                11801 	.dw	Sstm8s_tim1$TIM1_OC4FastConfig$1345-Sstm8s_tim1$TIM1_OC4FastConfig$1343
      003790 03                   11802 	.db	3
      003791 02                   11803 	.sleb128	2
      003792 01                   11804 	.db	1
      003793 09                   11805 	.db	9
      003794 00 01                11806 	.dw	1+Sstm8s_tim1$TIM1_OC4FastConfig$1346-Sstm8s_tim1$TIM1_OC4FastConfig$1345
      003796 00                   11807 	.db	0
      003797 01                   11808 	.uleb128	1
      003798 01                   11809 	.db	1
      003799 00                   11810 	.db	0
      00379A 05                   11811 	.uleb128	5
      00379B 02                   11812 	.db	2
      00379C 00 00 BE 29          11813 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1348)
      0037A0 03                   11814 	.db	3
      0037A1 EC 0A                11815 	.sleb128	1388
      0037A3 01                   11816 	.db	1
      0037A4 09                   11817 	.db	9
      0037A5 00 00                11818 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1350-Sstm8s_tim1$TIM1_GenerateEvent$1348
      0037A7 03                   11819 	.db	3
      0037A8 03                   11820 	.sleb128	3
      0037A9 01                   11821 	.db	1
      0037AA 09                   11822 	.db	9
      0037AB 00 16                11823 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1357-Sstm8s_tim1$TIM1_GenerateEvent$1350
      0037AD 03                   11824 	.db	3
      0037AE 03                   11825 	.sleb128	3
      0037AF 01                   11826 	.db	1
      0037B0 09                   11827 	.db	9
      0037B1 00 06                11828 	.dw	Sstm8s_tim1$TIM1_GenerateEvent$1358-Sstm8s_tim1$TIM1_GenerateEvent$1357
      0037B3 03                   11829 	.db	3
      0037B4 01                   11830 	.sleb128	1
      0037B5 01                   11831 	.db	1
      0037B6 09                   11832 	.db	9
      0037B7 00 01                11833 	.dw	1+Sstm8s_tim1$TIM1_GenerateEvent$1359-Sstm8s_tim1$TIM1_GenerateEvent$1358
      0037B9 00                   11834 	.db	0
      0037BA 01                   11835 	.uleb128	1
      0037BB 01                   11836 	.db	1
      0037BC 00                   11837 	.db	0
      0037BD 05                   11838 	.uleb128	5
      0037BE 02                   11839 	.db	2
      0037BF 00 00 BE 46          11840 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1361)
      0037C3 03                   11841 	.db	3
      0037C4 FD 0A                11842 	.sleb128	1405
      0037C6 01                   11843 	.db	1
      0037C7 09                   11844 	.db	9
      0037C8 00 00                11845 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1363-Sstm8s_tim1$TIM1_OC1PolarityConfig$1361
      0037CA 03                   11846 	.db	3
      0037CB 03                   11847 	.sleb128	3
      0037CC 01                   11848 	.db	1
      0037CD 09                   11849 	.db	9
      0037CE 00 1F                11850 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1371-Sstm8s_tim1$TIM1_OC1PolarityConfig$1363
      0037D0 03                   11851 	.db	3
      0037D1 05                   11852 	.sleb128	5
      0037D2 01                   11853 	.db	1
      0037D3 09                   11854 	.db	9
      0037D4 00 03                11855 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1372-Sstm8s_tim1$TIM1_OC1PolarityConfig$1371
      0037D6 03                   11856 	.db	3
      0037D7 7E                   11857 	.sleb128	-2
      0037D8 01                   11858 	.db	1
      0037D9 09                   11859 	.db	9
      0037DA 00 07                11860 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1374-Sstm8s_tim1$TIM1_OC1PolarityConfig$1372
      0037DC 03                   11861 	.db	3
      0037DD 02                   11862 	.sleb128	2
      0037DE 01                   11863 	.db	1
      0037DF 09                   11864 	.db	9
      0037E0 00 08                11865 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1377-Sstm8s_tim1$TIM1_OC1PolarityConfig$1374
      0037E2 03                   11866 	.db	3
      0037E3 04                   11867 	.sleb128	4
      0037E4 01                   11868 	.db	1
      0037E5 09                   11869 	.db	9
      0037E6 00 05                11870 	.dw	Sstm8s_tim1$TIM1_OC1PolarityConfig$1379-Sstm8s_tim1$TIM1_OC1PolarityConfig$1377
      0037E8 03                   11871 	.db	3
      0037E9 02                   11872 	.sleb128	2
      0037EA 01                   11873 	.db	1
      0037EB 09                   11874 	.db	9
      0037EC 00 01                11875 	.dw	1+Sstm8s_tim1$TIM1_OC1PolarityConfig$1380-Sstm8s_tim1$TIM1_OC1PolarityConfig$1379
      0037EE 00                   11876 	.db	0
      0037EF 01                   11877 	.uleb128	1
      0037F0 01                   11878 	.db	1
      0037F1 00                   11879 	.db	0
      0037F2 05                   11880 	.uleb128	5
      0037F3 02                   11881 	.db	2
      0037F4 00 00 BE 7D          11882 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382)
      0037F8 03                   11883 	.db	3
      0037F9 95 0B                11884 	.sleb128	1429
      0037FB 01                   11885 	.db	1
      0037FC 09                   11886 	.db	9
      0037FD 00 00                11887 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1382
      0037FF 03                   11888 	.db	3
      003800 03                   11889 	.sleb128	3
      003801 01                   11890 	.db	1
      003802 09                   11891 	.db	9
      003803 00 1F                11892 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1384
      003805 03                   11893 	.db	3
      003806 05                   11894 	.sleb128	5
      003807 01                   11895 	.db	1
      003808 09                   11896 	.db	9
      003809 00 03                11897 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1392
      00380B 03                   11898 	.db	3
      00380C 7E                   11899 	.sleb128	-2
      00380D 01                   11900 	.db	1
      00380E 09                   11901 	.db	9
      00380F 00 07                11902 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1393
      003811 03                   11903 	.db	3
      003812 02                   11904 	.sleb128	2
      003813 01                   11905 	.db	1
      003814 09                   11906 	.db	9
      003815 00 08                11907 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1395
      003817 03                   11908 	.db	3
      003818 04                   11909 	.sleb128	4
      003819 01                   11910 	.db	1
      00381A 09                   11911 	.db	9
      00381B 00 05                11912 	.dw	Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1398
      00381D 03                   11913 	.db	3
      00381E 02                   11914 	.sleb128	2
      00381F 01                   11915 	.db	1
      003820 09                   11916 	.db	9
      003821 00 01                11917 	.dw	1+Sstm8s_tim1$TIM1_OC1NPolarityConfig$1401-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1400
      003823 00                   11918 	.db	0
      003824 01                   11919 	.uleb128	1
      003825 01                   11920 	.db	1
      003826 00                   11921 	.db	0
      003827 05                   11922 	.uleb128	5
      003828 02                   11923 	.db	2
      003829 00 00 BE B4          11924 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1403)
      00382D 03                   11925 	.db	3
      00382E AD 0B                11926 	.sleb128	1453
      003830 01                   11927 	.db	1
      003831 09                   11928 	.db	9
      003832 00 00                11929 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1405-Sstm8s_tim1$TIM1_OC2PolarityConfig$1403
      003834 03                   11930 	.db	3
      003835 03                   11931 	.sleb128	3
      003836 01                   11932 	.db	1
      003837 09                   11933 	.db	9
      003838 00 1F                11934 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1413-Sstm8s_tim1$TIM1_OC2PolarityConfig$1405
      00383A 03                   11935 	.db	3
      00383B 05                   11936 	.sleb128	5
      00383C 01                   11937 	.db	1
      00383D 09                   11938 	.db	9
      00383E 00 03                11939 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1414-Sstm8s_tim1$TIM1_OC2PolarityConfig$1413
      003840 03                   11940 	.db	3
      003841 7E                   11941 	.sleb128	-2
      003842 01                   11942 	.db	1
      003843 09                   11943 	.db	9
      003844 00 07                11944 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1416-Sstm8s_tim1$TIM1_OC2PolarityConfig$1414
      003846 03                   11945 	.db	3
      003847 02                   11946 	.sleb128	2
      003848 01                   11947 	.db	1
      003849 09                   11948 	.db	9
      00384A 00 08                11949 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1419-Sstm8s_tim1$TIM1_OC2PolarityConfig$1416
      00384C 03                   11950 	.db	3
      00384D 04                   11951 	.sleb128	4
      00384E 01                   11952 	.db	1
      00384F 09                   11953 	.db	9
      003850 00 05                11954 	.dw	Sstm8s_tim1$TIM1_OC2PolarityConfig$1421-Sstm8s_tim1$TIM1_OC2PolarityConfig$1419
      003852 03                   11955 	.db	3
      003853 02                   11956 	.sleb128	2
      003854 01                   11957 	.db	1
      003855 09                   11958 	.db	9
      003856 00 01                11959 	.dw	1+Sstm8s_tim1$TIM1_OC2PolarityConfig$1422-Sstm8s_tim1$TIM1_OC2PolarityConfig$1421
      003858 00                   11960 	.db	0
      003859 01                   11961 	.uleb128	1
      00385A 01                   11962 	.db	1
      00385B 00                   11963 	.db	0
      00385C 05                   11964 	.uleb128	5
      00385D 02                   11965 	.db	2
      00385E 00 00 BE EB          11966 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424)
      003862 03                   11967 	.db	3
      003863 C5 0B                11968 	.sleb128	1477
      003865 01                   11969 	.db	1
      003866 09                   11970 	.db	9
      003867 00 00                11971 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1424
      003869 03                   11972 	.db	3
      00386A 03                   11973 	.sleb128	3
      00386B 01                   11974 	.db	1
      00386C 09                   11975 	.db	9
      00386D 00 1F                11976 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1426
      00386F 03                   11977 	.db	3
      003870 05                   11978 	.sleb128	5
      003871 01                   11979 	.db	1
      003872 09                   11980 	.db	9
      003873 00 03                11981 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1434
      003875 03                   11982 	.db	3
      003876 7E                   11983 	.sleb128	-2
      003877 01                   11984 	.db	1
      003878 09                   11985 	.db	9
      003879 00 07                11986 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1435
      00387B 03                   11987 	.db	3
      00387C 02                   11988 	.sleb128	2
      00387D 01                   11989 	.db	1
      00387E 09                   11990 	.db	9
      00387F 00 08                11991 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1437
      003881 03                   11992 	.db	3
      003882 04                   11993 	.sleb128	4
      003883 01                   11994 	.db	1
      003884 09                   11995 	.db	9
      003885 00 05                11996 	.dw	Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1440
      003887 03                   11997 	.db	3
      003888 02                   11998 	.sleb128	2
      003889 01                   11999 	.db	1
      00388A 09                   12000 	.db	9
      00388B 00 01                12001 	.dw	1+Sstm8s_tim1$TIM1_OC2NPolarityConfig$1443-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1442
      00388D 00                   12002 	.db	0
      00388E 01                   12003 	.uleb128	1
      00388F 01                   12004 	.db	1
      003890 00                   12005 	.db	0
      003891 05                   12006 	.uleb128	5
      003892 02                   12007 	.db	2
      003893 00 00 BF 22          12008 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1445)
      003897 03                   12009 	.db	3
      003898 DD 0B                12010 	.sleb128	1501
      00389A 01                   12011 	.db	1
      00389B 09                   12012 	.db	9
      00389C 00 00                12013 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1447-Sstm8s_tim1$TIM1_OC3PolarityConfig$1445
      00389E 03                   12014 	.db	3
      00389F 03                   12015 	.sleb128	3
      0038A0 01                   12016 	.db	1
      0038A1 09                   12017 	.db	9
      0038A2 00 1F                12018 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1455-Sstm8s_tim1$TIM1_OC3PolarityConfig$1447
      0038A4 03                   12019 	.db	3
      0038A5 05                   12020 	.sleb128	5
      0038A6 01                   12021 	.db	1
      0038A7 09                   12022 	.db	9
      0038A8 00 03                12023 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1456-Sstm8s_tim1$TIM1_OC3PolarityConfig$1455
      0038AA 03                   12024 	.db	3
      0038AB 7E                   12025 	.sleb128	-2
      0038AC 01                   12026 	.db	1
      0038AD 09                   12027 	.db	9
      0038AE 00 07                12028 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1458-Sstm8s_tim1$TIM1_OC3PolarityConfig$1456
      0038B0 03                   12029 	.db	3
      0038B1 02                   12030 	.sleb128	2
      0038B2 01                   12031 	.db	1
      0038B3 09                   12032 	.db	9
      0038B4 00 08                12033 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1461-Sstm8s_tim1$TIM1_OC3PolarityConfig$1458
      0038B6 03                   12034 	.db	3
      0038B7 04                   12035 	.sleb128	4
      0038B8 01                   12036 	.db	1
      0038B9 09                   12037 	.db	9
      0038BA 00 05                12038 	.dw	Sstm8s_tim1$TIM1_OC3PolarityConfig$1463-Sstm8s_tim1$TIM1_OC3PolarityConfig$1461
      0038BC 03                   12039 	.db	3
      0038BD 02                   12040 	.sleb128	2
      0038BE 01                   12041 	.db	1
      0038BF 09                   12042 	.db	9
      0038C0 00 01                12043 	.dw	1+Sstm8s_tim1$TIM1_OC3PolarityConfig$1464-Sstm8s_tim1$TIM1_OC3PolarityConfig$1463
      0038C2 00                   12044 	.db	0
      0038C3 01                   12045 	.uleb128	1
      0038C4 01                   12046 	.db	1
      0038C5 00                   12047 	.db	0
      0038C6 05                   12048 	.uleb128	5
      0038C7 02                   12049 	.db	2
      0038C8 00 00 BF 59          12050 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466)
      0038CC 03                   12051 	.db	3
      0038CD F6 0B                12052 	.sleb128	1526
      0038CF 01                   12053 	.db	1
      0038D0 09                   12054 	.db	9
      0038D1 00 00                12055 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1466
      0038D3 03                   12056 	.db	3
      0038D4 03                   12057 	.sleb128	3
      0038D5 01                   12058 	.db	1
      0038D6 09                   12059 	.db	9
      0038D7 00 1F                12060 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1468
      0038D9 03                   12061 	.db	3
      0038DA 05                   12062 	.sleb128	5
      0038DB 01                   12063 	.db	1
      0038DC 09                   12064 	.db	9
      0038DD 00 03                12065 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1476
      0038DF 03                   12066 	.db	3
      0038E0 7E                   12067 	.sleb128	-2
      0038E1 01                   12068 	.db	1
      0038E2 09                   12069 	.db	9
      0038E3 00 07                12070 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1477
      0038E5 03                   12071 	.db	3
      0038E6 02                   12072 	.sleb128	2
      0038E7 01                   12073 	.db	1
      0038E8 09                   12074 	.db	9
      0038E9 00 08                12075 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1479
      0038EB 03                   12076 	.db	3
      0038EC 04                   12077 	.sleb128	4
      0038ED 01                   12078 	.db	1
      0038EE 09                   12079 	.db	9
      0038EF 00 05                12080 	.dw	Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1482
      0038F1 03                   12081 	.db	3
      0038F2 02                   12082 	.sleb128	2
      0038F3 01                   12083 	.db	1
      0038F4 09                   12084 	.db	9
      0038F5 00 01                12085 	.dw	1+Sstm8s_tim1$TIM1_OC3NPolarityConfig$1485-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1484
      0038F7 00                   12086 	.db	0
      0038F8 01                   12087 	.uleb128	1
      0038F9 01                   12088 	.db	1
      0038FA 00                   12089 	.db	0
      0038FB 05                   12090 	.uleb128	5
      0038FC 02                   12091 	.db	2
      0038FD 00 00 BF 90          12092 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1487)
      003901 03                   12093 	.db	3
      003902 8E 0C                12094 	.sleb128	1550
      003904 01                   12095 	.db	1
      003905 09                   12096 	.db	9
      003906 00 00                12097 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1489-Sstm8s_tim1$TIM1_OC4PolarityConfig$1487
      003908 03                   12098 	.db	3
      003909 03                   12099 	.sleb128	3
      00390A 01                   12100 	.db	1
      00390B 09                   12101 	.db	9
      00390C 00 1F                12102 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1497-Sstm8s_tim1$TIM1_OC4PolarityConfig$1489
      00390E 03                   12103 	.db	3
      00390F 05                   12104 	.sleb128	5
      003910 01                   12105 	.db	1
      003911 09                   12106 	.db	9
      003912 00 03                12107 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1498-Sstm8s_tim1$TIM1_OC4PolarityConfig$1497
      003914 03                   12108 	.db	3
      003915 7E                   12109 	.sleb128	-2
      003916 01                   12110 	.db	1
      003917 09                   12111 	.db	9
      003918 00 07                12112 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1500-Sstm8s_tim1$TIM1_OC4PolarityConfig$1498
      00391A 03                   12113 	.db	3
      00391B 02                   12114 	.sleb128	2
      00391C 01                   12115 	.db	1
      00391D 09                   12116 	.db	9
      00391E 00 08                12117 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1503-Sstm8s_tim1$TIM1_OC4PolarityConfig$1500
      003920 03                   12118 	.db	3
      003921 04                   12119 	.sleb128	4
      003922 01                   12120 	.db	1
      003923 09                   12121 	.db	9
      003924 00 05                12122 	.dw	Sstm8s_tim1$TIM1_OC4PolarityConfig$1505-Sstm8s_tim1$TIM1_OC4PolarityConfig$1503
      003926 03                   12123 	.db	3
      003927 02                   12124 	.sleb128	2
      003928 01                   12125 	.db	1
      003929 09                   12126 	.db	9
      00392A 00 01                12127 	.dw	1+Sstm8s_tim1$TIM1_OC4PolarityConfig$1506-Sstm8s_tim1$TIM1_OC4PolarityConfig$1505
      00392C 00                   12128 	.db	0
      00392D 01                   12129 	.uleb128	1
      00392E 01                   12130 	.db	1
      00392F 00                   12131 	.db	0
      003930 05                   12132 	.uleb128	5
      003931 02                   12133 	.db	2
      003932 00 00 BF C7          12134 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1508)
      003936 03                   12135 	.db	3
      003937 AA 0C                12136 	.sleb128	1578
      003939 01                   12137 	.db	1
      00393A 09                   12138 	.db	9
      00393B 00 01                12139 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1511-Sstm8s_tim1$TIM1_CCxCmd$1508
      00393D 03                   12140 	.db	3
      00393E 03                   12141 	.sleb128	3
      00393F 01                   12142 	.db	1
      003940 09                   12143 	.db	9
      003941 00 4A                12144 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1521-Sstm8s_tim1$TIM1_CCxCmd$1511
      003943 03                   12145 	.db	3
      003944 01                   12146 	.sleb128	1
      003945 01                   12147 	.db	1
      003946 09                   12148 	.db	9
      003947 00 1E                12149 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1529-Sstm8s_tim1$TIM1_CCxCmd$1521
      003949 03                   12150 	.db	3
      00394A 02                   12151 	.sleb128	2
      00394B 01                   12152 	.db	1
      00394C 09                   12153 	.db	9
      00394D 00 07                12154 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1530-Sstm8s_tim1$TIM1_CCxCmd$1529
      00394F 03                   12155 	.db	3
      003950 05                   12156 	.sleb128	5
      003951 01                   12157 	.db	1
      003952 09                   12158 	.db	9
      003953 00 03                12159 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1532-Sstm8s_tim1$TIM1_CCxCmd$1530
      003955 03                   12160 	.db	3
      003956 7E                   12161 	.sleb128	-2
      003957 01                   12162 	.db	1
      003958 09                   12163 	.db	9
      003959 00 07                12164 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1534-Sstm8s_tim1$TIM1_CCxCmd$1532
      00395B 03                   12165 	.db	3
      00395C 02                   12166 	.sleb128	2
      00395D 01                   12167 	.db	1
      00395E 09                   12168 	.db	9
      00395F 00 08                12169 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1537-Sstm8s_tim1$TIM1_CCxCmd$1534
      003961 03                   12170 	.db	3
      003962 04                   12171 	.sleb128	4
      003963 01                   12172 	.db	1
      003964 09                   12173 	.db	9
      003965 00 08                12174 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1539-Sstm8s_tim1$TIM1_CCxCmd$1537
      003967 03                   12175 	.db	3
      003968 04                   12176 	.sleb128	4
      003969 01                   12177 	.db	1
      00396A 09                   12178 	.db	9
      00396B 00 08                12179 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1540-Sstm8s_tim1$TIM1_CCxCmd$1539
      00396D 03                   12180 	.db	3
      00396E 78                   12181 	.sleb128	-8
      00396F 01                   12182 	.db	1
      003970 09                   12183 	.db	9
      003971 00 03                12184 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1542-Sstm8s_tim1$TIM1_CCxCmd$1540
      003973 03                   12185 	.db	3
      003974 0B                   12186 	.sleb128	11
      003975 01                   12187 	.db	1
      003976 09                   12188 	.db	9
      003977 00 07                12189 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1544-Sstm8s_tim1$TIM1_CCxCmd$1542
      003979 03                   12190 	.db	3
      00397A 02                   12191 	.sleb128	2
      00397B 01                   12192 	.db	1
      00397C 09                   12193 	.db	9
      00397D 00 08                12194 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1547-Sstm8s_tim1$TIM1_CCxCmd$1544
      00397F 03                   12195 	.db	3
      003980 04                   12196 	.sleb128	4
      003981 01                   12197 	.db	1
      003982 09                   12198 	.db	9
      003983 00 08                12199 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1549-Sstm8s_tim1$TIM1_CCxCmd$1547
      003985 03                   12200 	.db	3
      003986 08                   12201 	.sleb128	8
      003987 01                   12202 	.db	1
      003988 09                   12203 	.db	9
      003989 00 03                12204 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1550-Sstm8s_tim1$TIM1_CCxCmd$1549
      00398B 03                   12205 	.db	3
      00398C 7B                   12206 	.sleb128	-5
      00398D 01                   12207 	.db	1
      00398E 09                   12208 	.db	9
      00398F 00 0C                12209 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1552-Sstm8s_tim1$TIM1_CCxCmd$1550
      003991 03                   12210 	.db	3
      003992 03                   12211 	.sleb128	3
      003993 01                   12212 	.db	1
      003994 09                   12213 	.db	9
      003995 00 07                12214 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1554-Sstm8s_tim1$TIM1_CCxCmd$1552
      003997 03                   12215 	.db	3
      003998 02                   12216 	.sleb128	2
      003999 01                   12217 	.db	1
      00399A 09                   12218 	.db	9
      00399B 00 08                12219 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1557-Sstm8s_tim1$TIM1_CCxCmd$1554
      00399D 03                   12220 	.db	3
      00399E 04                   12221 	.sleb128	4
      00399F 01                   12222 	.db	1
      0039A0 09                   12223 	.db	9
      0039A1 00 08                12224 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1560-Sstm8s_tim1$TIM1_CCxCmd$1557
      0039A3 03                   12225 	.db	3
      0039A4 06                   12226 	.sleb128	6
      0039A5 01                   12227 	.db	1
      0039A6 09                   12228 	.db	9
      0039A7 00 07                12229 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1562-Sstm8s_tim1$TIM1_CCxCmd$1560
      0039A9 03                   12230 	.db	3
      0039AA 02                   12231 	.sleb128	2
      0039AB 01                   12232 	.db	1
      0039AC 09                   12233 	.db	9
      0039AD 00 08                12234 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1565-Sstm8s_tim1$TIM1_CCxCmd$1562
      0039AF 03                   12235 	.db	3
      0039B0 04                   12236 	.sleb128	4
      0039B1 01                   12237 	.db	1
      0039B2 09                   12238 	.db	9
      0039B3 00 05                12239 	.dw	Sstm8s_tim1$TIM1_CCxCmd$1567-Sstm8s_tim1$TIM1_CCxCmd$1565
      0039B5 03                   12240 	.db	3
      0039B6 03                   12241 	.sleb128	3
      0039B7 01                   12242 	.db	1
      0039B8 09                   12243 	.db	9
      0039B9 00 02                12244 	.dw	1+Sstm8s_tim1$TIM1_CCxCmd$1569-Sstm8s_tim1$TIM1_CCxCmd$1567
      0039BB 00                   12245 	.db	0
      0039BC 01                   12246 	.uleb128	1
      0039BD 01                   12247 	.db	1
      0039BE 00                   12248 	.db	0
      0039BF 05                   12249 	.uleb128	5
      0039C0 02                   12250 	.db	2
      0039C1 00 00 C0 AF          12251 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1571)
      0039C5 03                   12252 	.db	3
      0039C6 EE 0C                12253 	.sleb128	1646
      0039C8 01                   12254 	.db	1
      0039C9 09                   12255 	.db	9
      0039CA 00 01                12256 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1574-Sstm8s_tim1$TIM1_CCxNCmd$1571
      0039CC 03                   12257 	.db	3
      0039CD 03                   12258 	.sleb128	3
      0039CE 01                   12259 	.db	1
      0039CF 09                   12260 	.db	9
      0039D0 00 34                12261 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1583-Sstm8s_tim1$TIM1_CCxNCmd$1574
      0039D2 03                   12262 	.db	3
      0039D3 01                   12263 	.sleb128	1
      0039D4 01                   12264 	.db	1
      0039D5 09                   12265 	.db	9
      0039D6 00 1E                12266 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1591-Sstm8s_tim1$TIM1_CCxNCmd$1583
      0039D8 03                   12267 	.db	3
      0039D9 02                   12268 	.sleb128	2
      0039DA 01                   12269 	.db	1
      0039DB 09                   12270 	.db	9
      0039DC 00 07                12271 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1592-Sstm8s_tim1$TIM1_CCxNCmd$1591
      0039DE 03                   12272 	.db	3
      0039DF 05                   12273 	.sleb128	5
      0039E0 01                   12274 	.db	1
      0039E1 09                   12275 	.db	9
      0039E2 00 03                12276 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1594-Sstm8s_tim1$TIM1_CCxNCmd$1592
      0039E4 03                   12277 	.db	3
      0039E5 7E                   12278 	.sleb128	-2
      0039E6 01                   12279 	.db	1
      0039E7 09                   12280 	.db	9
      0039E8 00 07                12281 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1596-Sstm8s_tim1$TIM1_CCxNCmd$1594
      0039EA 03                   12282 	.db	3
      0039EB 02                   12283 	.sleb128	2
      0039EC 01                   12284 	.db	1
      0039ED 09                   12285 	.db	9
      0039EE 00 08                12286 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1599-Sstm8s_tim1$TIM1_CCxNCmd$1596
      0039F0 03                   12287 	.db	3
      0039F1 04                   12288 	.sleb128	4
      0039F2 01                   12289 	.db	1
      0039F3 09                   12290 	.db	9
      0039F4 00 08                12291 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1601-Sstm8s_tim1$TIM1_CCxNCmd$1599
      0039F6 03                   12292 	.db	3
      0039F7 03                   12293 	.sleb128	3
      0039F8 01                   12294 	.db	1
      0039F9 09                   12295 	.db	9
      0039FA 00 08                12296 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1602-Sstm8s_tim1$TIM1_CCxNCmd$1601
      0039FC 03                   12297 	.db	3
      0039FD 79                   12298 	.sleb128	-7
      0039FE 01                   12299 	.db	1
      0039FF 09                   12300 	.db	9
      003A00 00 03                12301 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1604-Sstm8s_tim1$TIM1_CCxNCmd$1602
      003A02 03                   12302 	.db	3
      003A03 0A                   12303 	.sleb128	10
      003A04 01                   12304 	.db	1
      003A05 09                   12305 	.db	9
      003A06 00 07                12306 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1606-Sstm8s_tim1$TIM1_CCxNCmd$1604
      003A08 03                   12307 	.db	3
      003A09 02                   12308 	.sleb128	2
      003A0A 01                   12309 	.db	1
      003A0B 09                   12310 	.db	9
      003A0C 00 08                12311 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1609-Sstm8s_tim1$TIM1_CCxNCmd$1606
      003A0E 03                   12312 	.db	3
      003A0F 04                   12313 	.sleb128	4
      003A10 01                   12314 	.db	1
      003A11 09                   12315 	.db	9
      003A12 00 08                12316 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1611-Sstm8s_tim1$TIM1_CCxNCmd$1609
      003A14 03                   12317 	.db	3
      003A15 08                   12318 	.sleb128	8
      003A16 01                   12319 	.db	1
      003A17 09                   12320 	.db	9
      003A18 00 03                12321 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1613-Sstm8s_tim1$TIM1_CCxNCmd$1611
      003A1A 03                   12322 	.db	3
      003A1B 7E                   12323 	.sleb128	-2
      003A1C 01                   12324 	.db	1
      003A1D 09                   12325 	.db	9
      003A1E 00 07                12326 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1615-Sstm8s_tim1$TIM1_CCxNCmd$1613
      003A20 03                   12327 	.db	3
      003A21 02                   12328 	.sleb128	2
      003A22 01                   12329 	.db	1
      003A23 09                   12330 	.db	9
      003A24 00 08                12331 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1618-Sstm8s_tim1$TIM1_CCxNCmd$1615
      003A26 03                   12332 	.db	3
      003A27 04                   12333 	.sleb128	4
      003A28 01                   12334 	.db	1
      003A29 09                   12335 	.db	9
      003A2A 00 05                12336 	.dw	Sstm8s_tim1$TIM1_CCxNCmd$1620-Sstm8s_tim1$TIM1_CCxNCmd$1618
      003A2C 03                   12337 	.db	3
      003A2D 03                   12338 	.sleb128	3
      003A2E 01                   12339 	.db	1
      003A2F 09                   12340 	.db	9
      003A30 00 02                12341 	.dw	1+Sstm8s_tim1$TIM1_CCxNCmd$1622-Sstm8s_tim1$TIM1_CCxNCmd$1620
      003A32 00                   12342 	.db	0
      003A33 01                   12343 	.uleb128	1
      003A34 01                   12344 	.db	1
      003A35 00                   12345 	.db	0
      003A36 05                   12346 	.uleb128	5
      003A37 02                   12347 	.db	2
      003A38 00 00 C1 5E          12348 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1624)
      003A3C 03                   12349 	.db	3
      003A3D AF 0D                12350 	.sleb128	1711
      003A3F 01                   12351 	.db	1
      003A40 09                   12352 	.db	9
      003A41 00 01                12353 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1627-Sstm8s_tim1$TIM1_SelectOCxM$1624
      003A43 03                   12354 	.db	3
      003A44 03                   12355 	.sleb128	3
      003A45 01                   12356 	.db	1
      003A46 09                   12357 	.db	9
      003A47 00 4A                12358 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1637-Sstm8s_tim1$TIM1_SelectOCxM$1627
      003A49 03                   12359 	.db	3
      003A4A 01                   12360 	.sleb128	1
      003A4B 01                   12361 	.db	1
      003A4C 09                   12362 	.db	9
      003A4D 00 55                12363 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1651-Sstm8s_tim1$TIM1_SelectOCxM$1637
      003A4F 03                   12364 	.db	3
      003A50 02                   12365 	.sleb128	2
      003A51 01                   12366 	.db	1
      003A52 09                   12367 	.db	9
      003A53 00 07                12368 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1653-Sstm8s_tim1$TIM1_SelectOCxM$1651
      003A55 03                   12369 	.db	3
      003A56 03                   12370 	.sleb128	3
      003A57 01                   12371 	.db	1
      003A58 09                   12372 	.db	9
      003A59 00 08                12373 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1654-Sstm8s_tim1$TIM1_SelectOCxM$1653
      003A5B 03                   12374 	.db	3
      003A5C 03                   12375 	.sleb128	3
      003A5D 01                   12376 	.db	1
      003A5E 09                   12377 	.db	9
      003A5F 00 05                12378 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1655-Sstm8s_tim1$TIM1_SelectOCxM$1654
      003A61 03                   12379 	.db	3
      003A62 01                   12380 	.sleb128	1
      003A63 01                   12381 	.db	1
      003A64 09                   12382 	.db	9
      003A65 00 08                12383 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1657-Sstm8s_tim1$TIM1_SelectOCxM$1655
      003A67 03                   12384 	.db	3
      003A68 02                   12385 	.sleb128	2
      003A69 01                   12386 	.db	1
      003A6A 09                   12387 	.db	9
      003A6B 00 08                12388 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1659-Sstm8s_tim1$TIM1_SelectOCxM$1657
      003A6D 03                   12389 	.db	3
      003A6E 03                   12390 	.sleb128	3
      003A6F 01                   12391 	.db	1
      003A70 09                   12392 	.db	9
      003A71 00 08                12393 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1660-Sstm8s_tim1$TIM1_SelectOCxM$1659
      003A73 03                   12394 	.db	3
      003A74 03                   12395 	.sleb128	3
      003A75 01                   12396 	.db	1
      003A76 09                   12397 	.db	9
      003A77 00 05                12398 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1661-Sstm8s_tim1$TIM1_SelectOCxM$1660
      003A79 03                   12399 	.db	3
      003A7A 01                   12400 	.sleb128	1
      003A7B 01                   12401 	.db	1
      003A7C 09                   12402 	.db	9
      003A7D 00 08                12403 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1663-Sstm8s_tim1$TIM1_SelectOCxM$1661
      003A7F 03                   12404 	.db	3
      003A80 05                   12405 	.sleb128	5
      003A81 01                   12406 	.db	1
      003A82 09                   12407 	.db	9
      003A83 00 04                12408 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1664-Sstm8s_tim1$TIM1_SelectOCxM$1663
      003A85 03                   12409 	.db	3
      003A86 7D                   12410 	.sleb128	-3
      003A87 01                   12411 	.db	1
      003A88 09                   12412 	.db	9
      003A89 00 08                12413 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1666-Sstm8s_tim1$TIM1_SelectOCxM$1664
      003A8B 03                   12414 	.db	3
      003A8C 03                   12415 	.sleb128	3
      003A8D 01                   12416 	.db	1
      003A8E 09                   12417 	.db	9
      003A8F 00 06                12418 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1667-Sstm8s_tim1$TIM1_SelectOCxM$1666
      003A91 03                   12419 	.db	3
      003A92 03                   12420 	.sleb128	3
      003A93 01                   12421 	.db	1
      003A94 09                   12422 	.db	9
      003A95 00 05                12423 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1668-Sstm8s_tim1$TIM1_SelectOCxM$1667
      003A97 03                   12424 	.db	3
      003A98 01                   12425 	.sleb128	1
      003A99 01                   12426 	.db	1
      003A9A 09                   12427 	.db	9
      003A9B 00 08                12428 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1671-Sstm8s_tim1$TIM1_SelectOCxM$1668
      003A9D 03                   12429 	.db	3
      003A9E 05                   12430 	.sleb128	5
      003A9F 01                   12431 	.db	1
      003AA0 09                   12432 	.db	9
      003AA1 00 06                12433 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1672-Sstm8s_tim1$TIM1_SelectOCxM$1671
      003AA3 03                   12434 	.db	3
      003AA4 03                   12435 	.sleb128	3
      003AA5 01                   12436 	.db	1
      003AA6 09                   12437 	.db	9
      003AA7 00 05                12438 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1673-Sstm8s_tim1$TIM1_SelectOCxM$1672
      003AA9 03                   12439 	.db	3
      003AAA 01                   12440 	.sleb128	1
      003AAB 01                   12441 	.db	1
      003AAC 09                   12442 	.db	9
      003AAD 00 05                12443 	.dw	Sstm8s_tim1$TIM1_SelectOCxM$1675-Sstm8s_tim1$TIM1_SelectOCxM$1673
      003AAF 03                   12444 	.db	3
      003AB0 02                   12445 	.sleb128	2
      003AB1 01                   12446 	.db	1
      003AB2 09                   12447 	.db	9
      003AB3 00 02                12448 	.dw	1+Sstm8s_tim1$TIM1_SelectOCxM$1677-Sstm8s_tim1$TIM1_SelectOCxM$1675
      003AB5 00                   12449 	.db	0
      003AB6 01                   12450 	.uleb128	1
      003AB7 01                   12451 	.db	1
      003AB8 00                   12452 	.db	0
      003AB9 05                   12453 	.uleb128	5
      003ABA 02                   12454 	.db	2
      003ABB 00 00 C2 68          12455 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1679)
      003ABF 03                   12456 	.db	3
      003AC0 E1 0D                12457 	.sleb128	1761
      003AC2 01                   12458 	.db	1
      003AC3 09                   12459 	.db	9
      003AC4 00 00                12460 	.dw	Sstm8s_tim1$TIM1_SetCounter$1681-Sstm8s_tim1$TIM1_SetCounter$1679
      003AC6 03                   12461 	.db	3
      003AC7 03                   12462 	.sleb128	3
      003AC8 01                   12463 	.db	1
      003AC9 09                   12464 	.db	9
      003ACA 00 06                12465 	.dw	Sstm8s_tim1$TIM1_SetCounter$1682-Sstm8s_tim1$TIM1_SetCounter$1681
      003ACC 03                   12466 	.db	3
      003ACD 01                   12467 	.sleb128	1
      003ACE 01                   12468 	.db	1
      003ACF 09                   12469 	.db	9
      003AD0 00 05                12470 	.dw	Sstm8s_tim1$TIM1_SetCounter$1683-Sstm8s_tim1$TIM1_SetCounter$1682
      003AD2 03                   12471 	.db	3
      003AD3 01                   12472 	.sleb128	1
      003AD4 01                   12473 	.db	1
      003AD5 09                   12474 	.db	9
      003AD6 00 01                12475 	.dw	1+Sstm8s_tim1$TIM1_SetCounter$1684-Sstm8s_tim1$TIM1_SetCounter$1683
      003AD8 00                   12476 	.db	0
      003AD9 01                   12477 	.uleb128	1
      003ADA 01                   12478 	.db	1
      003ADB 00                   12479 	.db	0
      003ADC 05                   12480 	.uleb128	5
      003ADD 02                   12481 	.db	2
      003ADE 00 00 C2 74          12482 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1686)
      003AE2 03                   12483 	.db	3
      003AE3 EE 0D                12484 	.sleb128	1774
      003AE5 01                   12485 	.db	1
      003AE6 09                   12486 	.db	9
      003AE7 00 00                12487 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1688-Sstm8s_tim1$TIM1_SetAutoreload$1686
      003AE9 03                   12488 	.db	3
      003AEA 03                   12489 	.sleb128	3
      003AEB 01                   12490 	.db	1
      003AEC 09                   12491 	.db	9
      003AED 00 06                12492 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1689-Sstm8s_tim1$TIM1_SetAutoreload$1688
      003AEF 03                   12493 	.db	3
      003AF0 01                   12494 	.sleb128	1
      003AF1 01                   12495 	.db	1
      003AF2 09                   12496 	.db	9
      003AF3 00 05                12497 	.dw	Sstm8s_tim1$TIM1_SetAutoreload$1690-Sstm8s_tim1$TIM1_SetAutoreload$1689
      003AF5 03                   12498 	.db	3
      003AF6 01                   12499 	.sleb128	1
      003AF7 01                   12500 	.db	1
      003AF8 09                   12501 	.db	9
      003AF9 00 01                12502 	.dw	1+Sstm8s_tim1$TIM1_SetAutoreload$1691-Sstm8s_tim1$TIM1_SetAutoreload$1690
      003AFB 00                   12503 	.db	0
      003AFC 01                   12504 	.uleb128	1
      003AFD 01                   12505 	.db	1
      003AFE 00                   12506 	.db	0
      003AFF 05                   12507 	.uleb128	5
      003B00 02                   12508 	.db	2
      003B01 00 00 C2 80          12509 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1693)
      003B05 03                   12510 	.db	3
      003B06 FB 0D                12511 	.sleb128	1787
      003B08 01                   12512 	.db	1
      003B09 09                   12513 	.db	9
      003B0A 00 00                12514 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1695-Sstm8s_tim1$TIM1_SetCompare1$1693
      003B0C 03                   12515 	.db	3
      003B0D 03                   12516 	.sleb128	3
      003B0E 01                   12517 	.db	1
      003B0F 09                   12518 	.db	9
      003B10 00 06                12519 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1696-Sstm8s_tim1$TIM1_SetCompare1$1695
      003B12 03                   12520 	.db	3
      003B13 01                   12521 	.sleb128	1
      003B14 01                   12522 	.db	1
      003B15 09                   12523 	.db	9
      003B16 00 05                12524 	.dw	Sstm8s_tim1$TIM1_SetCompare1$1697-Sstm8s_tim1$TIM1_SetCompare1$1696
      003B18 03                   12525 	.db	3
      003B19 01                   12526 	.sleb128	1
      003B1A 01                   12527 	.db	1
      003B1B 09                   12528 	.db	9
      003B1C 00 01                12529 	.dw	1+Sstm8s_tim1$TIM1_SetCompare1$1698-Sstm8s_tim1$TIM1_SetCompare1$1697
      003B1E 00                   12530 	.db	0
      003B1F 01                   12531 	.uleb128	1
      003B20 01                   12532 	.db	1
      003B21 00                   12533 	.db	0
      003B22 05                   12534 	.uleb128	5
      003B23 02                   12535 	.db	2
      003B24 00 00 C2 8C          12536 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1700)
      003B28 03                   12537 	.db	3
      003B29 88 0E                12538 	.sleb128	1800
      003B2B 01                   12539 	.db	1
      003B2C 09                   12540 	.db	9
      003B2D 00 00                12541 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1702-Sstm8s_tim1$TIM1_SetCompare2$1700
      003B2F 03                   12542 	.db	3
      003B30 03                   12543 	.sleb128	3
      003B31 01                   12544 	.db	1
      003B32 09                   12545 	.db	9
      003B33 00 06                12546 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1703-Sstm8s_tim1$TIM1_SetCompare2$1702
      003B35 03                   12547 	.db	3
      003B36 01                   12548 	.sleb128	1
      003B37 01                   12549 	.db	1
      003B38 09                   12550 	.db	9
      003B39 00 05                12551 	.dw	Sstm8s_tim1$TIM1_SetCompare2$1704-Sstm8s_tim1$TIM1_SetCompare2$1703
      003B3B 03                   12552 	.db	3
      003B3C 01                   12553 	.sleb128	1
      003B3D 01                   12554 	.db	1
      003B3E 09                   12555 	.db	9
      003B3F 00 01                12556 	.dw	1+Sstm8s_tim1$TIM1_SetCompare2$1705-Sstm8s_tim1$TIM1_SetCompare2$1704
      003B41 00                   12557 	.db	0
      003B42 01                   12558 	.uleb128	1
      003B43 01                   12559 	.db	1
      003B44 00                   12560 	.db	0
      003B45 05                   12561 	.uleb128	5
      003B46 02                   12562 	.db	2
      003B47 00 00 C2 98          12563 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1707)
      003B4B 03                   12564 	.db	3
      003B4C 95 0E                12565 	.sleb128	1813
      003B4E 01                   12566 	.db	1
      003B4F 09                   12567 	.db	9
      003B50 00 00                12568 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1709-Sstm8s_tim1$TIM1_SetCompare3$1707
      003B52 03                   12569 	.db	3
      003B53 03                   12570 	.sleb128	3
      003B54 01                   12571 	.db	1
      003B55 09                   12572 	.db	9
      003B56 00 06                12573 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1710-Sstm8s_tim1$TIM1_SetCompare3$1709
      003B58 03                   12574 	.db	3
      003B59 01                   12575 	.sleb128	1
      003B5A 01                   12576 	.db	1
      003B5B 09                   12577 	.db	9
      003B5C 00 05                12578 	.dw	Sstm8s_tim1$TIM1_SetCompare3$1711-Sstm8s_tim1$TIM1_SetCompare3$1710
      003B5E 03                   12579 	.db	3
      003B5F 01                   12580 	.sleb128	1
      003B60 01                   12581 	.db	1
      003B61 09                   12582 	.db	9
      003B62 00 01                12583 	.dw	1+Sstm8s_tim1$TIM1_SetCompare3$1712-Sstm8s_tim1$TIM1_SetCompare3$1711
      003B64 00                   12584 	.db	0
      003B65 01                   12585 	.uleb128	1
      003B66 01                   12586 	.db	1
      003B67 00                   12587 	.db	0
      003B68 05                   12588 	.uleb128	5
      003B69 02                   12589 	.db	2
      003B6A 00 00 C2 A4          12590 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1714)
      003B6E 03                   12591 	.db	3
      003B6F A2 0E                12592 	.sleb128	1826
      003B71 01                   12593 	.db	1
      003B72 09                   12594 	.db	9
      003B73 00 00                12595 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1716-Sstm8s_tim1$TIM1_SetCompare4$1714
      003B75 03                   12596 	.db	3
      003B76 03                   12597 	.sleb128	3
      003B77 01                   12598 	.db	1
      003B78 09                   12599 	.db	9
      003B79 00 06                12600 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1717-Sstm8s_tim1$TIM1_SetCompare4$1716
      003B7B 03                   12601 	.db	3
      003B7C 01                   12602 	.sleb128	1
      003B7D 01                   12603 	.db	1
      003B7E 09                   12604 	.db	9
      003B7F 00 05                12605 	.dw	Sstm8s_tim1$TIM1_SetCompare4$1718-Sstm8s_tim1$TIM1_SetCompare4$1717
      003B81 03                   12606 	.db	3
      003B82 01                   12607 	.sleb128	1
      003B83 01                   12608 	.db	1
      003B84 09                   12609 	.db	9
      003B85 00 01                12610 	.dw	1+Sstm8s_tim1$TIM1_SetCompare4$1719-Sstm8s_tim1$TIM1_SetCompare4$1718
      003B87 00                   12611 	.db	0
      003B88 01                   12612 	.uleb128	1
      003B89 01                   12613 	.db	1
      003B8A 00                   12614 	.db	0
      003B8B 05                   12615 	.uleb128	5
      003B8C 02                   12616 	.db	2
      003B8D 00 00 C2 B0          12617 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1721)
      003B91 03                   12618 	.db	3
      003B92 B3 0E                12619 	.sleb128	1843
      003B94 01                   12620 	.db	1
      003B95 09                   12621 	.db	9
      003B96 00 00                12622 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1723-Sstm8s_tim1$TIM1_SetIC1Prescaler$1721
      003B98 03                   12623 	.db	3
      003B99 03                   12624 	.sleb128	3
      003B9A 01                   12625 	.db	1
      003B9B 09                   12626 	.db	9
      003B9C 00 31                12627 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1733-Sstm8s_tim1$TIM1_SetIC1Prescaler$1723
      003B9E 03                   12628 	.db	3
      003B9F 03                   12629 	.sleb128	3
      003BA0 01                   12630 	.db	1
      003BA1 09                   12631 	.db	9
      003BA2 00 05                12632 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1734-Sstm8s_tim1$TIM1_SetIC1Prescaler$1733
      003BA4 03                   12633 	.db	3
      003BA5 01                   12634 	.sleb128	1
      003BA6 01                   12635 	.db	1
      003BA7 09                   12636 	.db	9
      003BA8 00 05                12637 	.dw	Sstm8s_tim1$TIM1_SetIC1Prescaler$1735-Sstm8s_tim1$TIM1_SetIC1Prescaler$1734
      003BAA 03                   12638 	.db	3
      003BAB 01                   12639 	.sleb128	1
      003BAC 01                   12640 	.db	1
      003BAD 09                   12641 	.db	9
      003BAE 00 01                12642 	.dw	1+Sstm8s_tim1$TIM1_SetIC1Prescaler$1736-Sstm8s_tim1$TIM1_SetIC1Prescaler$1735
      003BB0 00                   12643 	.db	0
      003BB1 01                   12644 	.uleb128	1
      003BB2 01                   12645 	.db	1
      003BB3 00                   12646 	.db	0
      003BB4 05                   12647 	.uleb128	5
      003BB5 02                   12648 	.db	2
      003BB6 00 00 C2 EC          12649 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1738)
      003BBA 03                   12650 	.db	3
      003BBB C7 0E                12651 	.sleb128	1863
      003BBD 01                   12652 	.db	1
      003BBE 09                   12653 	.db	9
      003BBF 00 00                12654 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1740-Sstm8s_tim1$TIM1_SetIC2Prescaler$1738
      003BC1 03                   12655 	.db	3
      003BC2 04                   12656 	.sleb128	4
      003BC3 01                   12657 	.db	1
      003BC4 09                   12658 	.db	9
      003BC5 00 31                12659 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1750-Sstm8s_tim1$TIM1_SetIC2Prescaler$1740
      003BC7 03                   12660 	.db	3
      003BC8 03                   12661 	.sleb128	3
      003BC9 01                   12662 	.db	1
      003BCA 09                   12663 	.db	9
      003BCB 00 05                12664 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1751-Sstm8s_tim1$TIM1_SetIC2Prescaler$1750
      003BCD 03                   12665 	.db	3
      003BCE 01                   12666 	.sleb128	1
      003BCF 01                   12667 	.db	1
      003BD0 09                   12668 	.db	9
      003BD1 00 05                12669 	.dw	Sstm8s_tim1$TIM1_SetIC2Prescaler$1752-Sstm8s_tim1$TIM1_SetIC2Prescaler$1751
      003BD3 03                   12670 	.db	3
      003BD4 01                   12671 	.sleb128	1
      003BD5 01                   12672 	.db	1
      003BD6 09                   12673 	.db	9
      003BD7 00 01                12674 	.dw	1+Sstm8s_tim1$TIM1_SetIC2Prescaler$1753-Sstm8s_tim1$TIM1_SetIC2Prescaler$1752
      003BD9 00                   12675 	.db	0
      003BDA 01                   12676 	.uleb128	1
      003BDB 01                   12677 	.db	1
      003BDC 00                   12678 	.db	0
      003BDD 05                   12679 	.uleb128	5
      003BDE 02                   12680 	.db	2
      003BDF 00 00 C3 28          12681 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1755)
      003BE3 03                   12682 	.db	3
      003BE4 DC 0E                12683 	.sleb128	1884
      003BE6 01                   12684 	.db	1
      003BE7 09                   12685 	.db	9
      003BE8 00 00                12686 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1757-Sstm8s_tim1$TIM1_SetIC3Prescaler$1755
      003BEA 03                   12687 	.db	3
      003BEB 04                   12688 	.sleb128	4
      003BEC 01                   12689 	.db	1
      003BED 09                   12690 	.db	9
      003BEE 00 31                12691 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1767-Sstm8s_tim1$TIM1_SetIC3Prescaler$1757
      003BF0 03                   12692 	.db	3
      003BF1 03                   12693 	.sleb128	3
      003BF2 01                   12694 	.db	1
      003BF3 09                   12695 	.db	9
      003BF4 00 05                12696 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1768-Sstm8s_tim1$TIM1_SetIC3Prescaler$1767
      003BF6 03                   12697 	.db	3
      003BF7 01                   12698 	.sleb128	1
      003BF8 01                   12699 	.db	1
      003BF9 09                   12700 	.db	9
      003BFA 00 05                12701 	.dw	Sstm8s_tim1$TIM1_SetIC3Prescaler$1769-Sstm8s_tim1$TIM1_SetIC3Prescaler$1768
      003BFC 03                   12702 	.db	3
      003BFD 01                   12703 	.sleb128	1
      003BFE 01                   12704 	.db	1
      003BFF 09                   12705 	.db	9
      003C00 00 01                12706 	.dw	1+Sstm8s_tim1$TIM1_SetIC3Prescaler$1770-Sstm8s_tim1$TIM1_SetIC3Prescaler$1769
      003C02 00                   12707 	.db	0
      003C03 01                   12708 	.uleb128	1
      003C04 01                   12709 	.db	1
      003C05 00                   12710 	.db	0
      003C06 05                   12711 	.uleb128	5
      003C07 02                   12712 	.db	2
      003C08 00 00 C3 64          12713 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1772)
      003C0C 03                   12714 	.db	3
      003C0D F1 0E                12715 	.sleb128	1905
      003C0F 01                   12716 	.db	1
      003C10 09                   12717 	.db	9
      003C11 00 00                12718 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1774-Sstm8s_tim1$TIM1_SetIC4Prescaler$1772
      003C13 03                   12719 	.db	3
      003C14 04                   12720 	.sleb128	4
      003C15 01                   12721 	.db	1
      003C16 09                   12722 	.db	9
      003C17 00 31                12723 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1784-Sstm8s_tim1$TIM1_SetIC4Prescaler$1774
      003C19 03                   12724 	.db	3
      003C1A 03                   12725 	.sleb128	3
      003C1B 01                   12726 	.db	1
      003C1C 09                   12727 	.db	9
      003C1D 00 05                12728 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1785-Sstm8s_tim1$TIM1_SetIC4Prescaler$1784
      003C1F 03                   12729 	.db	3
      003C20 01                   12730 	.sleb128	1
      003C21 01                   12731 	.db	1
      003C22 09                   12732 	.db	9
      003C23 00 05                12733 	.dw	Sstm8s_tim1$TIM1_SetIC4Prescaler$1786-Sstm8s_tim1$TIM1_SetIC4Prescaler$1785
      003C25 03                   12734 	.db	3
      003C26 01                   12735 	.sleb128	1
      003C27 01                   12736 	.db	1
      003C28 09                   12737 	.db	9
      003C29 00 01                12738 	.dw	1+Sstm8s_tim1$TIM1_SetIC4Prescaler$1787-Sstm8s_tim1$TIM1_SetIC4Prescaler$1786
      003C2B 00                   12739 	.db	0
      003C2C 01                   12740 	.uleb128	1
      003C2D 01                   12741 	.db	1
      003C2E 00                   12742 	.db	0
      003C2F 05                   12743 	.uleb128	5
      003C30 02                   12744 	.db	2
      003C31 00 00 C3 A0          12745 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1789)
      003C35 03                   12746 	.db	3
      003C36 81 0F                12747 	.sleb128	1921
      003C38 01                   12748 	.db	1
      003C39 09                   12749 	.db	9
      003C3A 00 01                12750 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1792-Sstm8s_tim1$TIM1_GetCapture1$1789
      003C3C 03                   12751 	.db	3
      003C3D 07                   12752 	.sleb128	7
      003C3E 01                   12753 	.db	1
      003C3F 09                   12754 	.db	9
      003C40 00 04                12755 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1793-Sstm8s_tim1$TIM1_GetCapture1$1792
      003C42 03                   12756 	.db	3
      003C43 01                   12757 	.sleb128	1
      003C44 01                   12758 	.db	1
      003C45 09                   12759 	.db	9
      003C46 00 03                12760 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1794-Sstm8s_tim1$TIM1_GetCapture1$1793
      003C48 03                   12761 	.db	3
      003C49 02                   12762 	.sleb128	2
      003C4A 01                   12763 	.db	1
      003C4B 09                   12764 	.db	9
      003C4C 00 02                12765 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1795-Sstm8s_tim1$TIM1_GetCapture1$1794
      003C4E 03                   12766 	.db	3
      003C4F 01                   12767 	.sleb128	1
      003C50 01                   12768 	.db	1
      003C51 09                   12769 	.db	9
      003C52 00 0D                12770 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1798-Sstm8s_tim1$TIM1_GetCapture1$1795
      003C54 03                   12771 	.db	3
      003C55 02                   12772 	.sleb128	2
      003C56 01                   12773 	.db	1
      003C57 09                   12774 	.db	9
      003C58 00 00                12775 	.dw	Sstm8s_tim1$TIM1_GetCapture1$1799-Sstm8s_tim1$TIM1_GetCapture1$1798
      003C5A 03                   12776 	.db	3
      003C5B 01                   12777 	.sleb128	1
      003C5C 01                   12778 	.db	1
      003C5D 09                   12779 	.db	9
      003C5E 00 03                12780 	.dw	1+Sstm8s_tim1$TIM1_GetCapture1$1801-Sstm8s_tim1$TIM1_GetCapture1$1799
      003C60 00                   12781 	.db	0
      003C61 01                   12782 	.uleb128	1
      003C62 01                   12783 	.db	1
      003C63 00                   12784 	.db	0
      003C64 05                   12785 	.uleb128	5
      003C65 02                   12786 	.db	2
      003C66 00 00 C3 BA          12787 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1803)
      003C6A 03                   12788 	.db	3
      003C6B 96 0F                12789 	.sleb128	1942
      003C6D 01                   12790 	.db	1
      003C6E 09                   12791 	.db	9
      003C6F 00 01                12792 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1806-Sstm8s_tim1$TIM1_GetCapture2$1803
      003C71 03                   12793 	.db	3
      003C72 07                   12794 	.sleb128	7
      003C73 01                   12795 	.db	1
      003C74 09                   12796 	.db	9
      003C75 00 04                12797 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1807-Sstm8s_tim1$TIM1_GetCapture2$1806
      003C77 03                   12798 	.db	3
      003C78 01                   12799 	.sleb128	1
      003C79 01                   12800 	.db	1
      003C7A 09                   12801 	.db	9
      003C7B 00 03                12802 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1808-Sstm8s_tim1$TIM1_GetCapture2$1807
      003C7D 03                   12803 	.db	3
      003C7E 02                   12804 	.sleb128	2
      003C7F 01                   12805 	.db	1
      003C80 09                   12806 	.db	9
      003C81 00 02                12807 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1809-Sstm8s_tim1$TIM1_GetCapture2$1808
      003C83 03                   12808 	.db	3
      003C84 01                   12809 	.sleb128	1
      003C85 01                   12810 	.db	1
      003C86 09                   12811 	.db	9
      003C87 00 0D                12812 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1812-Sstm8s_tim1$TIM1_GetCapture2$1809
      003C89 03                   12813 	.db	3
      003C8A 02                   12814 	.sleb128	2
      003C8B 01                   12815 	.db	1
      003C8C 09                   12816 	.db	9
      003C8D 00 00                12817 	.dw	Sstm8s_tim1$TIM1_GetCapture2$1813-Sstm8s_tim1$TIM1_GetCapture2$1812
      003C8F 03                   12818 	.db	3
      003C90 01                   12819 	.sleb128	1
      003C91 01                   12820 	.db	1
      003C92 09                   12821 	.db	9
      003C93 00 03                12822 	.dw	1+Sstm8s_tim1$TIM1_GetCapture2$1815-Sstm8s_tim1$TIM1_GetCapture2$1813
      003C95 00                   12823 	.db	0
      003C96 01                   12824 	.uleb128	1
      003C97 01                   12825 	.db	1
      003C98 00                   12826 	.db	0
      003C99 05                   12827 	.uleb128	5
      003C9A 02                   12828 	.db	2
      003C9B 00 00 C3 D4          12829 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1817)
      003C9F 03                   12830 	.db	3
      003CA0 AB 0F                12831 	.sleb128	1963
      003CA2 01                   12832 	.db	1
      003CA3 09                   12833 	.db	9
      003CA4 00 01                12834 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1820-Sstm8s_tim1$TIM1_GetCapture3$1817
      003CA6 03                   12835 	.db	3
      003CA7 06                   12836 	.sleb128	6
      003CA8 01                   12837 	.db	1
      003CA9 09                   12838 	.db	9
      003CAA 00 04                12839 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1821-Sstm8s_tim1$TIM1_GetCapture3$1820
      003CAC 03                   12840 	.db	3
      003CAD 01                   12841 	.sleb128	1
      003CAE 01                   12842 	.db	1
      003CAF 09                   12843 	.db	9
      003CB0 00 03                12844 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1822-Sstm8s_tim1$TIM1_GetCapture3$1821
      003CB2 03                   12845 	.db	3
      003CB3 02                   12846 	.sleb128	2
      003CB4 01                   12847 	.db	1
      003CB5 09                   12848 	.db	9
      003CB6 00 02                12849 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1823-Sstm8s_tim1$TIM1_GetCapture3$1822
      003CB8 03                   12850 	.db	3
      003CB9 01                   12851 	.sleb128	1
      003CBA 01                   12852 	.db	1
      003CBB 09                   12853 	.db	9
      003CBC 00 0D                12854 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1826-Sstm8s_tim1$TIM1_GetCapture3$1823
      003CBE 03                   12855 	.db	3
      003CBF 02                   12856 	.sleb128	2
      003CC0 01                   12857 	.db	1
      003CC1 09                   12858 	.db	9
      003CC2 00 00                12859 	.dw	Sstm8s_tim1$TIM1_GetCapture3$1827-Sstm8s_tim1$TIM1_GetCapture3$1826
      003CC4 03                   12860 	.db	3
      003CC5 01                   12861 	.sleb128	1
      003CC6 01                   12862 	.db	1
      003CC7 09                   12863 	.db	9
      003CC8 00 03                12864 	.dw	1+Sstm8s_tim1$TIM1_GetCapture3$1829-Sstm8s_tim1$TIM1_GetCapture3$1827
      003CCA 00                   12865 	.db	0
      003CCB 01                   12866 	.uleb128	1
      003CCC 01                   12867 	.db	1
      003CCD 00                   12868 	.db	0
      003CCE 05                   12869 	.uleb128	5
      003CCF 02                   12870 	.db	2
      003CD0 00 00 C3 EE          12871 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1831)
      003CD4 03                   12872 	.db	3
      003CD5 BF 0F                12873 	.sleb128	1983
      003CD7 01                   12874 	.db	1
      003CD8 09                   12875 	.db	9
      003CD9 00 01                12876 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1834-Sstm8s_tim1$TIM1_GetCapture4$1831
      003CDB 03                   12877 	.db	3
      003CDC 06                   12878 	.sleb128	6
      003CDD 01                   12879 	.db	1
      003CDE 09                   12880 	.db	9
      003CDF 00 04                12881 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1835-Sstm8s_tim1$TIM1_GetCapture4$1834
      003CE1 03                   12882 	.db	3
      003CE2 01                   12883 	.sleb128	1
      003CE3 01                   12884 	.db	1
      003CE4 09                   12885 	.db	9
      003CE5 00 03                12886 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1836-Sstm8s_tim1$TIM1_GetCapture4$1835
      003CE7 03                   12887 	.db	3
      003CE8 02                   12888 	.sleb128	2
      003CE9 01                   12889 	.db	1
      003CEA 09                   12890 	.db	9
      003CEB 00 02                12891 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1837-Sstm8s_tim1$TIM1_GetCapture4$1836
      003CED 03                   12892 	.db	3
      003CEE 01                   12893 	.sleb128	1
      003CEF 01                   12894 	.db	1
      003CF0 09                   12895 	.db	9
      003CF1 00 0D                12896 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1840-Sstm8s_tim1$TIM1_GetCapture4$1837
      003CF3 03                   12897 	.db	3
      003CF4 02                   12898 	.sleb128	2
      003CF5 01                   12899 	.db	1
      003CF6 09                   12900 	.db	9
      003CF7 00 00                12901 	.dw	Sstm8s_tim1$TIM1_GetCapture4$1841-Sstm8s_tim1$TIM1_GetCapture4$1840
      003CF9 03                   12902 	.db	3
      003CFA 01                   12903 	.sleb128	1
      003CFB 01                   12904 	.db	1
      003CFC 09                   12905 	.db	9
      003CFD 00 03                12906 	.dw	1+Sstm8s_tim1$TIM1_GetCapture4$1843-Sstm8s_tim1$TIM1_GetCapture4$1841
      003CFF 00                   12907 	.db	0
      003D00 01                   12908 	.uleb128	1
      003D01 01                   12909 	.db	1
      003D02 00                   12910 	.db	0
      003D03 05                   12911 	.uleb128	5
      003D04 02                   12912 	.db	2
      003D05 00 00 C4 08          12913 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1845)
      003D09 03                   12914 	.db	3
      003D0A D3 0F                12915 	.sleb128	2003
      003D0C 01                   12916 	.db	1
      003D0D 09                   12917 	.db	9
      003D0E 00 02                12918 	.dw	Sstm8s_tim1$TIM1_GetCounter$1848-Sstm8s_tim1$TIM1_GetCounter$1845
      003D10 03                   12919 	.db	3
      003D11 04                   12920 	.sleb128	4
      003D12 01                   12921 	.db	1
      003D13 09                   12922 	.db	9
      003D14 00 08                12923 	.dw	Sstm8s_tim1$TIM1_GetCounter$1849-Sstm8s_tim1$TIM1_GetCounter$1848
      003D16 03                   12924 	.db	3
      003D17 03                   12925 	.sleb128	3
      003D18 01                   12926 	.db	1
      003D19 09                   12927 	.db	9
      003D1A 00 0C                12928 	.dw	Sstm8s_tim1$TIM1_GetCounter$1850-Sstm8s_tim1$TIM1_GetCounter$1849
      003D1C 03                   12929 	.db	3
      003D1D 01                   12930 	.sleb128	1
      003D1E 01                   12931 	.db	1
      003D1F 09                   12932 	.db	9
      003D20 00 03                12933 	.dw	1+Sstm8s_tim1$TIM1_GetCounter$1852-Sstm8s_tim1$TIM1_GetCounter$1850
      003D22 00                   12934 	.db	0
      003D23 01                   12935 	.uleb128	1
      003D24 01                   12936 	.db	1
      003D25 00                   12937 	.db	0
      003D26 05                   12938 	.uleb128	5
      003D27 02                   12939 	.db	2
      003D28 00 00 C4 21          12940 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1854)
      003D2C 03                   12941 	.db	3
      003D2D E2 0F                12942 	.sleb128	2018
      003D2F 01                   12943 	.db	1
      003D30 09                   12944 	.db	9
      003D31 00 02                12945 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1857-Sstm8s_tim1$TIM1_GetPrescaler$1854
      003D33 03                   12946 	.db	3
      003D34 04                   12947 	.sleb128	4
      003D35 01                   12948 	.db	1
      003D36 09                   12949 	.db	9
      003D37 00 08                12950 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1858-Sstm8s_tim1$TIM1_GetPrescaler$1857
      003D39 03                   12951 	.db	3
      003D3A 03                   12952 	.sleb128	3
      003D3B 01                   12953 	.db	1
      003D3C 09                   12954 	.db	9
      003D3D 00 0C                12955 	.dw	Sstm8s_tim1$TIM1_GetPrescaler$1859-Sstm8s_tim1$TIM1_GetPrescaler$1858
      003D3F 03                   12956 	.db	3
      003D40 01                   12957 	.sleb128	1
      003D41 01                   12958 	.db	1
      003D42 09                   12959 	.db	9
      003D43 00 03                12960 	.dw	1+Sstm8s_tim1$TIM1_GetPrescaler$1861-Sstm8s_tim1$TIM1_GetPrescaler$1859
      003D45 00                   12961 	.db	0
      003D46 01                   12962 	.uleb128	1
      003D47 01                   12963 	.db	1
      003D48 00                   12964 	.db	0
      003D49 05                   12965 	.uleb128	5
      003D4A 02                   12966 	.db	2
      003D4B 00 00 C4 3A          12967 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1863)
      003D4F 03                   12968 	.db	3
      003D50 FE 0F                12969 	.sleb128	2046
      003D52 01                   12970 	.db	1
      003D53 09                   12971 	.db	9
      003D54 00 01                12972 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1866-Sstm8s_tim1$TIM1_GetFlagStatus$1863
      003D56 03                   12973 	.db	3
      003D57 06                   12974 	.sleb128	6
      003D58 01                   12975 	.db	1
      003D59 09                   12976 	.db	9
      003D5A 00 75                12977 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1888-Sstm8s_tim1$TIM1_GetFlagStatus$1866
      003D5C 03                   12978 	.db	3
      003D5D 02                   12979 	.sleb128	2
      003D5E 01                   12980 	.db	1
      003D5F 09                   12981 	.db	9
      003D60 00 0B                12982 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1889-Sstm8s_tim1$TIM1_GetFlagStatus$1888
      003D62 03                   12983 	.db	3
      003D63 01                   12984 	.sleb128	1
      003D64 01                   12985 	.db	1
      003D65 09                   12986 	.db	9
      003D66 00 01                12987 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1890-Sstm8s_tim1$TIM1_GetFlagStatus$1889
      003D68 03                   12988 	.db	3
      003D69 02                   12989 	.sleb128	2
      003D6A 01                   12990 	.db	1
      003D6B 09                   12991 	.db	9
      003D6C 00 0F                12992 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1894-Sstm8s_tim1$TIM1_GetFlagStatus$1890
      003D6E 03                   12993 	.db	3
      003D6F 02                   12994 	.sleb128	2
      003D70 01                   12995 	.db	1
      003D71 09                   12996 	.db	9
      003D72 00 05                12997 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1897-Sstm8s_tim1$TIM1_GetFlagStatus$1894
      003D74 03                   12998 	.db	3
      003D75 04                   12999 	.sleb128	4
      003D76 01                   13000 	.db	1
      003D77 09                   13001 	.db	9
      003D78 00 01                13002 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1899-Sstm8s_tim1$TIM1_GetFlagStatus$1897
      003D7A 03                   13003 	.db	3
      003D7B 02                   13004 	.sleb128	2
      003D7C 01                   13005 	.db	1
      003D7D 09                   13006 	.db	9
      003D7E 00 00                13007 	.dw	Sstm8s_tim1$TIM1_GetFlagStatus$1900-Sstm8s_tim1$TIM1_GetFlagStatus$1899
      003D80 03                   13008 	.db	3
      003D81 01                   13009 	.sleb128	1
      003D82 01                   13010 	.db	1
      003D83 09                   13011 	.db	9
      003D84 00 03                13012 	.dw	1+Sstm8s_tim1$TIM1_GetFlagStatus$1902-Sstm8s_tim1$TIM1_GetFlagStatus$1900
      003D86 00                   13013 	.db	0
      003D87 01                   13014 	.uleb128	1
      003D88 01                   13015 	.db	1
      003D89 00                   13016 	.db	0
      003D8A 05                   13017 	.uleb128	5
      003D8B 02                   13018 	.db	2
      003D8C 00 00 C4 D4          13019 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1904)
      003D90 03                   13020 	.db	3
      003D91 A6 10                13021 	.sleb128	2086
      003D93 01                   13022 	.db	1
      003D94 09                   13023 	.db	9
      003D95 00 01                13024 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1907-Sstm8s_tim1$TIM1_ClearFlag$1904
      003D97 03                   13025 	.db	3
      003D98 03                   13026 	.sleb128	3
      003D99 01                   13027 	.db	1
      003D9A 09                   13028 	.db	9
      003D9B 00 23                13029 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1914-Sstm8s_tim1$TIM1_ClearFlag$1907
      003D9D 03                   13030 	.db	3
      003D9E 03                   13031 	.sleb128	3
      003D9F 01                   13032 	.db	1
      003DA0 09                   13033 	.db	9
      003DA1 00 06                13034 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1915-Sstm8s_tim1$TIM1_ClearFlag$1914
      003DA3 03                   13035 	.db	3
      003DA4 01                   13036 	.sleb128	1
      003DA5 01                   13037 	.db	1
      003DA6 09                   13038 	.db	9
      003DA7 00 09                13039 	.dw	Sstm8s_tim1$TIM1_ClearFlag$1916-Sstm8s_tim1$TIM1_ClearFlag$1915
      003DA9 03                   13040 	.db	3
      003DAA 02                   13041 	.sleb128	2
      003DAB 01                   13042 	.db	1
      003DAC 09                   13043 	.db	9
      003DAD 00 02                13044 	.dw	1+Sstm8s_tim1$TIM1_ClearFlag$1918-Sstm8s_tim1$TIM1_ClearFlag$1916
      003DAF 00                   13045 	.db	0
      003DB0 01                   13046 	.uleb128	1
      003DB1 01                   13047 	.db	1
      003DB2 00                   13048 	.db	0
      003DB3 05                   13049 	.uleb128	5
      003DB4 02                   13050 	.db	2
      003DB5 00 00 C5 09          13051 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1920)
      003DB9 03                   13052 	.db	3
      003DBA BF 10                13053 	.sleb128	2111
      003DBC 01                   13054 	.db	1
      003DBD 09                   13055 	.db	9
      003DBE 00 01                13056 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1923-Sstm8s_tim1$TIM1_GetITStatus$1920
      003DC0 03                   13057 	.db	3
      003DC1 06                   13058 	.sleb128	6
      003DC2 01                   13059 	.db	1
      003DC3 09                   13060 	.db	9
      003DC4 00 56                13061 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1938-Sstm8s_tim1$TIM1_GetITStatus$1923
      003DC6 03                   13062 	.db	3
      003DC7 02                   13063 	.sleb128	2
      003DC8 01                   13064 	.db	1
      003DC9 09                   13065 	.db	9
      003DCA 00 07                13066 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1939-Sstm8s_tim1$TIM1_GetITStatus$1938
      003DCC 03                   13067 	.db	3
      003DCD 02                   13068 	.sleb128	2
      003DCE 01                   13069 	.db	1
      003DCF 09                   13070 	.db	9
      003DD0 00 05                13071 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1940-Sstm8s_tim1$TIM1_GetITStatus$1939
      003DD2 03                   13072 	.db	3
      003DD3 02                   13073 	.sleb128	2
      003DD4 01                   13074 	.db	1
      003DD5 09                   13075 	.db	9
      003DD6 00 0D                13076 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1942-Sstm8s_tim1$TIM1_GetITStatus$1940
      003DD8 03                   13077 	.db	3
      003DD9 02                   13078 	.sleb128	2
      003DDA 01                   13079 	.db	1
      003DDB 09                   13080 	.db	9
      003DDC 00 05                13081 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1945-Sstm8s_tim1$TIM1_GetITStatus$1942
      003DDE 03                   13082 	.db	3
      003DDF 04                   13083 	.sleb128	4
      003DE0 01                   13084 	.db	1
      003DE1 09                   13085 	.db	9
      003DE2 00 01                13086 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1947-Sstm8s_tim1$TIM1_GetITStatus$1945
      003DE4 03                   13087 	.db	3
      003DE5 02                   13088 	.sleb128	2
      003DE6 01                   13089 	.db	1
      003DE7 09                   13090 	.db	9
      003DE8 00 00                13091 	.dw	Sstm8s_tim1$TIM1_GetITStatus$1948-Sstm8s_tim1$TIM1_GetITStatus$1947
      003DEA 03                   13092 	.db	3
      003DEB 01                   13093 	.sleb128	1
      003DEC 01                   13094 	.db	1
      003DED 09                   13095 	.db	9
      003DEE 00 03                13096 	.dw	1+Sstm8s_tim1$TIM1_GetITStatus$1950-Sstm8s_tim1$TIM1_GetITStatus$1948
      003DF0 00                   13097 	.db	0
      003DF1 01                   13098 	.uleb128	1
      003DF2 01                   13099 	.db	1
      003DF3 00                   13100 	.db	0
      003DF4 05                   13101 	.uleb128	5
      003DF5 02                   13102 	.db	2
      003DF6 00 00 C5 82          13103 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1952)
      003DFA 03                   13104 	.db	3
      003DFB E4 10                13105 	.sleb128	2148
      003DFD 01                   13106 	.db	1
      003DFE 09                   13107 	.db	9
      003DFF 00 00                13108 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1954-Sstm8s_tim1$TIM1_ClearITPendingBit$1952
      003E01 03                   13109 	.db	3
      003E02 03                   13110 	.sleb128	3
      003E03 01                   13111 	.db	1
      003E04 09                   13112 	.db	9
      003E05 00 16                13113 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1961-Sstm8s_tim1$TIM1_ClearITPendingBit$1954
      003E07 03                   13114 	.db	3
      003E08 03                   13115 	.sleb128	3
      003E09 01                   13116 	.db	1
      003E0A 09                   13117 	.db	9
      003E0B 00 06                13118 	.dw	Sstm8s_tim1$TIM1_ClearITPendingBit$1962-Sstm8s_tim1$TIM1_ClearITPendingBit$1961
      003E0D 03                   13119 	.db	3
      003E0E 01                   13120 	.sleb128	1
      003E0F 01                   13121 	.db	1
      003E10 09                   13122 	.db	9
      003E11 00 01                13123 	.dw	1+Sstm8s_tim1$TIM1_ClearITPendingBit$1963-Sstm8s_tim1$TIM1_ClearITPendingBit$1962
      003E13 00                   13124 	.db	0
      003E14 01                   13125 	.uleb128	1
      003E15 01                   13126 	.db	1
      003E16 00                   13127 	.db	0
      003E17 05                   13128 	.uleb128	5
      003E18 02                   13129 	.db	2
      003E19 00 00 C5 9F          13130 	.dw	0,(Sstm8s_tim1$TI1_Config$1965)
      003E1D 03                   13131 	.db	3
      003E1E FD 10                13132 	.sleb128	2173
      003E20 01                   13133 	.db	1
      003E21 09                   13134 	.db	9
      003E22 00 01                13135 	.dw	Sstm8s_tim1$TI1_Config$1968-Sstm8s_tim1$TI1_Config$1965
      003E24 03                   13136 	.db	3
      003E25 05                   13137 	.sleb128	5
      003E26 01                   13138 	.db	1
      003E27 09                   13139 	.db	9
      003E28 00 08                13140 	.dw	Sstm8s_tim1$TI1_Config$1969-Sstm8s_tim1$TI1_Config$1968
      003E2A 03                   13141 	.db	3
      003E2B 03                   13142 	.sleb128	3
      003E2C 01                   13143 	.db	1
      003E2D 09                   13144 	.db	9
      003E2E 00 07                13145 	.dw	Sstm8s_tim1$TI1_Config$1970-Sstm8s_tim1$TI1_Config$1969
      003E30 03                   13146 	.db	3
      003E31 01                   13147 	.sleb128	1
      003E32 01                   13148 	.db	1
      003E33 09                   13149 	.db	9
      003E34 00 0C                13150 	.dw	Sstm8s_tim1$TI1_Config$1971-Sstm8s_tim1$TI1_Config$1970
      003E36 03                   13151 	.db	3
      003E37 7C                   13152 	.sleb128	-4
      003E38 01                   13153 	.db	1
      003E39 09                   13154 	.db	9
      003E3A 00 03                13155 	.dw	Sstm8s_tim1$TI1_Config$1972-Sstm8s_tim1$TI1_Config$1971
      003E3C 03                   13156 	.db	3
      003E3D 07                   13157 	.sleb128	7
      003E3E 01                   13158 	.db	1
      003E3F 09                   13159 	.db	9
      003E40 00 07                13160 	.dw	Sstm8s_tim1$TI1_Config$1974-Sstm8s_tim1$TI1_Config$1972
      003E42 03                   13161 	.db	3
      003E43 02                   13162 	.sleb128	2
      003E44 01                   13163 	.db	1
      003E45 09                   13164 	.db	9
      003E46 00 08                13165 	.dw	Sstm8s_tim1$TI1_Config$1977-Sstm8s_tim1$TI1_Config$1974
      003E48 03                   13166 	.db	3
      003E49 04                   13167 	.sleb128	4
      003E4A 01                   13168 	.db	1
      003E4B 09                   13169 	.db	9
      003E4C 00 05                13170 	.dw	Sstm8s_tim1$TI1_Config$1979-Sstm8s_tim1$TI1_Config$1977
      003E4E 03                   13171 	.db	3
      003E4F 04                   13172 	.sleb128	4
      003E50 01                   13173 	.db	1
      003E51 09                   13174 	.db	9
      003E52 00 08                13175 	.dw	Sstm8s_tim1$TI1_Config$1980-Sstm8s_tim1$TI1_Config$1979
      003E54 03                   13176 	.db	3
      003E55 01                   13177 	.sleb128	1
      003E56 01                   13178 	.db	1
      003E57 09                   13179 	.db	9
      003E58 00 02                13180 	.dw	1+Sstm8s_tim1$TI1_Config$1982-Sstm8s_tim1$TI1_Config$1980
      003E5A 00                   13181 	.db	0
      003E5B 01                   13182 	.uleb128	1
      003E5C 01                   13183 	.db	1
      003E5D 00                   13184 	.db	0
      003E5E 05                   13185 	.uleb128	5
      003E5F 02                   13186 	.db	2
      003E60 00 00 C5 DC          13187 	.dw	0,(Sstm8s_tim1$TI2_Config$1984)
      003E64 03                   13188 	.db	3
      003E65 A6 11                13189 	.sleb128	2214
      003E67 01                   13190 	.db	1
      003E68 09                   13191 	.db	9
      003E69 00 01                13192 	.dw	Sstm8s_tim1$TI2_Config$1987-Sstm8s_tim1$TI2_Config$1984
      003E6B 03                   13193 	.db	3
      003E6C 05                   13194 	.sleb128	5
      003E6D 01                   13195 	.db	1
      003E6E 09                   13196 	.db	9
      003E6F 00 08                13197 	.dw	Sstm8s_tim1$TI2_Config$1988-Sstm8s_tim1$TI2_Config$1987
      003E71 03                   13198 	.db	3
      003E72 03                   13199 	.sleb128	3
      003E73 01                   13200 	.db	1
      003E74 09                   13201 	.db	9
      003E75 00 07                13202 	.dw	Sstm8s_tim1$TI2_Config$1989-Sstm8s_tim1$TI2_Config$1988
      003E77 03                   13203 	.db	3
      003E78 01                   13204 	.sleb128	1
      003E79 01                   13205 	.db	1
      003E7A 09                   13206 	.db	9
      003E7B 00 0C                13207 	.dw	Sstm8s_tim1$TI2_Config$1990-Sstm8s_tim1$TI2_Config$1989
      003E7D 03                   13208 	.db	3
      003E7E 7C                   13209 	.sleb128	-4
      003E7F 01                   13210 	.db	1
      003E80 09                   13211 	.db	9
      003E81 00 03                13212 	.dw	Sstm8s_tim1$TI2_Config$1991-Sstm8s_tim1$TI2_Config$1990
      003E83 03                   13213 	.db	3
      003E84 06                   13214 	.sleb128	6
      003E85 01                   13215 	.db	1
      003E86 09                   13216 	.db	9
      003E87 00 07                13217 	.dw	Sstm8s_tim1$TI2_Config$1993-Sstm8s_tim1$TI2_Config$1991
      003E89 03                   13218 	.db	3
      003E8A 02                   13219 	.sleb128	2
      003E8B 01                   13220 	.db	1
      003E8C 09                   13221 	.db	9
      003E8D 00 08                13222 	.dw	Sstm8s_tim1$TI2_Config$1996-Sstm8s_tim1$TI2_Config$1993
      003E8F 03                   13223 	.db	3
      003E90 04                   13224 	.sleb128	4
      003E91 01                   13225 	.db	1
      003E92 09                   13226 	.db	9
      003E93 00 05                13227 	.dw	Sstm8s_tim1$TI2_Config$1998-Sstm8s_tim1$TI2_Config$1996
      003E95 03                   13228 	.db	3
      003E96 03                   13229 	.sleb128	3
      003E97 01                   13230 	.db	1
      003E98 09                   13231 	.db	9
      003E99 00 08                13232 	.dw	Sstm8s_tim1$TI2_Config$1999-Sstm8s_tim1$TI2_Config$1998
      003E9B 03                   13233 	.db	3
      003E9C 01                   13234 	.sleb128	1
      003E9D 01                   13235 	.db	1
      003E9E 09                   13236 	.db	9
      003E9F 00 02                13237 	.dw	1+Sstm8s_tim1$TI2_Config$2001-Sstm8s_tim1$TI2_Config$1999
      003EA1 00                   13238 	.db	0
      003EA2 01                   13239 	.uleb128	1
      003EA3 01                   13240 	.db	1
      003EA4 00                   13241 	.db	0
      003EA5 05                   13242 	.uleb128	5
      003EA6 02                   13243 	.db	2
      003EA7 00 00 C6 19          13244 	.dw	0,(Sstm8s_tim1$TI3_Config$2003)
      003EAB 03                   13245 	.db	3
      003EAC CD 11                13246 	.sleb128	2253
      003EAE 01                   13247 	.db	1
      003EAF 09                   13248 	.db	9
      003EB0 00 01                13249 	.dw	Sstm8s_tim1$TI3_Config$2006-Sstm8s_tim1$TI3_Config$2003
      003EB2 03                   13250 	.db	3
      003EB3 05                   13251 	.sleb128	5
      003EB4 01                   13252 	.db	1
      003EB5 09                   13253 	.db	9
      003EB6 00 08                13254 	.dw	Sstm8s_tim1$TI3_Config$2007-Sstm8s_tim1$TI3_Config$2006
      003EB8 03                   13255 	.db	3
      003EB9 03                   13256 	.sleb128	3
      003EBA 01                   13257 	.db	1
      003EBB 09                   13258 	.db	9
      003EBC 00 07                13259 	.dw	Sstm8s_tim1$TI3_Config$2008-Sstm8s_tim1$TI3_Config$2007
      003EBE 03                   13260 	.db	3
      003EBF 01                   13261 	.sleb128	1
      003EC0 01                   13262 	.db	1
      003EC1 09                   13263 	.db	9
      003EC2 00 0C                13264 	.dw	Sstm8s_tim1$TI3_Config$2009-Sstm8s_tim1$TI3_Config$2008
      003EC4 03                   13265 	.db	3
      003EC5 7C                   13266 	.sleb128	-4
      003EC6 01                   13267 	.db	1
      003EC7 09                   13268 	.db	9
      003EC8 00 03                13269 	.dw	Sstm8s_tim1$TI3_Config$2010-Sstm8s_tim1$TI3_Config$2009
      003ECA 03                   13270 	.db	3
      003ECB 07                   13271 	.sleb128	7
      003ECC 01                   13272 	.db	1
      003ECD 09                   13273 	.db	9
      003ECE 00 07                13274 	.dw	Sstm8s_tim1$TI3_Config$2012-Sstm8s_tim1$TI3_Config$2010
      003ED0 03                   13275 	.db	3
      003ED1 02                   13276 	.sleb128	2
      003ED2 01                   13277 	.db	1
      003ED3 09                   13278 	.db	9
      003ED4 00 08                13279 	.dw	Sstm8s_tim1$TI3_Config$2015-Sstm8s_tim1$TI3_Config$2012
      003ED6 03                   13280 	.db	3
      003ED7 04                   13281 	.sleb128	4
      003ED8 01                   13282 	.db	1
      003ED9 09                   13283 	.db	9
      003EDA 00 05                13284 	.dw	Sstm8s_tim1$TI3_Config$2017-Sstm8s_tim1$TI3_Config$2015
      003EDC 03                   13285 	.db	3
      003EDD 03                   13286 	.sleb128	3
      003EDE 01                   13287 	.db	1
      003EDF 09                   13288 	.db	9
      003EE0 00 08                13289 	.dw	Sstm8s_tim1$TI3_Config$2018-Sstm8s_tim1$TI3_Config$2017
      003EE2 03                   13290 	.db	3
      003EE3 01                   13291 	.sleb128	1
      003EE4 01                   13292 	.db	1
      003EE5 09                   13293 	.db	9
      003EE6 00 02                13294 	.dw	1+Sstm8s_tim1$TI3_Config$2020-Sstm8s_tim1$TI3_Config$2018
      003EE8 00                   13295 	.db	0
      003EE9 01                   13296 	.uleb128	1
      003EEA 01                   13297 	.db	1
      003EEB 00                   13298 	.db	0
      003EEC 05                   13299 	.uleb128	5
      003EED 02                   13300 	.db	2
      003EEE 00 00 C6 56          13301 	.dw	0,(Sstm8s_tim1$TI4_Config$2022)
      003EF2 03                   13302 	.db	3
      003EF3 F5 11                13303 	.sleb128	2293
      003EF5 01                   13304 	.db	1
      003EF6 09                   13305 	.db	9
      003EF7 00 01                13306 	.dw	Sstm8s_tim1$TI4_Config$2025-Sstm8s_tim1$TI4_Config$2022
      003EF9 03                   13307 	.db	3
      003EFA 05                   13308 	.sleb128	5
      003EFB 01                   13309 	.db	1
      003EFC 09                   13310 	.db	9
      003EFD 00 08                13311 	.dw	Sstm8s_tim1$TI4_Config$2026-Sstm8s_tim1$TI4_Config$2025
      003EFF 03                   13312 	.db	3
      003F00 03                   13313 	.sleb128	3
      003F01 01                   13314 	.db	1
      003F02 09                   13315 	.db	9
      003F03 00 07                13316 	.dw	Sstm8s_tim1$TI4_Config$2027-Sstm8s_tim1$TI4_Config$2026
      003F05 03                   13317 	.db	3
      003F06 01                   13318 	.sleb128	1
      003F07 01                   13319 	.db	1
      003F08 09                   13320 	.db	9
      003F09 00 0C                13321 	.dw	Sstm8s_tim1$TI4_Config$2028-Sstm8s_tim1$TI4_Config$2027
      003F0B 03                   13322 	.db	3
      003F0C 7C                   13323 	.sleb128	-4
      003F0D 01                   13324 	.db	1
      003F0E 09                   13325 	.db	9
      003F0F 00 03                13326 	.dw	Sstm8s_tim1$TI4_Config$2029-Sstm8s_tim1$TI4_Config$2028
      003F11 03                   13327 	.db	3
      003F12 07                   13328 	.sleb128	7
      003F13 01                   13329 	.db	1
      003F14 09                   13330 	.db	9
      003F15 00 07                13331 	.dw	Sstm8s_tim1$TI4_Config$2031-Sstm8s_tim1$TI4_Config$2029
      003F17 03                   13332 	.db	3
      003F18 02                   13333 	.sleb128	2
      003F19 01                   13334 	.db	1
      003F1A 09                   13335 	.db	9
      003F1B 00 08                13336 	.dw	Sstm8s_tim1$TI4_Config$2034-Sstm8s_tim1$TI4_Config$2031
      003F1D 03                   13337 	.db	3
      003F1E 04                   13338 	.sleb128	4
      003F1F 01                   13339 	.db	1
      003F20 09                   13340 	.db	9
      003F21 00 05                13341 	.dw	Sstm8s_tim1$TI4_Config$2036-Sstm8s_tim1$TI4_Config$2034
      003F23 03                   13342 	.db	3
      003F24 04                   13343 	.sleb128	4
      003F25 01                   13344 	.db	1
      003F26 09                   13345 	.db	9
      003F27 00 08                13346 	.dw	Sstm8s_tim1$TI4_Config$2037-Sstm8s_tim1$TI4_Config$2036
      003F29 03                   13347 	.db	3
      003F2A 01                   13348 	.sleb128	1
      003F2B 01                   13349 	.db	1
      003F2C 09                   13350 	.db	9
      003F2D 00 02                13351 	.dw	1+Sstm8s_tim1$TI4_Config$2039-Sstm8s_tim1$TI4_Config$2037
      003F2F 00                   13352 	.db	0
      003F30 01                   13353 	.uleb128	1
      003F31 01                   13354 	.db	1
      003F32                      13355 Ldebug_line_end:
                                  13356 
                                  13357 	.area .debug_loc (NOLOAD)
      00585C                      13358 Ldebug_loc_start:
      00585C 00 00 C6 92          13359 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      005860 00 00 C6 93          13360 	.dw	0,(Sstm8s_tim1$TI4_Config$2040)
      005864 00 02                13361 	.dw	2
      005866 78                   13362 	.db	120
      005867 01                   13363 	.sleb128	1
      005868 00 00 C6 57          13364 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      00586C 00 00 C6 92          13365 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      005870 00 02                13366 	.dw	2
      005872 78                   13367 	.db	120
      005873 02                   13368 	.sleb128	2
      005874 00 00 C6 56          13369 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)
      005878 00 00 C6 57          13370 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      00587C 00 02                13371 	.dw	2
      00587E 78                   13372 	.db	120
      00587F 01                   13373 	.sleb128	1
      005880 00 00 00 00          13374 	.dw	0,0
      005884 00 00 00 00          13375 	.dw	0,0
      005888 00 00 C6 55          13376 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      00588C 00 00 C6 56          13377 	.dw	0,(Sstm8s_tim1$TI3_Config$2021)
      005890 00 02                13378 	.dw	2
      005892 78                   13379 	.db	120
      005893 01                   13380 	.sleb128	1
      005894 00 00 C6 1A          13381 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      005898 00 00 C6 55          13382 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      00589C 00 02                13383 	.dw	2
      00589E 78                   13384 	.db	120
      00589F 02                   13385 	.sleb128	2
      0058A0 00 00 C6 19          13386 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)
      0058A4 00 00 C6 1A          13387 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      0058A8 00 02                13388 	.dw	2
      0058AA 78                   13389 	.db	120
      0058AB 01                   13390 	.sleb128	1
      0058AC 00 00 00 00          13391 	.dw	0,0
      0058B0 00 00 00 00          13392 	.dw	0,0
      0058B4 00 00 C6 18          13393 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      0058B8 00 00 C6 19          13394 	.dw	0,(Sstm8s_tim1$TI2_Config$2002)
      0058BC 00 02                13395 	.dw	2
      0058BE 78                   13396 	.db	120
      0058BF 01                   13397 	.sleb128	1
      0058C0 00 00 C5 DD          13398 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      0058C4 00 00 C6 18          13399 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      0058C8 00 02                13400 	.dw	2
      0058CA 78                   13401 	.db	120
      0058CB 02                   13402 	.sleb128	2
      0058CC 00 00 C5 DC          13403 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)
      0058D0 00 00 C5 DD          13404 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      0058D4 00 02                13405 	.dw	2
      0058D6 78                   13406 	.db	120
      0058D7 01                   13407 	.sleb128	1
      0058D8 00 00 00 00          13408 	.dw	0,0
      0058DC 00 00 00 00          13409 	.dw	0,0
      0058E0 00 00 C5 DB          13410 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      0058E4 00 00 C5 DC          13411 	.dw	0,(Sstm8s_tim1$TI1_Config$1983)
      0058E8 00 02                13412 	.dw	2
      0058EA 78                   13413 	.db	120
      0058EB 01                   13414 	.sleb128	1
      0058EC 00 00 C5 A0          13415 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      0058F0 00 00 C5 DB          13416 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      0058F4 00 02                13417 	.dw	2
      0058F6 78                   13418 	.db	120
      0058F7 02                   13419 	.sleb128	2
      0058F8 00 00 C5 9F          13420 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)
      0058FC 00 00 C5 A0          13421 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      005900 00 02                13422 	.dw	2
      005902 78                   13423 	.db	120
      005903 01                   13424 	.sleb128	1
      005904 00 00 00 00          13425 	.dw	0,0
      005908 00 00 00 00          13426 	.dw	0,0
      00590C 00 00 C5 98          13427 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      005910 00 00 C5 9F          13428 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1964)
      005914 00 02                13429 	.dw	2
      005916 78                   13430 	.db	120
      005917 01                   13431 	.sleb128	1
      005918 00 00 C5 93          13432 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      00591C 00 00 C5 98          13433 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      005920 00 02                13434 	.dw	2
      005922 78                   13435 	.db	120
      005923 07                   13436 	.sleb128	7
      005924 00 00 C5 91          13437 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      005928 00 00 C5 93          13438 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      00592C 00 02                13439 	.dw	2
      00592E 78                   13440 	.db	120
      00592F 06                   13441 	.sleb128	6
      005930 00 00 C5 8F          13442 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      005934 00 00 C5 91          13443 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      005938 00 02                13444 	.dw	2
      00593A 78                   13445 	.db	120
      00593B 05                   13446 	.sleb128	5
      00593C 00 00 C5 8D          13447 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      005940 00 00 C5 8F          13448 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      005944 00 02                13449 	.dw	2
      005946 78                   13450 	.db	120
      005947 03                   13451 	.sleb128	3
      005948 00 00 C5 8B          13452 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      00594C 00 00 C5 8D          13453 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      005950 00 02                13454 	.dw	2
      005952 78                   13455 	.db	120
      005953 02                   13456 	.sleb128	2
      005954 00 00 C5 82          13457 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)
      005958 00 00 C5 8B          13458 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      00595C 00 02                13459 	.dw	2
      00595E 78                   13460 	.db	120
      00595F 01                   13461 	.sleb128	1
      005960 00 00 00 00          13462 	.dw	0,0
      005964 00 00 00 00          13463 	.dw	0,0
      005968 00 00 C5 81          13464 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      00596C 00 00 C5 82          13465 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1951)
      005970 00 02                13466 	.dw	2
      005972 78                   13467 	.db	120
      005973 01                   13468 	.sleb128	1
      005974 00 00 C5 60          13469 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      005978 00 00 C5 81          13470 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      00597C 00 02                13471 	.dw	2
      00597E 78                   13472 	.db	120
      00597F 02                   13473 	.sleb128	2
      005980 00 00 C5 5B          13474 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      005984 00 00 C5 60          13475 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      005988 00 02                13476 	.dw	2
      00598A 78                   13477 	.db	120
      00598B 08                   13478 	.sleb128	8
      00598C 00 00 C5 59          13479 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      005990 00 00 C5 5B          13480 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      005994 00 02                13481 	.dw	2
      005996 78                   13482 	.db	120
      005997 07                   13483 	.sleb128	7
      005998 00 00 C5 57          13484 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      00599C 00 00 C5 59          13485 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      0059A0 00 02                13486 	.dw	2
      0059A2 78                   13487 	.db	120
      0059A3 06                   13488 	.sleb128	6
      0059A4 00 00 C5 55          13489 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      0059A8 00 00 C5 57          13490 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      0059AC 00 02                13491 	.dw	2
      0059AE 78                   13492 	.db	120
      0059AF 04                   13493 	.sleb128	4
      0059B0 00 00 C5 53          13494 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      0059B4 00 00 C5 55          13495 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      0059B8 00 02                13496 	.dw	2
      0059BA 78                   13497 	.db	120
      0059BB 03                   13498 	.sleb128	3
      0059BC 00 00 C5 51          13499 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      0059C0 00 00 C5 53          13500 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      0059C4 00 02                13501 	.dw	2
      0059C6 78                   13502 	.db	120
      0059C7 02                   13503 	.sleb128	2
      0059C8 00 00 C5 48          13504 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      0059CC 00 00 C5 51          13505 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      0059D0 00 02                13506 	.dw	2
      0059D2 78                   13507 	.db	120
      0059D3 02                   13508 	.sleb128	2
      0059D4 00 00 C5 3F          13509 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      0059D8 00 00 C5 48          13510 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      0059DC 00 02                13511 	.dw	2
      0059DE 78                   13512 	.db	120
      0059DF 02                   13513 	.sleb128	2
      0059E0 00 00 C5 36          13514 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      0059E4 00 00 C5 3F          13515 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      0059E8 00 02                13516 	.dw	2
      0059EA 78                   13517 	.db	120
      0059EB 02                   13518 	.sleb128	2
      0059EC 00 00 C5 2D          13519 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      0059F0 00 00 C5 36          13520 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      0059F4 00 02                13521 	.dw	2
      0059F6 78                   13522 	.db	120
      0059F7 02                   13523 	.sleb128	2
      0059F8 00 00 C5 24          13524 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      0059FC 00 00 C5 2D          13525 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      005A00 00 02                13526 	.dw	2
      005A02 78                   13527 	.db	120
      005A03 02                   13528 	.sleb128	2
      005A04 00 00 C5 1B          13529 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      005A08 00 00 C5 24          13530 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      005A0C 00 02                13531 	.dw	2
      005A0E 78                   13532 	.db	120
      005A0F 02                   13533 	.sleb128	2
      005A10 00 00 C5 12          13534 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      005A14 00 00 C5 1B          13535 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      005A18 00 02                13536 	.dw	2
      005A1A 78                   13537 	.db	120
      005A1B 02                   13538 	.sleb128	2
      005A1C 00 00 C5 0A          13539 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      005A20 00 00 C5 12          13540 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      005A24 00 02                13541 	.dw	2
      005A26 78                   13542 	.db	120
      005A27 02                   13543 	.sleb128	2
      005A28 00 00 C5 09          13544 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)
      005A2C 00 00 C5 0A          13545 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      005A30 00 02                13546 	.dw	2
      005A32 78                   13547 	.db	120
      005A33 01                   13548 	.sleb128	1
      005A34 00 00 00 00          13549 	.dw	0,0
      005A38 00 00 00 00          13550 	.dw	0,0
      005A3C 00 00 C5 08          13551 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      005A40 00 00 C5 09          13552 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1919)
      005A44 00 02                13553 	.dw	2
      005A46 78                   13554 	.db	120
      005A47 01                   13555 	.sleb128	1
      005A48 00 00 C4 F8          13556 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      005A4C 00 00 C5 08          13557 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      005A50 00 02                13558 	.dw	2
      005A52 78                   13559 	.db	120
      005A53 03                   13560 	.sleb128	3
      005A54 00 00 C4 F3          13561 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      005A58 00 00 C4 F8          13562 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      005A5C 00 02                13563 	.dw	2
      005A5E 78                   13564 	.db	120
      005A5F 09                   13565 	.sleb128	9
      005A60 00 00 C4 F1          13566 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      005A64 00 00 C4 F3          13567 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      005A68 00 02                13568 	.dw	2
      005A6A 78                   13569 	.db	120
      005A6B 08                   13570 	.sleb128	8
      005A6C 00 00 C4 EF          13571 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      005A70 00 00 C4 F1          13572 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      005A74 00 02                13573 	.dw	2
      005A76 78                   13574 	.db	120
      005A77 07                   13575 	.sleb128	7
      005A78 00 00 C4 ED          13576 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      005A7C 00 00 C4 EF          13577 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      005A80 00 02                13578 	.dw	2
      005A82 78                   13579 	.db	120
      005A83 05                   13580 	.sleb128	5
      005A84 00 00 C4 EB          13581 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      005A88 00 00 C4 ED          13582 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      005A8C 00 02                13583 	.dw	2
      005A8E 78                   13584 	.db	120
      005A8F 04                   13585 	.sleb128	4
      005A90 00 00 C4 D5          13586 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      005A94 00 00 C4 EB          13587 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      005A98 00 02                13588 	.dw	2
      005A9A 78                   13589 	.db	120
      005A9B 03                   13590 	.sleb128	3
      005A9C 00 00 C4 D4          13591 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)
      005AA0 00 00 C4 D5          13592 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      005AA4 00 02                13593 	.dw	2
      005AA6 78                   13594 	.db	120
      005AA7 01                   13595 	.sleb128	1
      005AA8 00 00 00 00          13596 	.dw	0,0
      005AAC 00 00 00 00          13597 	.dw	0,0
      005AB0 00 00 C4 D3          13598 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      005AB4 00 00 C4 D4          13599 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1903)
      005AB8 00 02                13600 	.dw	2
      005ABA 78                   13601 	.db	120
      005ABB 01                   13602 	.sleb128	1
      005ABC 00 00 C4 C3          13603 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      005AC0 00 00 C4 D3          13604 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      005AC4 00 02                13605 	.dw	2
      005AC6 78                   13606 	.db	120
      005AC7 02                   13607 	.sleb128	2
      005AC8 00 00 C4 C0          13608 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      005ACC 00 00 C4 C3          13609 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      005AD0 00 02                13610 	.dw	2
      005AD2 78                   13611 	.db	120
      005AD3 04                   13612 	.sleb128	4
      005AD4 00 00 C4 B0          13613 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      005AD8 00 00 C4 C0          13614 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      005ADC 00 02                13615 	.dw	2
      005ADE 78                   13616 	.db	120
      005ADF 02                   13617 	.sleb128	2
      005AE0 00 00 C4 AF          13618 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      005AE4 00 00 C4 B0          13619 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      005AE8 00 02                13620 	.dw	2
      005AEA 78                   13621 	.db	120
      005AEB 04                   13622 	.sleb128	4
      005AEC 00 00 C4 AA          13623 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      005AF0 00 00 C4 AF          13624 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      005AF4 00 02                13625 	.dw	2
      005AF6 78                   13626 	.db	120
      005AF7 0A                   13627 	.sleb128	10
      005AF8 00 00 C4 A8          13628 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      005AFC 00 00 C4 AA          13629 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      005B00 00 02                13630 	.dw	2
      005B02 78                   13631 	.db	120
      005B03 09                   13632 	.sleb128	9
      005B04 00 00 C4 A6          13633 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      005B08 00 00 C4 A8          13634 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      005B0C 00 02                13635 	.dw	2
      005B0E 78                   13636 	.db	120
      005B0F 08                   13637 	.sleb128	8
      005B10 00 00 C4 A4          13638 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      005B14 00 00 C4 A6          13639 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      005B18 00 02                13640 	.dw	2
      005B1A 78                   13641 	.db	120
      005B1B 07                   13642 	.sleb128	7
      005B1C 00 00 C4 A2          13643 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      005B20 00 00 C4 A4          13644 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      005B24 00 02                13645 	.dw	2
      005B26 78                   13646 	.db	120
      005B27 06                   13647 	.sleb128	6
      005B28 00 00 C4 A0          13648 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      005B2C 00 00 C4 A2          13649 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      005B30 00 02                13650 	.dw	2
      005B32 78                   13651 	.db	120
      005B33 05                   13652 	.sleb128	5
      005B34 00 00 C4 9E          13653 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      005B38 00 00 C4 A0          13654 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      005B3C 00 02                13655 	.dw	2
      005B3E 78                   13656 	.db	120
      005B3F 04                   13657 	.sleb128	4
      005B40 00 00 C4 9D          13658 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      005B44 00 00 C4 9E          13659 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      005B48 00 02                13660 	.dw	2
      005B4A 78                   13661 	.db	120
      005B4B 02                   13662 	.sleb128	2
      005B4C 00 00 C4 95          13663 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      005B50 00 00 C4 9D          13664 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      005B54 00 02                13665 	.dw	2
      005B56 78                   13666 	.db	120
      005B57 02                   13667 	.sleb128	2
      005B58 00 00 C4 8D          13668 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      005B5C 00 00 C4 95          13669 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      005B60 00 02                13670 	.dw	2
      005B62 78                   13671 	.db	120
      005B63 02                   13672 	.sleb128	2
      005B64 00 00 C4 85          13673 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      005B68 00 00 C4 8D          13674 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      005B6C 00 02                13675 	.dw	2
      005B6E 78                   13676 	.db	120
      005B6F 02                   13677 	.sleb128	2
      005B70 00 00 C4 7D          13678 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      005B74 00 00 C4 85          13679 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      005B78 00 02                13680 	.dw	2
      005B7A 78                   13681 	.db	120
      005B7B 02                   13682 	.sleb128	2
      005B7C 00 00 C4 75          13683 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      005B80 00 00 C4 7D          13684 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      005B84 00 02                13685 	.dw	2
      005B86 78                   13686 	.db	120
      005B87 02                   13687 	.sleb128	2
      005B88 00 00 C4 6D          13688 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      005B8C 00 00 C4 75          13689 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      005B90 00 02                13690 	.dw	2
      005B92 78                   13691 	.db	120
      005B93 02                   13692 	.sleb128	2
      005B94 00 00 C4 65          13693 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      005B98 00 00 C4 6D          13694 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      005B9C 00 02                13695 	.dw	2
      005B9E 78                   13696 	.db	120
      005B9F 02                   13697 	.sleb128	2
      005BA0 00 00 C4 5D          13698 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      005BA4 00 00 C4 65          13699 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      005BA8 00 02                13700 	.dw	2
      005BAA 78                   13701 	.db	120
      005BAB 02                   13702 	.sleb128	2
      005BAC 00 00 C4 55          13703 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      005BB0 00 00 C4 5D          13704 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      005BB4 00 02                13705 	.dw	2
      005BB6 78                   13706 	.db	120
      005BB7 02                   13707 	.sleb128	2
      005BB8 00 00 C4 4D          13708 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      005BBC 00 00 C4 55          13709 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      005BC0 00 02                13710 	.dw	2
      005BC2 78                   13711 	.db	120
      005BC3 02                   13712 	.sleb128	2
      005BC4 00 00 C4 45          13713 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      005BC8 00 00 C4 4D          13714 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      005BCC 00 02                13715 	.dw	2
      005BCE 78                   13716 	.db	120
      005BCF 02                   13717 	.sleb128	2
      005BD0 00 00 C4 3B          13718 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      005BD4 00 00 C4 45          13719 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      005BD8 00 02                13720 	.dw	2
      005BDA 78                   13721 	.db	120
      005BDB 02                   13722 	.sleb128	2
      005BDC 00 00 C4 3A          13723 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)
      005BE0 00 00 C4 3B          13724 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      005BE4 00 02                13725 	.dw	2
      005BE6 78                   13726 	.db	120
      005BE7 01                   13727 	.sleb128	1
      005BE8 00 00 00 00          13728 	.dw	0,0
      005BEC 00 00 00 00          13729 	.dw	0,0
      005BF0 00 00 C4 39          13730 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      005BF4 00 00 C4 3A          13731 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1862)
      005BF8 00 02                13732 	.dw	2
      005BFA 78                   13733 	.db	120
      005BFB 01                   13734 	.sleb128	1
      005BFC 00 00 C4 23          13735 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      005C00 00 00 C4 39          13736 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      005C04 00 02                13737 	.dw	2
      005C06 78                   13738 	.db	120
      005C07 05                   13739 	.sleb128	5
      005C08 00 00 C4 21          13740 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)
      005C0C 00 00 C4 23          13741 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      005C10 00 02                13742 	.dw	2
      005C12 78                   13743 	.db	120
      005C13 01                   13744 	.sleb128	1
      005C14 00 00 00 00          13745 	.dw	0,0
      005C18 00 00 00 00          13746 	.dw	0,0
      005C1C 00 00 C4 20          13747 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      005C20 00 00 C4 21          13748 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1853)
      005C24 00 02                13749 	.dw	2
      005C26 78                   13750 	.db	120
      005C27 01                   13751 	.sleb128	1
      005C28 00 00 C4 0A          13752 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      005C2C 00 00 C4 20          13753 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      005C30 00 02                13754 	.dw	2
      005C32 78                   13755 	.db	120
      005C33 05                   13756 	.sleb128	5
      005C34 00 00 C4 08          13757 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)
      005C38 00 00 C4 0A          13758 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      005C3C 00 02                13759 	.dw	2
      005C3E 78                   13760 	.db	120
      005C3F 01                   13761 	.sleb128	1
      005C40 00 00 00 00          13762 	.dw	0,0
      005C44 00 00 00 00          13763 	.dw	0,0
      005C48 00 00 C4 07          13764 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      005C4C 00 00 C4 08          13765 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1844)
      005C50 00 02                13766 	.dw	2
      005C52 78                   13767 	.db	120
      005C53 01                   13768 	.sleb128	1
      005C54 00 00 C4 00          13769 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      005C58 00 00 C4 07          13770 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      005C5C 00 02                13771 	.dw	2
      005C5E 78                   13772 	.db	120
      005C5F 03                   13773 	.sleb128	3
      005C60 00 00 C3 FD          13774 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      005C64 00 00 C4 00          13775 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      005C68 00 02                13776 	.dw	2
      005C6A 78                   13777 	.db	120
      005C6B 05                   13778 	.sleb128	5
      005C6C 00 00 C3 EF          13779 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      005C70 00 00 C3 FD          13780 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      005C74 00 02                13781 	.dw	2
      005C76 78                   13782 	.db	120
      005C77 03                   13783 	.sleb128	3
      005C78 00 00 C3 EE          13784 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)
      005C7C 00 00 C3 EF          13785 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      005C80 00 02                13786 	.dw	2
      005C82 78                   13787 	.db	120
      005C83 01                   13788 	.sleb128	1
      005C84 00 00 00 00          13789 	.dw	0,0
      005C88 00 00 00 00          13790 	.dw	0,0
      005C8C 00 00 C3 ED          13791 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      005C90 00 00 C3 EE          13792 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1830)
      005C94 00 02                13793 	.dw	2
      005C96 78                   13794 	.db	120
      005C97 01                   13795 	.sleb128	1
      005C98 00 00 C3 E6          13796 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      005C9C 00 00 C3 ED          13797 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      005CA0 00 02                13798 	.dw	2
      005CA2 78                   13799 	.db	120
      005CA3 03                   13800 	.sleb128	3
      005CA4 00 00 C3 E3          13801 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      005CA8 00 00 C3 E6          13802 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      005CAC 00 02                13803 	.dw	2
      005CAE 78                   13804 	.db	120
      005CAF 05                   13805 	.sleb128	5
      005CB0 00 00 C3 D5          13806 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      005CB4 00 00 C3 E3          13807 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      005CB8 00 02                13808 	.dw	2
      005CBA 78                   13809 	.db	120
      005CBB 03                   13810 	.sleb128	3
      005CBC 00 00 C3 D4          13811 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)
      005CC0 00 00 C3 D5          13812 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      005CC4 00 02                13813 	.dw	2
      005CC6 78                   13814 	.db	120
      005CC7 01                   13815 	.sleb128	1
      005CC8 00 00 00 00          13816 	.dw	0,0
      005CCC 00 00 00 00          13817 	.dw	0,0
      005CD0 00 00 C3 D3          13818 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      005CD4 00 00 C3 D4          13819 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1816)
      005CD8 00 02                13820 	.dw	2
      005CDA 78                   13821 	.db	120
      005CDB 01                   13822 	.sleb128	1
      005CDC 00 00 C3 CC          13823 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      005CE0 00 00 C3 D3          13824 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      005CE4 00 02                13825 	.dw	2
      005CE6 78                   13826 	.db	120
      005CE7 03                   13827 	.sleb128	3
      005CE8 00 00 C3 C9          13828 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      005CEC 00 00 C3 CC          13829 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      005CF0 00 02                13830 	.dw	2
      005CF2 78                   13831 	.db	120
      005CF3 05                   13832 	.sleb128	5
      005CF4 00 00 C3 BB          13833 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      005CF8 00 00 C3 C9          13834 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      005CFC 00 02                13835 	.dw	2
      005CFE 78                   13836 	.db	120
      005CFF 03                   13837 	.sleb128	3
      005D00 00 00 C3 BA          13838 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)
      005D04 00 00 C3 BB          13839 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      005D08 00 02                13840 	.dw	2
      005D0A 78                   13841 	.db	120
      005D0B 01                   13842 	.sleb128	1
      005D0C 00 00 00 00          13843 	.dw	0,0
      005D10 00 00 00 00          13844 	.dw	0,0
      005D14 00 00 C3 B9          13845 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      005D18 00 00 C3 BA          13846 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1802)
      005D1C 00 02                13847 	.dw	2
      005D1E 78                   13848 	.db	120
      005D1F 01                   13849 	.sleb128	1
      005D20 00 00 C3 B2          13850 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      005D24 00 00 C3 B9          13851 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      005D28 00 02                13852 	.dw	2
      005D2A 78                   13853 	.db	120
      005D2B 03                   13854 	.sleb128	3
      005D2C 00 00 C3 AF          13855 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      005D30 00 00 C3 B2          13856 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      005D34 00 02                13857 	.dw	2
      005D36 78                   13858 	.db	120
      005D37 05                   13859 	.sleb128	5
      005D38 00 00 C3 A1          13860 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      005D3C 00 00 C3 AF          13861 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      005D40 00 02                13862 	.dw	2
      005D42 78                   13863 	.db	120
      005D43 03                   13864 	.sleb128	3
      005D44 00 00 C3 A0          13865 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)
      005D48 00 00 C3 A1          13866 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      005D4C 00 02                13867 	.dw	2
      005D4E 78                   13868 	.db	120
      005D4F 01                   13869 	.sleb128	1
      005D50 00 00 00 00          13870 	.dw	0,0
      005D54 00 00 00 00          13871 	.dw	0,0
      005D58 00 00 C3 95          13872 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      005D5C 00 00 C3 A0          13873 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1788)
      005D60 00 02                13874 	.dw	2
      005D62 78                   13875 	.db	120
      005D63 01                   13876 	.sleb128	1
      005D64 00 00 C3 90          13877 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      005D68 00 00 C3 95          13878 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      005D6C 00 02                13879 	.dw	2
      005D6E 78                   13880 	.db	120
      005D6F 07                   13881 	.sleb128	7
      005D70 00 00 C3 8E          13882 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      005D74 00 00 C3 90          13883 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      005D78 00 02                13884 	.dw	2
      005D7A 78                   13885 	.db	120
      005D7B 06                   13886 	.sleb128	6
      005D7C 00 00 C3 8C          13887 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      005D80 00 00 C3 8E          13888 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      005D84 00 02                13889 	.dw	2
      005D86 78                   13890 	.db	120
      005D87 05                   13891 	.sleb128	5
      005D88 00 00 C3 8A          13892 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      005D8C 00 00 C3 8C          13893 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      005D90 00 02                13894 	.dw	2
      005D92 78                   13895 	.db	120
      005D93 03                   13896 	.sleb128	3
      005D94 00 00 C3 88          13897 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      005D98 00 00 C3 8A          13898 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      005D9C 00 02                13899 	.dw	2
      005D9E 78                   13900 	.db	120
      005D9F 02                   13901 	.sleb128	2
      005DA0 00 00 C3 86          13902 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      005DA4 00 00 C3 88          13903 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      005DA8 00 02                13904 	.dw	2
      005DAA 78                   13905 	.db	120
      005DAB 01                   13906 	.sleb128	1
      005DAC 00 00 C3 7D          13907 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      005DB0 00 00 C3 86          13908 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      005DB4 00 02                13909 	.dw	2
      005DB6 78                   13910 	.db	120
      005DB7 01                   13911 	.sleb128	1
      005DB8 00 00 C3 74          13912 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      005DBC 00 00 C3 7D          13913 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      005DC0 00 02                13914 	.dw	2
      005DC2 78                   13915 	.db	120
      005DC3 01                   13916 	.sleb128	1
      005DC4 00 00 C3 64          13917 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)
      005DC8 00 00 C3 74          13918 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      005DCC 00 02                13919 	.dw	2
      005DCE 78                   13920 	.db	120
      005DCF 01                   13921 	.sleb128	1
      005DD0 00 00 00 00          13922 	.dw	0,0
      005DD4 00 00 00 00          13923 	.dw	0,0
      005DD8 00 00 C3 59          13924 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      005DDC 00 00 C3 64          13925 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1771)
      005DE0 00 02                13926 	.dw	2
      005DE2 78                   13927 	.db	120
      005DE3 01                   13928 	.sleb128	1
      005DE4 00 00 C3 54          13929 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      005DE8 00 00 C3 59          13930 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      005DEC 00 02                13931 	.dw	2
      005DEE 78                   13932 	.db	120
      005DEF 07                   13933 	.sleb128	7
      005DF0 00 00 C3 52          13934 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      005DF4 00 00 C3 54          13935 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      005DF8 00 02                13936 	.dw	2
      005DFA 78                   13937 	.db	120
      005DFB 06                   13938 	.sleb128	6
      005DFC 00 00 C3 50          13939 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      005E00 00 00 C3 52          13940 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      005E04 00 02                13941 	.dw	2
      005E06 78                   13942 	.db	120
      005E07 05                   13943 	.sleb128	5
      005E08 00 00 C3 4E          13944 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      005E0C 00 00 C3 50          13945 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      005E10 00 02                13946 	.dw	2
      005E12 78                   13947 	.db	120
      005E13 03                   13948 	.sleb128	3
      005E14 00 00 C3 4C          13949 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      005E18 00 00 C3 4E          13950 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      005E1C 00 02                13951 	.dw	2
      005E1E 78                   13952 	.db	120
      005E1F 02                   13953 	.sleb128	2
      005E20 00 00 C3 4A          13954 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      005E24 00 00 C3 4C          13955 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      005E28 00 02                13956 	.dw	2
      005E2A 78                   13957 	.db	120
      005E2B 01                   13958 	.sleb128	1
      005E2C 00 00 C3 41          13959 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      005E30 00 00 C3 4A          13960 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      005E34 00 02                13961 	.dw	2
      005E36 78                   13962 	.db	120
      005E37 01                   13963 	.sleb128	1
      005E38 00 00 C3 38          13964 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      005E3C 00 00 C3 41          13965 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      005E40 00 02                13966 	.dw	2
      005E42 78                   13967 	.db	120
      005E43 01                   13968 	.sleb128	1
      005E44 00 00 C3 28          13969 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)
      005E48 00 00 C3 38          13970 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      005E4C 00 02                13971 	.dw	2
      005E4E 78                   13972 	.db	120
      005E4F 01                   13973 	.sleb128	1
      005E50 00 00 00 00          13974 	.dw	0,0
      005E54 00 00 00 00          13975 	.dw	0,0
      005E58 00 00 C3 1D          13976 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      005E5C 00 00 C3 28          13977 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1754)
      005E60 00 02                13978 	.dw	2
      005E62 78                   13979 	.db	120
      005E63 01                   13980 	.sleb128	1
      005E64 00 00 C3 18          13981 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      005E68 00 00 C3 1D          13982 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      005E6C 00 02                13983 	.dw	2
      005E6E 78                   13984 	.db	120
      005E6F 07                   13985 	.sleb128	7
      005E70 00 00 C3 16          13986 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      005E74 00 00 C3 18          13987 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      005E78 00 02                13988 	.dw	2
      005E7A 78                   13989 	.db	120
      005E7B 06                   13990 	.sleb128	6
      005E7C 00 00 C3 14          13991 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      005E80 00 00 C3 16          13992 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      005E84 00 02                13993 	.dw	2
      005E86 78                   13994 	.db	120
      005E87 05                   13995 	.sleb128	5
      005E88 00 00 C3 12          13996 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      005E8C 00 00 C3 14          13997 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      005E90 00 02                13998 	.dw	2
      005E92 78                   13999 	.db	120
      005E93 03                   14000 	.sleb128	3
      005E94 00 00 C3 10          14001 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      005E98 00 00 C3 12          14002 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      005E9C 00 02                14003 	.dw	2
      005E9E 78                   14004 	.db	120
      005E9F 02                   14005 	.sleb128	2
      005EA0 00 00 C3 0E          14006 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      005EA4 00 00 C3 10          14007 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      005EA8 00 02                14008 	.dw	2
      005EAA 78                   14009 	.db	120
      005EAB 01                   14010 	.sleb128	1
      005EAC 00 00 C3 05          14011 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      005EB0 00 00 C3 0E          14012 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      005EB4 00 02                14013 	.dw	2
      005EB6 78                   14014 	.db	120
      005EB7 01                   14015 	.sleb128	1
      005EB8 00 00 C2 FC          14016 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      005EBC 00 00 C3 05          14017 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      005EC0 00 02                14018 	.dw	2
      005EC2 78                   14019 	.db	120
      005EC3 01                   14020 	.sleb128	1
      005EC4 00 00 C2 EC          14021 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)
      005EC8 00 00 C2 FC          14022 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      005ECC 00 02                14023 	.dw	2
      005ECE 78                   14024 	.db	120
      005ECF 01                   14025 	.sleb128	1
      005ED0 00 00 00 00          14026 	.dw	0,0
      005ED4 00 00 00 00          14027 	.dw	0,0
      005ED8 00 00 C2 E1          14028 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      005EDC 00 00 C2 EC          14029 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1737)
      005EE0 00 02                14030 	.dw	2
      005EE2 78                   14031 	.db	120
      005EE3 01                   14032 	.sleb128	1
      005EE4 00 00 C2 DC          14033 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      005EE8 00 00 C2 E1          14034 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      005EEC 00 02                14035 	.dw	2
      005EEE 78                   14036 	.db	120
      005EEF 07                   14037 	.sleb128	7
      005EF0 00 00 C2 DA          14038 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      005EF4 00 00 C2 DC          14039 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      005EF8 00 02                14040 	.dw	2
      005EFA 78                   14041 	.db	120
      005EFB 06                   14042 	.sleb128	6
      005EFC 00 00 C2 D8          14043 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      005F00 00 00 C2 DA          14044 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      005F04 00 02                14045 	.dw	2
      005F06 78                   14046 	.db	120
      005F07 05                   14047 	.sleb128	5
      005F08 00 00 C2 D6          14048 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      005F0C 00 00 C2 D8          14049 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      005F10 00 02                14050 	.dw	2
      005F12 78                   14051 	.db	120
      005F13 03                   14052 	.sleb128	3
      005F14 00 00 C2 D4          14053 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      005F18 00 00 C2 D6          14054 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      005F1C 00 02                14055 	.dw	2
      005F1E 78                   14056 	.db	120
      005F1F 02                   14057 	.sleb128	2
      005F20 00 00 C2 D2          14058 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      005F24 00 00 C2 D4          14059 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      005F28 00 02                14060 	.dw	2
      005F2A 78                   14061 	.db	120
      005F2B 01                   14062 	.sleb128	1
      005F2C 00 00 C2 C9          14063 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      005F30 00 00 C2 D2          14064 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      005F34 00 02                14065 	.dw	2
      005F36 78                   14066 	.db	120
      005F37 01                   14067 	.sleb128	1
      005F38 00 00 C2 C0          14068 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      005F3C 00 00 C2 C9          14069 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      005F40 00 02                14070 	.dw	2
      005F42 78                   14071 	.db	120
      005F43 01                   14072 	.sleb128	1
      005F44 00 00 C2 B0          14073 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)
      005F48 00 00 C2 C0          14074 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      005F4C 00 02                14075 	.dw	2
      005F4E 78                   14076 	.db	120
      005F4F 01                   14077 	.sleb128	1
      005F50 00 00 00 00          14078 	.dw	0,0
      005F54 00 00 00 00          14079 	.dw	0,0
      005F58 00 00 C2 A4          14080 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)
      005F5C 00 00 C2 B0          14081 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1720)
      005F60 00 02                14082 	.dw	2
      005F62 78                   14083 	.db	120
      005F63 01                   14084 	.sleb128	1
      005F64 00 00 00 00          14085 	.dw	0,0
      005F68 00 00 00 00          14086 	.dw	0,0
      005F6C 00 00 C2 98          14087 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)
      005F70 00 00 C2 A4          14088 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1713)
      005F74 00 02                14089 	.dw	2
      005F76 78                   14090 	.db	120
      005F77 01                   14091 	.sleb128	1
      005F78 00 00 00 00          14092 	.dw	0,0
      005F7C 00 00 00 00          14093 	.dw	0,0
      005F80 00 00 C2 8C          14094 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)
      005F84 00 00 C2 98          14095 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1706)
      005F88 00 02                14096 	.dw	2
      005F8A 78                   14097 	.db	120
      005F8B 01                   14098 	.sleb128	1
      005F8C 00 00 00 00          14099 	.dw	0,0
      005F90 00 00 00 00          14100 	.dw	0,0
      005F94 00 00 C2 80          14101 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)
      005F98 00 00 C2 8C          14102 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1699)
      005F9C 00 02                14103 	.dw	2
      005F9E 78                   14104 	.db	120
      005F9F 01                   14105 	.sleb128	1
      005FA0 00 00 00 00          14106 	.dw	0,0
      005FA4 00 00 00 00          14107 	.dw	0,0
      005FA8 00 00 C2 74          14108 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)
      005FAC 00 00 C2 80          14109 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1692)
      005FB0 00 02                14110 	.dw	2
      005FB2 78                   14111 	.db	120
      005FB3 01                   14112 	.sleb128	1
      005FB4 00 00 00 00          14113 	.dw	0,0
      005FB8 00 00 00 00          14114 	.dw	0,0
      005FBC 00 00 C2 68          14115 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)
      005FC0 00 00 C2 74          14116 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1685)
      005FC4 00 02                14117 	.dw	2
      005FC6 78                   14118 	.db	120
      005FC7 01                   14119 	.sleb128	1
      005FC8 00 00 00 00          14120 	.dw	0,0
      005FCC 00 00 00 00          14121 	.dw	0,0
      005FD0 00 00 C2 67          14122 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      005FD4 00 00 C2 68          14123 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1678)
      005FD8 00 02                14124 	.dw	2
      005FDA 78                   14125 	.db	120
      005FDB 01                   14126 	.sleb128	1
      005FDC 00 00 C1 FE          14127 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      005FE0 00 00 C2 67          14128 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      005FE4 00 02                14129 	.dw	2
      005FE6 78                   14130 	.db	120
      005FE7 03                   14131 	.sleb128	3
      005FE8 00 00 C1 F9          14132 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      005FEC 00 00 C1 FE          14133 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      005FF0 00 02                14134 	.dw	2
      005FF2 78                   14135 	.db	120
      005FF3 09                   14136 	.sleb128	9
      005FF4 00 00 C1 F7          14137 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      005FF8 00 00 C1 F9          14138 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      005FFC 00 02                14139 	.dw	2
      005FFE 78                   14140 	.db	120
      005FFF 08                   14141 	.sleb128	8
      006000 00 00 C1 F5          14142 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      006004 00 00 C1 F7          14143 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      006008 00 02                14144 	.dw	2
      00600A 78                   14145 	.db	120
      00600B 07                   14146 	.sleb128	7
      00600C 00 00 C1 F3          14147 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      006010 00 00 C1 F5          14148 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      006014 00 02                14149 	.dw	2
      006016 78                   14150 	.db	120
      006017 05                   14151 	.sleb128	5
      006018 00 00 C1 F1          14152 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      00601C 00 00 C1 F3          14153 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      006020 00 02                14154 	.dw	2
      006022 78                   14155 	.db	120
      006023 04                   14156 	.sleb128	4
      006024 00 00 C1 EF          14157 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      006028 00 00 C1 F1          14158 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      00602C 00 02                14159 	.dw	2
      00602E 78                   14160 	.db	120
      00602F 03                   14161 	.sleb128	3
      006030 00 00 C1 E6          14162 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      006034 00 00 C1 EF          14163 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      006038 00 02                14164 	.dw	2
      00603A 78                   14165 	.db	120
      00603B 03                   14166 	.sleb128	3
      00603C 00 00 C1 DD          14167 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      006040 00 00 C1 E6          14168 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      006044 00 02                14169 	.dw	2
      006046 78                   14170 	.db	120
      006047 03                   14171 	.sleb128	3
      006048 00 00 C1 D4          14172 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      00604C 00 00 C1 DD          14173 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      006050 00 02                14174 	.dw	2
      006052 78                   14175 	.db	120
      006053 03                   14176 	.sleb128	3
      006054 00 00 C1 CB          14177 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      006058 00 00 C1 D4          14178 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      00605C 00 02                14179 	.dw	2
      00605E 78                   14180 	.db	120
      00605F 03                   14181 	.sleb128	3
      006060 00 00 C1 C2          14182 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      006064 00 00 C1 CB          14183 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      006068 00 02                14184 	.dw	2
      00606A 78                   14185 	.db	120
      00606B 03                   14186 	.sleb128	3
      00606C 00 00 C1 B9          14187 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      006070 00 00 C1 C2          14188 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      006074 00 02                14189 	.dw	2
      006076 78                   14190 	.db	120
      006077 03                   14191 	.sleb128	3
      006078 00 00 C1 A9          14192 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      00607C 00 00 C1 B9          14193 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      006080 00 02                14194 	.dw	2
      006082 78                   14195 	.db	120
      006083 03                   14196 	.sleb128	3
      006084 00 00 C1 A4          14197 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      006088 00 00 C1 A9          14198 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      00608C 00 02                14199 	.dw	2
      00608E 78                   14200 	.db	120
      00608F 09                   14201 	.sleb128	9
      006090 00 00 C1 A2          14202 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      006094 00 00 C1 A4          14203 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      006098 00 02                14204 	.dw	2
      00609A 78                   14205 	.db	120
      00609B 08                   14206 	.sleb128	8
      00609C 00 00 C1 A0          14207 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      0060A0 00 00 C1 A2          14208 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      0060A4 00 02                14209 	.dw	2
      0060A6 78                   14210 	.db	120
      0060A7 07                   14211 	.sleb128	7
      0060A8 00 00 C1 9E          14212 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      0060AC 00 00 C1 A0          14213 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      0060B0 00 02                14214 	.dw	2
      0060B2 78                   14215 	.db	120
      0060B3 05                   14216 	.sleb128	5
      0060B4 00 00 C1 9C          14217 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      0060B8 00 00 C1 9E          14218 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      0060BC 00 02                14219 	.dw	2
      0060BE 78                   14220 	.db	120
      0060BF 04                   14221 	.sleb128	4
      0060C0 00 00 C1 9A          14222 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      0060C4 00 00 C1 9C          14223 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      0060C8 00 02                14224 	.dw	2
      0060CA 78                   14225 	.db	120
      0060CB 03                   14226 	.sleb128	3
      0060CC 00 00 C1 7C          14227 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      0060D0 00 00 C1 9A          14228 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      0060D4 00 02                14229 	.dw	2
      0060D6 78                   14230 	.db	120
      0060D7 03                   14231 	.sleb128	3
      0060D8 00 00 C1 6D          14232 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      0060DC 00 00 C1 7C          14233 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      0060E0 00 02                14234 	.dw	2
      0060E2 78                   14235 	.db	120
      0060E3 03                   14236 	.sleb128	3
      0060E4 00 00 C1 5F          14237 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      0060E8 00 00 C1 6D          14238 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      0060EC 00 02                14239 	.dw	2
      0060EE 78                   14240 	.db	120
      0060EF 03                   14241 	.sleb128	3
      0060F0 00 00 C1 5E          14242 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)
      0060F4 00 00 C1 5F          14243 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      0060F8 00 02                14244 	.dw	2
      0060FA 78                   14245 	.db	120
      0060FB 01                   14246 	.sleb128	1
      0060FC 00 00 00 00          14247 	.dw	0,0
      006100 00 00 00 00          14248 	.dw	0,0
      006104 00 00 C1 5D          14249 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      006108 00 00 C1 5E          14250 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1623)
      00610C 00 02                14251 	.dw	2
      00610E 78                   14252 	.db	120
      00610F 01                   14253 	.sleb128	1
      006110 00 00 C1 02          14254 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      006114 00 00 C1 5D          14255 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      006118 00 02                14256 	.dw	2
      00611A 78                   14257 	.db	120
      00611B 02                   14258 	.sleb128	2
      00611C 00 00 C0 FD          14259 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      006120 00 00 C1 02          14260 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      006124 00 02                14261 	.dw	2
      006126 78                   14262 	.db	120
      006127 08                   14263 	.sleb128	8
      006128 00 00 C0 FB          14264 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      00612C 00 00 C0 FD          14265 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      006130 00 02                14266 	.dw	2
      006132 78                   14267 	.db	120
      006133 07                   14268 	.sleb128	7
      006134 00 00 C0 F9          14269 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      006138 00 00 C0 FB          14270 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      00613C 00 02                14271 	.dw	2
      00613E 78                   14272 	.db	120
      00613F 06                   14273 	.sleb128	6
      006140 00 00 C0 F7          14274 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      006144 00 00 C0 F9          14275 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      006148 00 02                14276 	.dw	2
      00614A 78                   14277 	.db	120
      00614B 04                   14278 	.sleb128	4
      00614C 00 00 C0 F5          14279 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      006150 00 00 C0 F7          14280 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      006154 00 02                14281 	.dw	2
      006156 78                   14282 	.db	120
      006157 03                   14283 	.sleb128	3
      006158 00 00 C0 F3          14284 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      00615C 00 00 C0 F5          14285 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      006160 00 02                14286 	.dw	2
      006162 78                   14287 	.db	120
      006163 02                   14288 	.sleb128	2
      006164 00 00 C0 E4          14289 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      006168 00 00 C0 F3          14290 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      00616C 00 02                14291 	.dw	2
      00616E 78                   14292 	.db	120
      00616F 02                   14293 	.sleb128	2
      006170 00 00 C0 DF          14294 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      006174 00 00 C0 E4          14295 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      006178 00 02                14296 	.dw	2
      00617A 78                   14297 	.db	120
      00617B 08                   14298 	.sleb128	8
      00617C 00 00 C0 DD          14299 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      006180 00 00 C0 DF          14300 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      006184 00 02                14301 	.dw	2
      006186 78                   14302 	.db	120
      006187 07                   14303 	.sleb128	7
      006188 00 00 C0 DB          14304 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      00618C 00 00 C0 DD          14305 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      006190 00 02                14306 	.dw	2
      006192 78                   14307 	.db	120
      006193 06                   14308 	.sleb128	6
      006194 00 00 C0 D9          14309 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      006198 00 00 C0 DB          14310 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      00619C 00 02                14311 	.dw	2
      00619E 78                   14312 	.db	120
      00619F 04                   14313 	.sleb128	4
      0061A0 00 00 C0 D7          14314 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      0061A4 00 00 C0 D9          14315 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      0061A8 00 02                14316 	.dw	2
      0061AA 78                   14317 	.db	120
      0061AB 03                   14318 	.sleb128	3
      0061AC 00 00 C0 D5          14319 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      0061B0 00 00 C0 D7          14320 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      0061B4 00 02                14321 	.dw	2
      0061B6 78                   14322 	.db	120
      0061B7 02                   14323 	.sleb128	2
      0061B8 00 00 C0 BE          14324 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      0061BC 00 00 C0 D5          14325 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      0061C0 00 02                14326 	.dw	2
      0061C2 78                   14327 	.db	120
      0061C3 02                   14328 	.sleb128	2
      0061C4 00 00 C0 B0          14329 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      0061C8 00 00 C0 BE          14330 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      0061CC 00 02                14331 	.dw	2
      0061CE 78                   14332 	.db	120
      0061CF 02                   14333 	.sleb128	2
      0061D0 00 00 C0 AF          14334 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)
      0061D4 00 00 C0 B0          14335 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      0061D8 00 02                14336 	.dw	2
      0061DA 78                   14337 	.db	120
      0061DB 01                   14338 	.sleb128	1
      0061DC 00 00 00 00          14339 	.dw	0,0
      0061E0 00 00 00 00          14340 	.dw	0,0
      0061E4 00 00 C0 AE          14341 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      0061E8 00 00 C0 AF          14342 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1570)
      0061EC 00 02                14343 	.dw	2
      0061EE 78                   14344 	.db	120
      0061EF 01                   14345 	.sleb128	1
      0061F0 00 00 C0 30          14346 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      0061F4 00 00 C0 AE          14347 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      0061F8 00 02                14348 	.dw	2
      0061FA 78                   14349 	.db	120
      0061FB 03                   14350 	.sleb128	3
      0061FC 00 00 C0 2B          14351 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      006200 00 00 C0 30          14352 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      006204 00 02                14353 	.dw	2
      006206 78                   14354 	.db	120
      006207 09                   14355 	.sleb128	9
      006208 00 00 C0 29          14356 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      00620C 00 00 C0 2B          14357 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      006210 00 02                14358 	.dw	2
      006212 78                   14359 	.db	120
      006213 08                   14360 	.sleb128	8
      006214 00 00 C0 27          14361 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      006218 00 00 C0 29          14362 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      00621C 00 02                14363 	.dw	2
      00621E 78                   14364 	.db	120
      00621F 07                   14365 	.sleb128	7
      006220 00 00 C0 25          14366 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      006224 00 00 C0 27          14367 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      006228 00 02                14368 	.dw	2
      00622A 78                   14369 	.db	120
      00622B 05                   14370 	.sleb128	5
      00622C 00 00 C0 23          14371 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      006230 00 00 C0 25          14372 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      006234 00 02                14373 	.dw	2
      006236 78                   14374 	.db	120
      006237 04                   14375 	.sleb128	4
      006238 00 00 C0 21          14376 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      00623C 00 00 C0 23          14377 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      006240 00 02                14378 	.dw	2
      006242 78                   14379 	.db	120
      006243 03                   14380 	.sleb128	3
      006244 00 00 C0 12          14381 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      006248 00 00 C0 21          14382 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      00624C 00 02                14383 	.dw	2
      00624E 78                   14384 	.db	120
      00624F 03                   14385 	.sleb128	3
      006250 00 00 C0 0D          14386 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      006254 00 00 C0 12          14387 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      006258 00 02                14388 	.dw	2
      00625A 78                   14389 	.db	120
      00625B 09                   14390 	.sleb128	9
      00625C 00 00 C0 0B          14391 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      006260 00 00 C0 0D          14392 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      006264 00 02                14393 	.dw	2
      006266 78                   14394 	.db	120
      006267 08                   14395 	.sleb128	8
      006268 00 00 C0 09          14396 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      00626C 00 00 C0 0B          14397 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      006270 00 02                14398 	.dw	2
      006272 78                   14399 	.db	120
      006273 07                   14400 	.sleb128	7
      006274 00 00 C0 07          14401 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      006278 00 00 C0 09          14402 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      00627C 00 02                14403 	.dw	2
      00627E 78                   14404 	.db	120
      00627F 05                   14405 	.sleb128	5
      006280 00 00 C0 05          14406 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      006284 00 00 C0 07          14407 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      006288 00 02                14408 	.dw	2
      00628A 78                   14409 	.db	120
      00628B 04                   14410 	.sleb128	4
      00628C 00 00 C0 03          14411 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      006290 00 00 C0 05          14412 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      006294 00 02                14413 	.dw	2
      006296 78                   14414 	.db	120
      006297 03                   14415 	.sleb128	3
      006298 00 00 BF E5          14416 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      00629C 00 00 C0 03          14417 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      0062A0 00 02                14418 	.dw	2
      0062A2 78                   14419 	.db	120
      0062A3 03                   14420 	.sleb128	3
      0062A4 00 00 BF D6          14421 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      0062A8 00 00 BF E5          14422 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      0062AC 00 02                14423 	.dw	2
      0062AE 78                   14424 	.db	120
      0062AF 03                   14425 	.sleb128	3
      0062B0 00 00 BF C8          14426 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      0062B4 00 00 BF D6          14427 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      0062B8 00 02                14428 	.dw	2
      0062BA 78                   14429 	.db	120
      0062BB 03                   14430 	.sleb128	3
      0062BC 00 00 BF C7          14431 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)
      0062C0 00 00 BF C8          14432 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      0062C4 00 02                14433 	.dw	2
      0062C6 78                   14434 	.db	120
      0062C7 01                   14435 	.sleb128	1
      0062C8 00 00 00 00          14436 	.dw	0,0
      0062CC 00 00 00 00          14437 	.dw	0,0
      0062D0 00 00 BF AF          14438 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      0062D4 00 00 BF C7          14439 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1507)
      0062D8 00 02                14440 	.dw	2
      0062DA 78                   14441 	.db	120
      0062DB 01                   14442 	.sleb128	1
      0062DC 00 00 BF AA          14443 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      0062E0 00 00 BF AF          14444 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      0062E4 00 02                14445 	.dw	2
      0062E6 78                   14446 	.db	120
      0062E7 07                   14447 	.sleb128	7
      0062E8 00 00 BF A8          14448 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      0062EC 00 00 BF AA          14449 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      0062F0 00 02                14450 	.dw	2
      0062F2 78                   14451 	.db	120
      0062F3 06                   14452 	.sleb128	6
      0062F4 00 00 BF A6          14453 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      0062F8 00 00 BF A8          14454 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      0062FC 00 02                14455 	.dw	2
      0062FE 78                   14456 	.db	120
      0062FF 05                   14457 	.sleb128	5
      006300 00 00 BF A4          14458 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      006304 00 00 BF A6          14459 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      006308 00 02                14460 	.dw	2
      00630A 78                   14461 	.db	120
      00630B 03                   14462 	.sleb128	3
      00630C 00 00 BF A2          14463 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      006310 00 00 BF A4          14464 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      006314 00 02                14465 	.dw	2
      006316 78                   14466 	.db	120
      006317 02                   14467 	.sleb128	2
      006318 00 00 BF A0          14468 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      00631C 00 00 BF A2          14469 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      006320 00 02                14470 	.dw	2
      006322 78                   14471 	.db	120
      006323 01                   14472 	.sleb128	1
      006324 00 00 BF 90          14473 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)
      006328 00 00 BF A0          14474 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      00632C 00 02                14475 	.dw	2
      00632E 78                   14476 	.db	120
      00632F 01                   14477 	.sleb128	1
      006330 00 00 00 00          14478 	.dw	0,0
      006334 00 00 00 00          14479 	.dw	0,0
      006338 00 00 BF 78          14480 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      00633C 00 00 BF 90          14481 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486)
      006340 00 02                14482 	.dw	2
      006342 78                   14483 	.db	120
      006343 01                   14484 	.sleb128	1
      006344 00 00 BF 73          14485 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      006348 00 00 BF 78          14486 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      00634C 00 02                14487 	.dw	2
      00634E 78                   14488 	.db	120
      00634F 07                   14489 	.sleb128	7
      006350 00 00 BF 71          14490 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      006354 00 00 BF 73          14491 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      006358 00 02                14492 	.dw	2
      00635A 78                   14493 	.db	120
      00635B 06                   14494 	.sleb128	6
      00635C 00 00 BF 6F          14495 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      006360 00 00 BF 71          14496 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      006364 00 02                14497 	.dw	2
      006366 78                   14498 	.db	120
      006367 05                   14499 	.sleb128	5
      006368 00 00 BF 6D          14500 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      00636C 00 00 BF 6F          14501 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      006370 00 02                14502 	.dw	2
      006372 78                   14503 	.db	120
      006373 03                   14504 	.sleb128	3
      006374 00 00 BF 6B          14505 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      006378 00 00 BF 6D          14506 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      00637C 00 02                14507 	.dw	2
      00637E 78                   14508 	.db	120
      00637F 02                   14509 	.sleb128	2
      006380 00 00 BF 69          14510 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      006384 00 00 BF 6B          14511 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      006388 00 02                14512 	.dw	2
      00638A 78                   14513 	.db	120
      00638B 01                   14514 	.sleb128	1
      00638C 00 00 BF 59          14515 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)
      006390 00 00 BF 69          14516 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      006394 00 02                14517 	.dw	2
      006396 78                   14518 	.db	120
      006397 01                   14519 	.sleb128	1
      006398 00 00 00 00          14520 	.dw	0,0
      00639C 00 00 00 00          14521 	.dw	0,0
      0063A0 00 00 BF 41          14522 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      0063A4 00 00 BF 59          14523 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1465)
      0063A8 00 02                14524 	.dw	2
      0063AA 78                   14525 	.db	120
      0063AB 01                   14526 	.sleb128	1
      0063AC 00 00 BF 3C          14527 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      0063B0 00 00 BF 41          14528 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      0063B4 00 02                14529 	.dw	2
      0063B6 78                   14530 	.db	120
      0063B7 07                   14531 	.sleb128	7
      0063B8 00 00 BF 3A          14532 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      0063BC 00 00 BF 3C          14533 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      0063C0 00 02                14534 	.dw	2
      0063C2 78                   14535 	.db	120
      0063C3 06                   14536 	.sleb128	6
      0063C4 00 00 BF 38          14537 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      0063C8 00 00 BF 3A          14538 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      0063CC 00 02                14539 	.dw	2
      0063CE 78                   14540 	.db	120
      0063CF 05                   14541 	.sleb128	5
      0063D0 00 00 BF 36          14542 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      0063D4 00 00 BF 38          14543 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      0063D8 00 02                14544 	.dw	2
      0063DA 78                   14545 	.db	120
      0063DB 03                   14546 	.sleb128	3
      0063DC 00 00 BF 34          14547 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      0063E0 00 00 BF 36          14548 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      0063E4 00 02                14549 	.dw	2
      0063E6 78                   14550 	.db	120
      0063E7 02                   14551 	.sleb128	2
      0063E8 00 00 BF 32          14552 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      0063EC 00 00 BF 34          14553 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      0063F0 00 02                14554 	.dw	2
      0063F2 78                   14555 	.db	120
      0063F3 01                   14556 	.sleb128	1
      0063F4 00 00 BF 22          14557 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)
      0063F8 00 00 BF 32          14558 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      0063FC 00 02                14559 	.dw	2
      0063FE 78                   14560 	.db	120
      0063FF 01                   14561 	.sleb128	1
      006400 00 00 00 00          14562 	.dw	0,0
      006404 00 00 00 00          14563 	.dw	0,0
      006408 00 00 BF 0A          14564 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      00640C 00 00 BF 22          14565 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444)
      006410 00 02                14566 	.dw	2
      006412 78                   14567 	.db	120
      006413 01                   14568 	.sleb128	1
      006414 00 00 BF 05          14569 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      006418 00 00 BF 0A          14570 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      00641C 00 02                14571 	.dw	2
      00641E 78                   14572 	.db	120
      00641F 07                   14573 	.sleb128	7
      006420 00 00 BF 03          14574 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      006424 00 00 BF 05          14575 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      006428 00 02                14576 	.dw	2
      00642A 78                   14577 	.db	120
      00642B 06                   14578 	.sleb128	6
      00642C 00 00 BF 01          14579 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      006430 00 00 BF 03          14580 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      006434 00 02                14581 	.dw	2
      006436 78                   14582 	.db	120
      006437 05                   14583 	.sleb128	5
      006438 00 00 BE FF          14584 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      00643C 00 00 BF 01          14585 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      006440 00 02                14586 	.dw	2
      006442 78                   14587 	.db	120
      006443 03                   14588 	.sleb128	3
      006444 00 00 BE FD          14589 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      006448 00 00 BE FF          14590 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      00644C 00 02                14591 	.dw	2
      00644E 78                   14592 	.db	120
      00644F 02                   14593 	.sleb128	2
      006450 00 00 BE FB          14594 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      006454 00 00 BE FD          14595 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      006458 00 02                14596 	.dw	2
      00645A 78                   14597 	.db	120
      00645B 01                   14598 	.sleb128	1
      00645C 00 00 BE EB          14599 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)
      006460 00 00 BE FB          14600 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      006464 00 02                14601 	.dw	2
      006466 78                   14602 	.db	120
      006467 01                   14603 	.sleb128	1
      006468 00 00 00 00          14604 	.dw	0,0
      00646C 00 00 00 00          14605 	.dw	0,0
      006470 00 00 BE D3          14606 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      006474 00 00 BE EB          14607 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1423)
      006478 00 02                14608 	.dw	2
      00647A 78                   14609 	.db	120
      00647B 01                   14610 	.sleb128	1
      00647C 00 00 BE CE          14611 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      006480 00 00 BE D3          14612 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      006484 00 02                14613 	.dw	2
      006486 78                   14614 	.db	120
      006487 07                   14615 	.sleb128	7
      006488 00 00 BE CC          14616 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      00648C 00 00 BE CE          14617 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      006490 00 02                14618 	.dw	2
      006492 78                   14619 	.db	120
      006493 06                   14620 	.sleb128	6
      006494 00 00 BE CA          14621 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      006498 00 00 BE CC          14622 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      00649C 00 02                14623 	.dw	2
      00649E 78                   14624 	.db	120
      00649F 05                   14625 	.sleb128	5
      0064A0 00 00 BE C8          14626 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      0064A4 00 00 BE CA          14627 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      0064A8 00 02                14628 	.dw	2
      0064AA 78                   14629 	.db	120
      0064AB 03                   14630 	.sleb128	3
      0064AC 00 00 BE C6          14631 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      0064B0 00 00 BE C8          14632 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      0064B4 00 02                14633 	.dw	2
      0064B6 78                   14634 	.db	120
      0064B7 02                   14635 	.sleb128	2
      0064B8 00 00 BE C4          14636 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      0064BC 00 00 BE C6          14637 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      0064C0 00 02                14638 	.dw	2
      0064C2 78                   14639 	.db	120
      0064C3 01                   14640 	.sleb128	1
      0064C4 00 00 BE B4          14641 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)
      0064C8 00 00 BE C4          14642 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      0064CC 00 02                14643 	.dw	2
      0064CE 78                   14644 	.db	120
      0064CF 01                   14645 	.sleb128	1
      0064D0 00 00 00 00          14646 	.dw	0,0
      0064D4 00 00 00 00          14647 	.dw	0,0
      0064D8 00 00 BE 9C          14648 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      0064DC 00 00 BE B4          14649 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402)
      0064E0 00 02                14650 	.dw	2
      0064E2 78                   14651 	.db	120
      0064E3 01                   14652 	.sleb128	1
      0064E4 00 00 BE 97          14653 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      0064E8 00 00 BE 9C          14654 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      0064EC 00 02                14655 	.dw	2
      0064EE 78                   14656 	.db	120
      0064EF 07                   14657 	.sleb128	7
      0064F0 00 00 BE 95          14658 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      0064F4 00 00 BE 97          14659 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      0064F8 00 02                14660 	.dw	2
      0064FA 78                   14661 	.db	120
      0064FB 06                   14662 	.sleb128	6
      0064FC 00 00 BE 93          14663 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      006500 00 00 BE 95          14664 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      006504 00 02                14665 	.dw	2
      006506 78                   14666 	.db	120
      006507 05                   14667 	.sleb128	5
      006508 00 00 BE 91          14668 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      00650C 00 00 BE 93          14669 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      006510 00 02                14670 	.dw	2
      006512 78                   14671 	.db	120
      006513 03                   14672 	.sleb128	3
      006514 00 00 BE 8F          14673 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      006518 00 00 BE 91          14674 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      00651C 00 02                14675 	.dw	2
      00651E 78                   14676 	.db	120
      00651F 02                   14677 	.sleb128	2
      006520 00 00 BE 8D          14678 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      006524 00 00 BE 8F          14679 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      006528 00 02                14680 	.dw	2
      00652A 78                   14681 	.db	120
      00652B 01                   14682 	.sleb128	1
      00652C 00 00 BE 7D          14683 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)
      006530 00 00 BE 8D          14684 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      006534 00 02                14685 	.dw	2
      006536 78                   14686 	.db	120
      006537 01                   14687 	.sleb128	1
      006538 00 00 00 00          14688 	.dw	0,0
      00653C 00 00 00 00          14689 	.dw	0,0
      006540 00 00 BE 65          14690 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      006544 00 00 BE 7D          14691 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1381)
      006548 00 02                14692 	.dw	2
      00654A 78                   14693 	.db	120
      00654B 01                   14694 	.sleb128	1
      00654C 00 00 BE 60          14695 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      006550 00 00 BE 65          14696 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      006554 00 02                14697 	.dw	2
      006556 78                   14698 	.db	120
      006557 07                   14699 	.sleb128	7
      006558 00 00 BE 5E          14700 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      00655C 00 00 BE 60          14701 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      006560 00 02                14702 	.dw	2
      006562 78                   14703 	.db	120
      006563 06                   14704 	.sleb128	6
      006564 00 00 BE 5C          14705 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      006568 00 00 BE 5E          14706 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      00656C 00 02                14707 	.dw	2
      00656E 78                   14708 	.db	120
      00656F 05                   14709 	.sleb128	5
      006570 00 00 BE 5A          14710 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      006574 00 00 BE 5C          14711 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      006578 00 02                14712 	.dw	2
      00657A 78                   14713 	.db	120
      00657B 03                   14714 	.sleb128	3
      00657C 00 00 BE 58          14715 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      006580 00 00 BE 5A          14716 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      006584 00 02                14717 	.dw	2
      006586 78                   14718 	.db	120
      006587 02                   14719 	.sleb128	2
      006588 00 00 BE 56          14720 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      00658C 00 00 BE 58          14721 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      006590 00 02                14722 	.dw	2
      006592 78                   14723 	.db	120
      006593 01                   14724 	.sleb128	1
      006594 00 00 BE 46          14725 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)
      006598 00 00 BE 56          14726 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      00659C 00 02                14727 	.dw	2
      00659E 78                   14728 	.db	120
      00659F 01                   14729 	.sleb128	1
      0065A0 00 00 00 00          14730 	.dw	0,0
      0065A4 00 00 00 00          14731 	.dw	0,0
      0065A8 00 00 BE 3F          14732 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      0065AC 00 00 BE 46          14733 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1360)
      0065B0 00 02                14734 	.dw	2
      0065B2 78                   14735 	.db	120
      0065B3 01                   14736 	.sleb128	1
      0065B4 00 00 BE 3A          14737 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      0065B8 00 00 BE 3F          14738 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      0065BC 00 02                14739 	.dw	2
      0065BE 78                   14740 	.db	120
      0065BF 07                   14741 	.sleb128	7
      0065C0 00 00 BE 38          14742 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      0065C4 00 00 BE 3A          14743 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      0065C8 00 02                14744 	.dw	2
      0065CA 78                   14745 	.db	120
      0065CB 06                   14746 	.sleb128	6
      0065CC 00 00 BE 36          14747 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      0065D0 00 00 BE 38          14748 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      0065D4 00 02                14749 	.dw	2
      0065D6 78                   14750 	.db	120
      0065D7 05                   14751 	.sleb128	5
      0065D8 00 00 BE 34          14752 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      0065DC 00 00 BE 36          14753 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      0065E0 00 02                14754 	.dw	2
      0065E2 78                   14755 	.db	120
      0065E3 03                   14756 	.sleb128	3
      0065E4 00 00 BE 32          14757 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      0065E8 00 00 BE 34          14758 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      0065EC 00 02                14759 	.dw	2
      0065EE 78                   14760 	.db	120
      0065EF 02                   14761 	.sleb128	2
      0065F0 00 00 BE 29          14762 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)
      0065F4 00 00 BE 32          14763 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      0065F8 00 02                14764 	.dw	2
      0065FA 78                   14765 	.db	120
      0065FB 01                   14766 	.sleb128	1
      0065FC 00 00 00 00          14767 	.dw	0,0
      006600 00 00 00 00          14768 	.dw	0,0
      006604 00 00 BE 11          14769 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      006608 00 00 BE 29          14770 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1347)
      00660C 00 02                14771 	.dw	2
      00660E 78                   14772 	.db	120
      00660F 01                   14773 	.sleb128	1
      006610 00 00 BE 0C          14774 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      006614 00 00 BE 11          14775 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      006618 00 02                14776 	.dw	2
      00661A 78                   14777 	.db	120
      00661B 07                   14778 	.sleb128	7
      00661C 00 00 BE 0A          14779 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      006620 00 00 BE 0C          14780 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      006624 00 02                14781 	.dw	2
      006626 78                   14782 	.db	120
      006627 06                   14783 	.sleb128	6
      006628 00 00 BE 08          14784 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      00662C 00 00 BE 0A          14785 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      006630 00 02                14786 	.dw	2
      006632 78                   14787 	.db	120
      006633 05                   14788 	.sleb128	5
      006634 00 00 BE 06          14789 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      006638 00 00 BE 08          14790 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      00663C 00 02                14791 	.dw	2
      00663E 78                   14792 	.db	120
      00663F 03                   14793 	.sleb128	3
      006640 00 00 BE 04          14794 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      006644 00 00 BE 06          14795 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      006648 00 02                14796 	.dw	2
      00664A 78                   14797 	.db	120
      00664B 02                   14798 	.sleb128	2
      00664C 00 00 BE 02          14799 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      006650 00 00 BE 04          14800 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      006654 00 02                14801 	.dw	2
      006656 78                   14802 	.db	120
      006657 01                   14803 	.sleb128	1
      006658 00 00 BD F3          14804 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)
      00665C 00 00 BE 02          14805 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      006660 00 02                14806 	.dw	2
      006662 78                   14807 	.db	120
      006663 01                   14808 	.sleb128	1
      006664 00 00 00 00          14809 	.dw	0,0
      006668 00 00 00 00          14810 	.dw	0,0
      00666C 00 00 BD DB          14811 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      006670 00 00 BD F3          14812 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1326)
      006674 00 02                14813 	.dw	2
      006676 78                   14814 	.db	120
      006677 01                   14815 	.sleb128	1
      006678 00 00 BD D6          14816 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      00667C 00 00 BD DB          14817 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      006680 00 02                14818 	.dw	2
      006682 78                   14819 	.db	120
      006683 07                   14820 	.sleb128	7
      006684 00 00 BD D4          14821 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      006688 00 00 BD D6          14822 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      00668C 00 02                14823 	.dw	2
      00668E 78                   14824 	.db	120
      00668F 06                   14825 	.sleb128	6
      006690 00 00 BD D2          14826 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      006694 00 00 BD D4          14827 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      006698 00 02                14828 	.dw	2
      00669A 78                   14829 	.db	120
      00669B 05                   14830 	.sleb128	5
      00669C 00 00 BD D0          14831 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      0066A0 00 00 BD D2          14832 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      0066A4 00 02                14833 	.dw	2
      0066A6 78                   14834 	.db	120
      0066A7 03                   14835 	.sleb128	3
      0066A8 00 00 BD CE          14836 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      0066AC 00 00 BD D0          14837 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      0066B0 00 02                14838 	.dw	2
      0066B2 78                   14839 	.db	120
      0066B3 02                   14840 	.sleb128	2
      0066B4 00 00 BD CC          14841 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      0066B8 00 00 BD CE          14842 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      0066BC 00 02                14843 	.dw	2
      0066BE 78                   14844 	.db	120
      0066BF 01                   14845 	.sleb128	1
      0066C0 00 00 BD BD          14846 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)
      0066C4 00 00 BD CC          14847 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      0066C8 00 02                14848 	.dw	2
      0066CA 78                   14849 	.db	120
      0066CB 01                   14850 	.sleb128	1
      0066CC 00 00 00 00          14851 	.dw	0,0
      0066D0 00 00 00 00          14852 	.dw	0,0
      0066D4 00 00 BD A5          14853 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      0066D8 00 00 BD BD          14854 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1305)
      0066DC 00 02                14855 	.dw	2
      0066DE 78                   14856 	.db	120
      0066DF 01                   14857 	.sleb128	1
      0066E0 00 00 BD A0          14858 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      0066E4 00 00 BD A5          14859 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      0066E8 00 02                14860 	.dw	2
      0066EA 78                   14861 	.db	120
      0066EB 07                   14862 	.sleb128	7
      0066EC 00 00 BD 9E          14863 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      0066F0 00 00 BD A0          14864 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      0066F4 00 02                14865 	.dw	2
      0066F6 78                   14866 	.db	120
      0066F7 06                   14867 	.sleb128	6
      0066F8 00 00 BD 9C          14868 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      0066FC 00 00 BD 9E          14869 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      006700 00 02                14870 	.dw	2
      006702 78                   14871 	.db	120
      006703 05                   14872 	.sleb128	5
      006704 00 00 BD 9A          14873 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      006708 00 00 BD 9C          14874 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      00670C 00 02                14875 	.dw	2
      00670E 78                   14876 	.db	120
      00670F 03                   14877 	.sleb128	3
      006710 00 00 BD 98          14878 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      006714 00 00 BD 9A          14879 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      006718 00 02                14880 	.dw	2
      00671A 78                   14881 	.db	120
      00671B 02                   14882 	.sleb128	2
      00671C 00 00 BD 96          14883 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      006720 00 00 BD 98          14884 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      006724 00 02                14885 	.dw	2
      006726 78                   14886 	.db	120
      006727 01                   14887 	.sleb128	1
      006728 00 00 BD 87          14888 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)
      00672C 00 00 BD 96          14889 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      006730 00 02                14890 	.dw	2
      006732 78                   14891 	.db	120
      006733 01                   14892 	.sleb128	1
      006734 00 00 00 00          14893 	.dw	0,0
      006738 00 00 00 00          14894 	.dw	0,0
      00673C 00 00 BD 6F          14895 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      006740 00 00 BD 87          14896 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1284)
      006744 00 02                14897 	.dw	2
      006746 78                   14898 	.db	120
      006747 01                   14899 	.sleb128	1
      006748 00 00 BD 6A          14900 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      00674C 00 00 BD 6F          14901 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      006750 00 02                14902 	.dw	2
      006752 78                   14903 	.db	120
      006753 07                   14904 	.sleb128	7
      006754 00 00 BD 68          14905 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      006758 00 00 BD 6A          14906 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      00675C 00 02                14907 	.dw	2
      00675E 78                   14908 	.db	120
      00675F 06                   14909 	.sleb128	6
      006760 00 00 BD 66          14910 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      006764 00 00 BD 68          14911 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      006768 00 02                14912 	.dw	2
      00676A 78                   14913 	.db	120
      00676B 05                   14914 	.sleb128	5
      00676C 00 00 BD 64          14915 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      006770 00 00 BD 66          14916 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      006774 00 02                14917 	.dw	2
      006776 78                   14918 	.db	120
      006777 03                   14919 	.sleb128	3
      006778 00 00 BD 62          14920 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      00677C 00 00 BD 64          14921 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      006780 00 02                14922 	.dw	2
      006782 78                   14923 	.db	120
      006783 02                   14924 	.sleb128	2
      006784 00 00 BD 60          14925 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      006788 00 00 BD 62          14926 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      00678C 00 02                14927 	.dw	2
      00678E 78                   14928 	.db	120
      00678F 01                   14929 	.sleb128	1
      006790 00 00 BD 51          14930 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)
      006794 00 00 BD 60          14931 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      006798 00 02                14932 	.dw	2
      00679A 78                   14933 	.db	120
      00679B 01                   14934 	.sleb128	1
      00679C 00 00 00 00          14935 	.dw	0,0
      0067A0 00 00 00 00          14936 	.dw	0,0
      0067A4 00 00 BD 39          14937 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      0067A8 00 00 BD 51          14938 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1263)
      0067AC 00 02                14939 	.dw	2
      0067AE 78                   14940 	.db	120
      0067AF 01                   14941 	.sleb128	1
      0067B0 00 00 BD 34          14942 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      0067B4 00 00 BD 39          14943 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      0067B8 00 02                14944 	.dw	2
      0067BA 78                   14945 	.db	120
      0067BB 07                   14946 	.sleb128	7
      0067BC 00 00 BD 32          14947 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      0067C0 00 00 BD 34          14948 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      0067C4 00 02                14949 	.dw	2
      0067C6 78                   14950 	.db	120
      0067C7 06                   14951 	.sleb128	6
      0067C8 00 00 BD 30          14952 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      0067CC 00 00 BD 32          14953 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      0067D0 00 02                14954 	.dw	2
      0067D2 78                   14955 	.db	120
      0067D3 05                   14956 	.sleb128	5
      0067D4 00 00 BD 2E          14957 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      0067D8 00 00 BD 30          14958 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      0067DC 00 02                14959 	.dw	2
      0067DE 78                   14960 	.db	120
      0067DF 03                   14961 	.sleb128	3
      0067E0 00 00 BD 2C          14962 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      0067E4 00 00 BD 2E          14963 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      0067E8 00 02                14964 	.dw	2
      0067EA 78                   14965 	.db	120
      0067EB 02                   14966 	.sleb128	2
      0067EC 00 00 BD 2A          14967 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      0067F0 00 00 BD 2C          14968 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      0067F4 00 02                14969 	.dw	2
      0067F6 78                   14970 	.db	120
      0067F7 01                   14971 	.sleb128	1
      0067F8 00 00 BD 1B          14972 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)
      0067FC 00 00 BD 2A          14973 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      006800 00 02                14974 	.dw	2
      006802 78                   14975 	.db	120
      006803 01                   14976 	.sleb128	1
      006804 00 00 00 00          14977 	.dw	0,0
      006808 00 00 00 00          14978 	.dw	0,0
      00680C 00 00 BD 03          14979 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      006810 00 00 BD 1B          14980 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1242)
      006814 00 02                14981 	.dw	2
      006816 78                   14982 	.db	120
      006817 01                   14983 	.sleb128	1
      006818 00 00 BC FE          14984 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      00681C 00 00 BD 03          14985 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      006820 00 02                14986 	.dw	2
      006822 78                   14987 	.db	120
      006823 07                   14988 	.sleb128	7
      006824 00 00 BC FC          14989 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      006828 00 00 BC FE          14990 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      00682C 00 02                14991 	.dw	2
      00682E 78                   14992 	.db	120
      00682F 06                   14993 	.sleb128	6
      006830 00 00 BC FA          14994 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      006834 00 00 BC FC          14995 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      006838 00 02                14996 	.dw	2
      00683A 78                   14997 	.db	120
      00683B 05                   14998 	.sleb128	5
      00683C 00 00 BC F8          14999 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      006840 00 00 BC FA          15000 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      006844 00 02                15001 	.dw	2
      006846 78                   15002 	.db	120
      006847 03                   15003 	.sleb128	3
      006848 00 00 BC F6          15004 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      00684C 00 00 BC F8          15005 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      006850 00 02                15006 	.dw	2
      006852 78                   15007 	.db	120
      006853 02                   15008 	.sleb128	2
      006854 00 00 BC F4          15009 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      006858 00 00 BC F6          15010 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      00685C 00 02                15011 	.dw	2
      00685E 78                   15012 	.db	120
      00685F 01                   15013 	.sleb128	1
      006860 00 00 BC E5          15014 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)
      006864 00 00 BC F4          15015 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      006868 00 02                15016 	.dw	2
      00686A 78                   15017 	.db	120
      00686B 01                   15018 	.sleb128	1
      00686C 00 00 00 00          15019 	.dw	0,0
      006870 00 00 00 00          15020 	.dw	0,0
      006874 00 00 BC CD          15021 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      006878 00 00 BC E5          15022 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1221)
      00687C 00 02                15023 	.dw	2
      00687E 78                   15024 	.db	120
      00687F 01                   15025 	.sleb128	1
      006880 00 00 BC C8          15026 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      006884 00 00 BC CD          15027 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      006888 00 02                15028 	.dw	2
      00688A 78                   15029 	.db	120
      00688B 07                   15030 	.sleb128	7
      00688C 00 00 BC C6          15031 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      006890 00 00 BC C8          15032 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      006894 00 02                15033 	.dw	2
      006896 78                   15034 	.db	120
      006897 06                   15035 	.sleb128	6
      006898 00 00 BC C4          15036 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      00689C 00 00 BC C6          15037 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      0068A0 00 02                15038 	.dw	2
      0068A2 78                   15039 	.db	120
      0068A3 05                   15040 	.sleb128	5
      0068A4 00 00 BC C2          15041 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      0068A8 00 00 BC C4          15042 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      0068AC 00 02                15043 	.dw	2
      0068AE 78                   15044 	.db	120
      0068AF 03                   15045 	.sleb128	3
      0068B0 00 00 BC C0          15046 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      0068B4 00 00 BC C2          15047 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      0068B8 00 02                15048 	.dw	2
      0068BA 78                   15049 	.db	120
      0068BB 02                   15050 	.sleb128	2
      0068BC 00 00 BC BE          15051 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      0068C0 00 00 BC C0          15052 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      0068C4 00 02                15053 	.dw	2
      0068C6 78                   15054 	.db	120
      0068C7 01                   15055 	.sleb128	1
      0068C8 00 00 BC AF          15056 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)
      0068CC 00 00 BC BE          15057 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      0068D0 00 02                15058 	.dw	2
      0068D2 78                   15059 	.db	120
      0068D3 01                   15060 	.sleb128	1
      0068D4 00 00 00 00          15061 	.dw	0,0
      0068D8 00 00 00 00          15062 	.dw	0,0
      0068DC 00 00 BC 97          15063 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      0068E0 00 00 BC AF          15064 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1200)
      0068E4 00 02                15065 	.dw	2
      0068E6 78                   15066 	.db	120
      0068E7 01                   15067 	.sleb128	1
      0068E8 00 00 BC 92          15068 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      0068EC 00 00 BC 97          15069 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      0068F0 00 02                15070 	.dw	2
      0068F2 78                   15071 	.db	120
      0068F3 07                   15072 	.sleb128	7
      0068F4 00 00 BC 90          15073 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      0068F8 00 00 BC 92          15074 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      0068FC 00 02                15075 	.dw	2
      0068FE 78                   15076 	.db	120
      0068FF 06                   15077 	.sleb128	6
      006900 00 00 BC 8E          15078 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      006904 00 00 BC 90          15079 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      006908 00 02                15080 	.dw	2
      00690A 78                   15081 	.db	120
      00690B 05                   15082 	.sleb128	5
      00690C 00 00 BC 8C          15083 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      006910 00 00 BC 8E          15084 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      006914 00 02                15085 	.dw	2
      006916 78                   15086 	.db	120
      006917 03                   15087 	.sleb128	3
      006918 00 00 BC 8A          15088 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      00691C 00 00 BC 8C          15089 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      006920 00 02                15090 	.dw	2
      006922 78                   15091 	.db	120
      006923 02                   15092 	.sleb128	2
      006924 00 00 BC 88          15093 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      006928 00 00 BC 8A          15094 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      00692C 00 02                15095 	.dw	2
      00692E 78                   15096 	.db	120
      00692F 01                   15097 	.sleb128	1
      006930 00 00 BC 79          15098 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)
      006934 00 00 BC 88          15099 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      006938 00 02                15100 	.dw	2
      00693A 78                   15101 	.db	120
      00693B 01                   15102 	.sleb128	1
      00693C 00 00 00 00          15103 	.dw	0,0
      006940 00 00 00 00          15104 	.dw	0,0
      006944 00 00 BC 61          15105 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      006948 00 00 BC 79          15106 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1179)
      00694C 00 02                15107 	.dw	2
      00694E 78                   15108 	.db	120
      00694F 01                   15109 	.sleb128	1
      006950 00 00 BC 5C          15110 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      006954 00 00 BC 61          15111 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      006958 00 02                15112 	.dw	2
      00695A 78                   15113 	.db	120
      00695B 07                   15114 	.sleb128	7
      00695C 00 00 BC 5A          15115 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      006960 00 00 BC 5C          15116 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      006964 00 02                15117 	.dw	2
      006966 78                   15118 	.db	120
      006967 06                   15119 	.sleb128	6
      006968 00 00 BC 58          15120 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      00696C 00 00 BC 5A          15121 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      006970 00 02                15122 	.dw	2
      006972 78                   15123 	.db	120
      006973 05                   15124 	.sleb128	5
      006974 00 00 BC 56          15125 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      006978 00 00 BC 58          15126 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      00697C 00 02                15127 	.dw	2
      00697E 78                   15128 	.db	120
      00697F 03                   15129 	.sleb128	3
      006980 00 00 BC 54          15130 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      006984 00 00 BC 56          15131 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      006988 00 02                15132 	.dw	2
      00698A 78                   15133 	.db	120
      00698B 02                   15134 	.sleb128	2
      00698C 00 00 BC 52          15135 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      006990 00 00 BC 54          15136 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      006994 00 02                15137 	.dw	2
      006996 78                   15138 	.db	120
      006997 01                   15139 	.sleb128	1
      006998 00 00 BC 43          15140 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)
      00699C 00 00 BC 52          15141 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      0069A0 00 02                15142 	.dw	2
      0069A2 78                   15143 	.db	120
      0069A3 01                   15144 	.sleb128	1
      0069A4 00 00 00 00          15145 	.dw	0,0
      0069A8 00 00 00 00          15146 	.dw	0,0
      0069AC 00 00 BC 2B          15147 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      0069B0 00 00 BC 43          15148 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1158)
      0069B4 00 02                15149 	.dw	2
      0069B6 78                   15150 	.db	120
      0069B7 01                   15151 	.sleb128	1
      0069B8 00 00 BC 26          15152 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      0069BC 00 00 BC 2B          15153 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      0069C0 00 02                15154 	.dw	2
      0069C2 78                   15155 	.db	120
      0069C3 07                   15156 	.sleb128	7
      0069C4 00 00 BC 24          15157 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      0069C8 00 00 BC 26          15158 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      0069CC 00 02                15159 	.dw	2
      0069CE 78                   15160 	.db	120
      0069CF 06                   15161 	.sleb128	6
      0069D0 00 00 BC 22          15162 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      0069D4 00 00 BC 24          15163 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      0069D8 00 02                15164 	.dw	2
      0069DA 78                   15165 	.db	120
      0069DB 05                   15166 	.sleb128	5
      0069DC 00 00 BC 20          15167 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      0069E0 00 00 BC 22          15168 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      0069E4 00 02                15169 	.dw	2
      0069E6 78                   15170 	.db	120
      0069E7 03                   15171 	.sleb128	3
      0069E8 00 00 BC 1E          15172 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      0069EC 00 00 BC 20          15173 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      0069F0 00 02                15174 	.dw	2
      0069F2 78                   15175 	.db	120
      0069F3 02                   15176 	.sleb128	2
      0069F4 00 00 BC 1C          15177 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      0069F8 00 00 BC 1E          15178 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      0069FC 00 02                15179 	.dw	2
      0069FE 78                   15180 	.db	120
      0069FF 01                   15181 	.sleb128	1
      006A00 00 00 BC 0D          15182 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)
      006A04 00 00 BC 1C          15183 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      006A08 00 02                15184 	.dw	2
      006A0A 78                   15185 	.db	120
      006A0B 01                   15186 	.sleb128	1
      006A0C 00 00 00 00          15187 	.dw	0,0
      006A10 00 00 00 00          15188 	.dw	0,0
      006A14 00 00 BB F5          15189 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      006A18 00 00 BC 0D          15190 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1137)
      006A1C 00 02                15191 	.dw	2
      006A1E 78                   15192 	.db	120
      006A1F 01                   15193 	.sleb128	1
      006A20 00 00 BB F0          15194 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      006A24 00 00 BB F5          15195 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      006A28 00 02                15196 	.dw	2
      006A2A 78                   15197 	.db	120
      006A2B 07                   15198 	.sleb128	7
      006A2C 00 00 BB EE          15199 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      006A30 00 00 BB F0          15200 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      006A34 00 02                15201 	.dw	2
      006A36 78                   15202 	.db	120
      006A37 06                   15203 	.sleb128	6
      006A38 00 00 BB EC          15204 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      006A3C 00 00 BB EE          15205 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      006A40 00 02                15206 	.dw	2
      006A42 78                   15207 	.db	120
      006A43 05                   15208 	.sleb128	5
      006A44 00 00 BB EA          15209 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      006A48 00 00 BB EC          15210 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      006A4C 00 02                15211 	.dw	2
      006A4E 78                   15212 	.db	120
      006A4F 03                   15213 	.sleb128	3
      006A50 00 00 BB E8          15214 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      006A54 00 00 BB EA          15215 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      006A58 00 02                15216 	.dw	2
      006A5A 78                   15217 	.db	120
      006A5B 02                   15218 	.sleb128	2
      006A5C 00 00 BB E6          15219 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      006A60 00 00 BB E8          15220 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      006A64 00 02                15221 	.dw	2
      006A66 78                   15222 	.db	120
      006A67 01                   15223 	.sleb128	1
      006A68 00 00 BB D7          15224 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)
      006A6C 00 00 BB E6          15225 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      006A70 00 02                15226 	.dw	2
      006A72 78                   15227 	.db	120
      006A73 01                   15228 	.sleb128	1
      006A74 00 00 00 00          15229 	.dw	0,0
      006A78 00 00 00 00          15230 	.dw	0,0
      006A7C 00 00 BB CC          15231 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      006A80 00 00 BB D7          15232 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1116)
      006A84 00 02                15233 	.dw	2
      006A86 78                   15234 	.db	120
      006A87 01                   15235 	.sleb128	1
      006A88 00 00 BB C7          15236 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      006A8C 00 00 BB CC          15237 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      006A90 00 02                15238 	.dw	2
      006A92 78                   15239 	.db	120
      006A93 07                   15240 	.sleb128	7
      006A94 00 00 BB C5          15241 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      006A98 00 00 BB C7          15242 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      006A9C 00 02                15243 	.dw	2
      006A9E 78                   15244 	.db	120
      006A9F 06                   15245 	.sleb128	6
      006AA0 00 00 BB C3          15246 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      006AA4 00 00 BB C5          15247 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      006AA8 00 02                15248 	.dw	2
      006AAA 78                   15249 	.db	120
      006AAB 05                   15250 	.sleb128	5
      006AAC 00 00 BB C1          15251 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      006AB0 00 00 BB C3          15252 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      006AB4 00 02                15253 	.dw	2
      006AB6 78                   15254 	.db	120
      006AB7 03                   15255 	.sleb128	3
      006AB8 00 00 BB BF          15256 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      006ABC 00 00 BB C1          15257 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      006AC0 00 02                15258 	.dw	2
      006AC2 78                   15259 	.db	120
      006AC3 02                   15260 	.sleb128	2
      006AC4 00 00 BB BD          15261 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      006AC8 00 00 BB BF          15262 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      006ACC 00 02                15263 	.dw	2
      006ACE 78                   15264 	.db	120
      006ACF 01                   15265 	.sleb128	1
      006AD0 00 00 BB B4          15266 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      006AD4 00 00 BB BD          15267 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      006AD8 00 02                15268 	.dw	2
      006ADA 78                   15269 	.db	120
      006ADB 01                   15270 	.sleb128	1
      006ADC 00 00 BB AB          15271 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)
      006AE0 00 00 BB B4          15272 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      006AE4 00 02                15273 	.dw	2
      006AE6 78                   15274 	.db	120
      006AE7 01                   15275 	.sleb128	1
      006AE8 00 00 00 00          15276 	.dw	0,0
      006AEC 00 00 00 00          15277 	.dw	0,0
      006AF0 00 00 BB A0          15278 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      006AF4 00 00 BB AB          15279 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1100)
      006AF8 00 02                15280 	.dw	2
      006AFA 78                   15281 	.db	120
      006AFB 01                   15282 	.sleb128	1
      006AFC 00 00 BB 9B          15283 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      006B00 00 00 BB A0          15284 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      006B04 00 02                15285 	.dw	2
      006B06 78                   15286 	.db	120
      006B07 07                   15287 	.sleb128	7
      006B08 00 00 BB 99          15288 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      006B0C 00 00 BB 9B          15289 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      006B10 00 02                15290 	.dw	2
      006B12 78                   15291 	.db	120
      006B13 06                   15292 	.sleb128	6
      006B14 00 00 BB 97          15293 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      006B18 00 00 BB 99          15294 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      006B1C 00 02                15295 	.dw	2
      006B1E 78                   15296 	.db	120
      006B1F 05                   15297 	.sleb128	5
      006B20 00 00 BB 95          15298 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      006B24 00 00 BB 97          15299 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      006B28 00 02                15300 	.dw	2
      006B2A 78                   15301 	.db	120
      006B2B 03                   15302 	.sleb128	3
      006B2C 00 00 BB 93          15303 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      006B30 00 00 BB 95          15304 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      006B34 00 02                15305 	.dw	2
      006B36 78                   15306 	.db	120
      006B37 02                   15307 	.sleb128	2
      006B38 00 00 BB 91          15308 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      006B3C 00 00 BB 93          15309 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      006B40 00 02                15310 	.dw	2
      006B42 78                   15311 	.db	120
      006B43 01                   15312 	.sleb128	1
      006B44 00 00 BB 88          15313 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      006B48 00 00 BB 91          15314 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      006B4C 00 02                15315 	.dw	2
      006B4E 78                   15316 	.db	120
      006B4F 01                   15317 	.sleb128	1
      006B50 00 00 BB 7F          15318 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)
      006B54 00 00 BB 88          15319 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      006B58 00 02                15320 	.dw	2
      006B5A 78                   15321 	.db	120
      006B5B 01                   15322 	.sleb128	1
      006B5C 00 00 00 00          15323 	.dw	0,0
      006B60 00 00 00 00          15324 	.dw	0,0
      006B64 00 00 BB 74          15325 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      006B68 00 00 BB 7F          15326 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1084)
      006B6C 00 02                15327 	.dw	2
      006B6E 78                   15328 	.db	120
      006B6F 01                   15329 	.sleb128	1
      006B70 00 00 BB 6F          15330 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      006B74 00 00 BB 74          15331 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      006B78 00 02                15332 	.dw	2
      006B7A 78                   15333 	.db	120
      006B7B 07                   15334 	.sleb128	7
      006B7C 00 00 BB 6D          15335 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      006B80 00 00 BB 6F          15336 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      006B84 00 02                15337 	.dw	2
      006B86 78                   15338 	.db	120
      006B87 06                   15339 	.sleb128	6
      006B88 00 00 BB 6B          15340 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      006B8C 00 00 BB 6D          15341 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      006B90 00 02                15342 	.dw	2
      006B92 78                   15343 	.db	120
      006B93 05                   15344 	.sleb128	5
      006B94 00 00 BB 69          15345 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      006B98 00 00 BB 6B          15346 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      006B9C 00 02                15347 	.dw	2
      006B9E 78                   15348 	.db	120
      006B9F 03                   15349 	.sleb128	3
      006BA0 00 00 BB 67          15350 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      006BA4 00 00 BB 69          15351 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      006BA8 00 02                15352 	.dw	2
      006BAA 78                   15353 	.db	120
      006BAB 02                   15354 	.sleb128	2
      006BAC 00 00 BB 65          15355 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      006BB0 00 00 BB 67          15356 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      006BB4 00 02                15357 	.dw	2
      006BB6 78                   15358 	.db	120
      006BB7 01                   15359 	.sleb128	1
      006BB8 00 00 BB 5C          15360 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      006BBC 00 00 BB 65          15361 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      006BC0 00 02                15362 	.dw	2
      006BC2 78                   15363 	.db	120
      006BC3 01                   15364 	.sleb128	1
      006BC4 00 00 BB 53          15365 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)
      006BC8 00 00 BB 5C          15366 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      006BCC 00 02                15367 	.dw	2
      006BCE 78                   15368 	.db	120
      006BCF 01                   15369 	.sleb128	1
      006BD0 00 00 00 00          15370 	.dw	0,0
      006BD4 00 00 00 00          15371 	.dw	0,0
      006BD8 00 00 BB 48          15372 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      006BDC 00 00 BB 53          15373 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1068)
      006BE0 00 02                15374 	.dw	2
      006BE2 78                   15375 	.db	120
      006BE3 01                   15376 	.sleb128	1
      006BE4 00 00 BB 43          15377 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      006BE8 00 00 BB 48          15378 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      006BEC 00 02                15379 	.dw	2
      006BEE 78                   15380 	.db	120
      006BEF 07                   15381 	.sleb128	7
      006BF0 00 00 BB 41          15382 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      006BF4 00 00 BB 43          15383 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      006BF8 00 02                15384 	.dw	2
      006BFA 78                   15385 	.db	120
      006BFB 06                   15386 	.sleb128	6
      006BFC 00 00 BB 3F          15387 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      006C00 00 00 BB 41          15388 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      006C04 00 02                15389 	.dw	2
      006C06 78                   15390 	.db	120
      006C07 05                   15391 	.sleb128	5
      006C08 00 00 BB 3D          15392 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      006C0C 00 00 BB 3F          15393 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      006C10 00 02                15394 	.dw	2
      006C12 78                   15395 	.db	120
      006C13 03                   15396 	.sleb128	3
      006C14 00 00 BB 3B          15397 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      006C18 00 00 BB 3D          15398 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      006C1C 00 02                15399 	.dw	2
      006C1E 78                   15400 	.db	120
      006C1F 02                   15401 	.sleb128	2
      006C20 00 00 BB 39          15402 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      006C24 00 00 BB 3B          15403 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      006C28 00 02                15404 	.dw	2
      006C2A 78                   15405 	.db	120
      006C2B 01                   15406 	.sleb128	1
      006C2C 00 00 BB 30          15407 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      006C30 00 00 BB 39          15408 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      006C34 00 02                15409 	.dw	2
      006C36 78                   15410 	.db	120
      006C37 01                   15411 	.sleb128	1
      006C38 00 00 BB 27          15412 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)
      006C3C 00 00 BB 30          15413 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      006C40 00 02                15414 	.dw	2
      006C42 78                   15415 	.db	120
      006C43 01                   15416 	.sleb128	1
      006C44 00 00 00 00          15417 	.dw	0,0
      006C48 00 00 00 00          15418 	.dw	0,0
      006C4C 00 00 BB 1C          15419 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      006C50 00 00 BB 27          15420 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1052)
      006C54 00 02                15421 	.dw	2
      006C56 78                   15422 	.db	120
      006C57 01                   15423 	.sleb128	1
      006C58 00 00 BB 17          15424 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      006C5C 00 00 BB 1C          15425 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      006C60 00 02                15426 	.dw	2
      006C62 78                   15427 	.db	120
      006C63 07                   15428 	.sleb128	7
      006C64 00 00 BB 15          15429 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      006C68 00 00 BB 17          15430 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      006C6C 00 02                15431 	.dw	2
      006C6E 78                   15432 	.db	120
      006C6F 06                   15433 	.sleb128	6
      006C70 00 00 BB 13          15434 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      006C74 00 00 BB 15          15435 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      006C78 00 02                15436 	.dw	2
      006C7A 78                   15437 	.db	120
      006C7B 05                   15438 	.sleb128	5
      006C7C 00 00 BB 11          15439 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      006C80 00 00 BB 13          15440 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      006C84 00 02                15441 	.dw	2
      006C86 78                   15442 	.db	120
      006C87 03                   15443 	.sleb128	3
      006C88 00 00 BB 0F          15444 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      006C8C 00 00 BB 11          15445 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      006C90 00 02                15446 	.dw	2
      006C92 78                   15447 	.db	120
      006C93 02                   15448 	.sleb128	2
      006C94 00 00 BB 0D          15449 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      006C98 00 00 BB 0F          15450 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      006C9C 00 02                15451 	.dw	2
      006C9E 78                   15452 	.db	120
      006C9F 01                   15453 	.sleb128	1
      006CA0 00 00 BB 04          15454 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      006CA4 00 00 BB 0D          15455 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      006CA8 00 02                15456 	.dw	2
      006CAA 78                   15457 	.db	120
      006CAB 01                   15458 	.sleb128	1
      006CAC 00 00 BA FB          15459 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      006CB0 00 00 BB 04          15460 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      006CB4 00 02                15461 	.dw	2
      006CB6 78                   15462 	.db	120
      006CB7 01                   15463 	.sleb128	1
      006CB8 00 00 BA F2          15464 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      006CBC 00 00 BA FB          15465 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      006CC0 00 02                15466 	.dw	2
      006CC2 78                   15467 	.db	120
      006CC3 01                   15468 	.sleb128	1
      006CC4 00 00 BA E2          15469 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)
      006CC8 00 00 BA F2          15470 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      006CCC 00 02                15471 	.dw	2
      006CCE 78                   15472 	.db	120
      006CCF 01                   15473 	.sleb128	1
      006CD0 00 00 00 00          15474 	.dw	0,0
      006CD4 00 00 00 00          15475 	.dw	0,0
      006CD8 00 00 BA D0          15476 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      006CDC 00 00 BA E2          15477 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1034)
      006CE0 00 02                15478 	.dw	2
      006CE2 78                   15479 	.db	120
      006CE3 01                   15480 	.sleb128	1
      006CE4 00 00 BA CB          15481 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      006CE8 00 00 BA D0          15482 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      006CEC 00 02                15483 	.dw	2
      006CEE 78                   15484 	.db	120
      006CEF 07                   15485 	.sleb128	7
      006CF0 00 00 BA C9          15486 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      006CF4 00 00 BA CB          15487 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      006CF8 00 02                15488 	.dw	2
      006CFA 78                   15489 	.db	120
      006CFB 06                   15490 	.sleb128	6
      006CFC 00 00 BA C7          15491 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      006D00 00 00 BA C9          15492 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      006D04 00 02                15493 	.dw	2
      006D06 78                   15494 	.db	120
      006D07 05                   15495 	.sleb128	5
      006D08 00 00 BA C5          15496 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      006D0C 00 00 BA C7          15497 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      006D10 00 02                15498 	.dw	2
      006D12 78                   15499 	.db	120
      006D13 03                   15500 	.sleb128	3
      006D14 00 00 BA C3          15501 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      006D18 00 00 BA C5          15502 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      006D1C 00 02                15503 	.dw	2
      006D1E 78                   15504 	.db	120
      006D1F 02                   15505 	.sleb128	2
      006D20 00 00 BA C1          15506 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      006D24 00 00 BA C3          15507 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      006D28 00 02                15508 	.dw	2
      006D2A 78                   15509 	.db	120
      006D2B 01                   15510 	.sleb128	1
      006D2C 00 00 BA B2          15511 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)
      006D30 00 00 BA C1          15512 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      006D34 00 02                15513 	.dw	2
      006D36 78                   15514 	.db	120
      006D37 01                   15515 	.sleb128	1
      006D38 00 00 00 00          15516 	.dw	0,0
      006D3C 00 00 00 00          15517 	.dw	0,0
      006D40 00 00 BA 65          15518 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      006D44 00 00 BA B2          15519 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018)
      006D48 00 02                15520 	.dw	2
      006D4A 78                   15521 	.db	120
      006D4B 01                   15522 	.sleb128	1
      006D4C 00 00 BA 60          15523 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      006D50 00 00 BA 65          15524 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      006D54 00 02                15525 	.dw	2
      006D56 78                   15526 	.db	120
      006D57 07                   15527 	.sleb128	7
      006D58 00 00 BA 5E          15528 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      006D5C 00 00 BA 60          15529 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      006D60 00 02                15530 	.dw	2
      006D62 78                   15531 	.db	120
      006D63 06                   15532 	.sleb128	6
      006D64 00 00 BA 5C          15533 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      006D68 00 00 BA 5E          15534 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      006D6C 00 02                15535 	.dw	2
      006D6E 78                   15536 	.db	120
      006D6F 05                   15537 	.sleb128	5
      006D70 00 00 BA 5A          15538 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      006D74 00 00 BA 5C          15539 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      006D78 00 02                15540 	.dw	2
      006D7A 78                   15541 	.db	120
      006D7B 03                   15542 	.sleb128	3
      006D7C 00 00 BA 58          15543 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      006D80 00 00 BA 5A          15544 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      006D84 00 02                15545 	.dw	2
      006D86 78                   15546 	.db	120
      006D87 02                   15547 	.sleb128	2
      006D88 00 00 BA 56          15548 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      006D8C 00 00 BA 58          15549 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      006D90 00 02                15550 	.dw	2
      006D92 78                   15551 	.db	120
      006D93 01                   15552 	.sleb128	1
      006D94 00 00 BA 47          15553 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      006D98 00 00 BA 56          15554 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      006D9C 00 02                15555 	.dw	2
      006D9E 78                   15556 	.db	120
      006D9F 01                   15557 	.sleb128	1
      006DA0 00 00 BA 42          15558 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      006DA4 00 00 BA 47          15559 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      006DA8 00 02                15560 	.dw	2
      006DAA 78                   15561 	.db	120
      006DAB 07                   15562 	.sleb128	7
      006DAC 00 00 BA 40          15563 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      006DB0 00 00 BA 42          15564 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      006DB4 00 02                15565 	.dw	2
      006DB6 78                   15566 	.db	120
      006DB7 06                   15567 	.sleb128	6
      006DB8 00 00 BA 3E          15568 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      006DBC 00 00 BA 40          15569 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      006DC0 00 02                15570 	.dw	2
      006DC2 78                   15571 	.db	120
      006DC3 05                   15572 	.sleb128	5
      006DC4 00 00 BA 3C          15573 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      006DC8 00 00 BA 3E          15574 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      006DCC 00 02                15575 	.dw	2
      006DCE 78                   15576 	.db	120
      006DCF 03                   15577 	.sleb128	3
      006DD0 00 00 BA 3A          15578 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      006DD4 00 00 BA 3C          15579 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      006DD8 00 02                15580 	.dw	2
      006DDA 78                   15581 	.db	120
      006DDB 02                   15582 	.sleb128	2
      006DDC 00 00 BA 38          15583 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      006DE0 00 00 BA 3A          15584 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      006DE4 00 02                15585 	.dw	2
      006DE6 78                   15586 	.db	120
      006DE7 01                   15587 	.sleb128	1
      006DE8 00 00 BA 29          15588 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      006DEC 00 00 BA 38          15589 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      006DF0 00 02                15590 	.dw	2
      006DF2 78                   15591 	.db	120
      006DF3 01                   15592 	.sleb128	1
      006DF4 00 00 BA 24          15593 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      006DF8 00 00 BA 29          15594 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      006DFC 00 02                15595 	.dw	2
      006DFE 78                   15596 	.db	120
      006DFF 07                   15597 	.sleb128	7
      006E00 00 00 BA 22          15598 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      006E04 00 00 BA 24          15599 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      006E08 00 02                15600 	.dw	2
      006E0A 78                   15601 	.db	120
      006E0B 06                   15602 	.sleb128	6
      006E0C 00 00 BA 20          15603 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      006E10 00 00 BA 22          15604 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      006E14 00 02                15605 	.dw	2
      006E16 78                   15606 	.db	120
      006E17 05                   15607 	.sleb128	5
      006E18 00 00 BA 1E          15608 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      006E1C 00 00 BA 20          15609 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      006E20 00 02                15610 	.dw	2
      006E22 78                   15611 	.db	120
      006E23 03                   15612 	.sleb128	3
      006E24 00 00 BA 1C          15613 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      006E28 00 00 BA 1E          15614 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      006E2C 00 02                15615 	.dw	2
      006E2E 78                   15616 	.db	120
      006E2F 02                   15617 	.sleb128	2
      006E30 00 00 BA 1A          15618 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      006E34 00 00 BA 1C          15619 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      006E38 00 02                15620 	.dw	2
      006E3A 78                   15621 	.db	120
      006E3B 01                   15622 	.sleb128	1
      006E3C 00 00 BA 11          15623 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      006E40 00 00 BA 1A          15624 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      006E44 00 02                15625 	.dw	2
      006E46 78                   15626 	.db	120
      006E47 01                   15627 	.sleb128	1
      006E48 00 00 BA 08          15628 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      006E4C 00 00 BA 11          15629 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      006E50 00 02                15630 	.dw	2
      006E52 78                   15631 	.db	120
      006E53 01                   15632 	.sleb128	1
      006E54 00 00 BA 00          15633 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)
      006E58 00 00 BA 08          15634 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      006E5C 00 02                15635 	.dw	2
      006E5E 78                   15636 	.db	120
      006E5F 01                   15637 	.sleb128	1
      006E60 00 00 00 00          15638 	.dw	0,0
      006E64 00 00 00 00          15639 	.dw	0,0
      006E68 00 00 B9 E8          15640 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      006E6C 00 00 BA 00          15641 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967)
      006E70 00 02                15642 	.dw	2
      006E72 78                   15643 	.db	120
      006E73 01                   15644 	.sleb128	1
      006E74 00 00 B9 E3          15645 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      006E78 00 00 B9 E8          15646 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      006E7C 00 02                15647 	.dw	2
      006E7E 78                   15648 	.db	120
      006E7F 07                   15649 	.sleb128	7
      006E80 00 00 B9 E1          15650 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      006E84 00 00 B9 E3          15651 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      006E88 00 02                15652 	.dw	2
      006E8A 78                   15653 	.db	120
      006E8B 06                   15654 	.sleb128	6
      006E8C 00 00 B9 DF          15655 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      006E90 00 00 B9 E1          15656 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      006E94 00 02                15657 	.dw	2
      006E96 78                   15658 	.db	120
      006E97 05                   15659 	.sleb128	5
      006E98 00 00 B9 DD          15660 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      006E9C 00 00 B9 DF          15661 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      006EA0 00 02                15662 	.dw	2
      006EA2 78                   15663 	.db	120
      006EA3 03                   15664 	.sleb128	3
      006EA4 00 00 B9 DB          15665 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      006EA8 00 00 B9 DD          15666 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      006EAC 00 02                15667 	.dw	2
      006EAE 78                   15668 	.db	120
      006EAF 02                   15669 	.sleb128	2
      006EB0 00 00 B9 D9          15670 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      006EB4 00 00 B9 DB          15671 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      006EB8 00 02                15672 	.dw	2
      006EBA 78                   15673 	.db	120
      006EBB 01                   15674 	.sleb128	1
      006EBC 00 00 B9 CA          15675 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)
      006EC0 00 00 B9 D9          15676 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      006EC4 00 02                15677 	.dw	2
      006EC6 78                   15678 	.db	120
      006EC7 01                   15679 	.sleb128	1
      006EC8 00 00 00 00          15680 	.dw	0,0
      006ECC 00 00 00 00          15681 	.dw	0,0
      006ED0 00 00 B9 BF          15682 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      006ED4 00 00 B9 CA          15683 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$946)
      006ED8 00 02                15684 	.dw	2
      006EDA 78                   15685 	.db	120
      006EDB 01                   15686 	.sleb128	1
      006EDC 00 00 B9 BA          15687 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      006EE0 00 00 B9 BF          15688 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      006EE4 00 02                15689 	.dw	2
      006EE6 78                   15690 	.db	120
      006EE7 07                   15691 	.sleb128	7
      006EE8 00 00 B9 B8          15692 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      006EEC 00 00 B9 BA          15693 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      006EF0 00 02                15694 	.dw	2
      006EF2 78                   15695 	.db	120
      006EF3 06                   15696 	.sleb128	6
      006EF4 00 00 B9 B6          15697 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      006EF8 00 00 B9 B8          15698 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      006EFC 00 02                15699 	.dw	2
      006EFE 78                   15700 	.db	120
      006EFF 05                   15701 	.sleb128	5
      006F00 00 00 B9 B4          15702 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      006F04 00 00 B9 B6          15703 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      006F08 00 02                15704 	.dw	2
      006F0A 78                   15705 	.db	120
      006F0B 03                   15706 	.sleb128	3
      006F0C 00 00 B9 B2          15707 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      006F10 00 00 B9 B4          15708 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      006F14 00 02                15709 	.dw	2
      006F16 78                   15710 	.db	120
      006F17 02                   15711 	.sleb128	2
      006F18 00 00 B9 B0          15712 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      006F1C 00 00 B9 B2          15713 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      006F20 00 02                15714 	.dw	2
      006F22 78                   15715 	.db	120
      006F23 01                   15716 	.sleb128	1
      006F24 00 00 B9 A7          15717 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      006F28 00 00 B9 B0          15718 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      006F2C 00 02                15719 	.dw	2
      006F2E 78                   15720 	.db	120
      006F2F 01                   15721 	.sleb128	1
      006F30 00 00 B9 9E          15722 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      006F34 00 00 B9 A7          15723 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      006F38 00 02                15724 	.dw	2
      006F3A 78                   15725 	.db	120
      006F3B 01                   15726 	.sleb128	1
      006F3C 00 00 B9 95          15727 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      006F40 00 00 B9 9E          15728 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      006F44 00 02                15729 	.dw	2
      006F46 78                   15730 	.db	120
      006F47 01                   15731 	.sleb128	1
      006F48 00 00 B9 8C          15732 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)
      006F4C 00 00 B9 95          15733 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      006F50 00 02                15734 	.dw	2
      006F52 78                   15735 	.db	120
      006F53 01                   15736 	.sleb128	1
      006F54 00 00 00 00          15737 	.dw	0,0
      006F58 00 00 00 00          15738 	.dw	0,0
      006F5C 00 00 B9 81          15739 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      006F60 00 00 B9 8C          15740 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$928)
      006F64 00 02                15741 	.dw	2
      006F66 78                   15742 	.db	120
      006F67 01                   15743 	.sleb128	1
      006F68 00 00 B9 7C          15744 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      006F6C 00 00 B9 81          15745 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      006F70 00 02                15746 	.dw	2
      006F72 78                   15747 	.db	120
      006F73 07                   15748 	.sleb128	7
      006F74 00 00 B9 7A          15749 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      006F78 00 00 B9 7C          15750 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      006F7C 00 02                15751 	.dw	2
      006F7E 78                   15752 	.db	120
      006F7F 06                   15753 	.sleb128	6
      006F80 00 00 B9 78          15754 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      006F84 00 00 B9 7A          15755 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      006F88 00 02                15756 	.dw	2
      006F8A 78                   15757 	.db	120
      006F8B 05                   15758 	.sleb128	5
      006F8C 00 00 B9 76          15759 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      006F90 00 00 B9 78          15760 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      006F94 00 02                15761 	.dw	2
      006F96 78                   15762 	.db	120
      006F97 03                   15763 	.sleb128	3
      006F98 00 00 B9 74          15764 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      006F9C 00 00 B9 76          15765 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      006FA0 00 02                15766 	.dw	2
      006FA2 78                   15767 	.db	120
      006FA3 02                   15768 	.sleb128	2
      006FA4 00 00 B9 72          15769 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      006FA8 00 00 B9 74          15770 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      006FAC 00 02                15771 	.dw	2
      006FAE 78                   15772 	.db	120
      006FAF 01                   15773 	.sleb128	1
      006FB0 00 00 B9 69          15774 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      006FB4 00 00 B9 72          15775 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      006FB8 00 02                15776 	.dw	2
      006FBA 78                   15777 	.db	120
      006FBB 01                   15778 	.sleb128	1
      006FBC 00 00 B9 60          15779 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      006FC0 00 00 B9 69          15780 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      006FC4 00 02                15781 	.dw	2
      006FC6 78                   15782 	.db	120
      006FC7 01                   15783 	.sleb128	1
      006FC8 00 00 B9 57          15784 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      006FCC 00 00 B9 60          15785 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      006FD0 00 02                15786 	.dw	2
      006FD2 78                   15787 	.db	120
      006FD3 01                   15788 	.sleb128	1
      006FD4 00 00 B9 4E          15789 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      006FD8 00 00 B9 57          15790 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      006FDC 00 02                15791 	.dw	2
      006FDE 78                   15792 	.db	120
      006FDF 01                   15793 	.sleb128	1
      006FE0 00 00 B9 45          15794 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      006FE4 00 00 B9 4E          15795 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      006FE8 00 02                15796 	.dw	2
      006FEA 78                   15797 	.db	120
      006FEB 01                   15798 	.sleb128	1
      006FEC 00 00 B9 35          15799 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)
      006FF0 00 00 B9 45          15800 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      006FF4 00 02                15801 	.dw	2
      006FF6 78                   15802 	.db	120
      006FF7 01                   15803 	.sleb128	1
      006FF8 00 00 00 00          15804 	.dw	0,0
      006FFC 00 00 00 00          15805 	.dw	0,0
      007000 00 00 B9 1D          15806 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      007004 00 00 B9 35          15807 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$908)
      007008 00 02                15808 	.dw	2
      00700A 78                   15809 	.db	120
      00700B 01                   15810 	.sleb128	1
      00700C 00 00 B9 18          15811 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      007010 00 00 B9 1D          15812 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      007014 00 02                15813 	.dw	2
      007016 78                   15814 	.db	120
      007017 07                   15815 	.sleb128	7
      007018 00 00 B9 16          15816 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      00701C 00 00 B9 18          15817 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      007020 00 02                15818 	.dw	2
      007022 78                   15819 	.db	120
      007023 06                   15820 	.sleb128	6
      007024 00 00 B9 14          15821 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      007028 00 00 B9 16          15822 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      00702C 00 02                15823 	.dw	2
      00702E 78                   15824 	.db	120
      00702F 05                   15825 	.sleb128	5
      007030 00 00 B9 12          15826 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      007034 00 00 B9 14          15827 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      007038 00 02                15828 	.dw	2
      00703A 78                   15829 	.db	120
      00703B 03                   15830 	.sleb128	3
      00703C 00 00 B9 10          15831 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      007040 00 00 B9 12          15832 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      007044 00 02                15833 	.dw	2
      007046 78                   15834 	.db	120
      007047 02                   15835 	.sleb128	2
      007048 00 00 B9 07          15836 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      00704C 00 00 B9 10          15837 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      007050 00 02                15838 	.dw	2
      007052 78                   15839 	.db	120
      007053 01                   15840 	.sleb128	1
      007054 00 00 B8 FF          15841 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)
      007058 00 00 B9 07          15842 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      00705C 00 02                15843 	.dw	2
      00705E 78                   15844 	.db	120
      00705F 01                   15845 	.sleb128	1
      007060 00 00 00 00          15846 	.dw	0,0
      007064 00 00 00 00          15847 	.dw	0,0
      007068 00 00 B8 E7          15848 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      00706C 00 00 B8 FF          15849 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$887)
      007070 00 02                15850 	.dw	2
      007072 78                   15851 	.db	120
      007073 01                   15852 	.sleb128	1
      007074 00 00 B8 E2          15853 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      007078 00 00 B8 E7          15854 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      00707C 00 02                15855 	.dw	2
      00707E 78                   15856 	.db	120
      00707F 07                   15857 	.sleb128	7
      007080 00 00 B8 E0          15858 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      007084 00 00 B8 E2          15859 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      007088 00 02                15860 	.dw	2
      00708A 78                   15861 	.db	120
      00708B 06                   15862 	.sleb128	6
      00708C 00 00 B8 DE          15863 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      007090 00 00 B8 E0          15864 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      007094 00 02                15865 	.dw	2
      007096 78                   15866 	.db	120
      007097 05                   15867 	.sleb128	5
      007098 00 00 B8 DC          15868 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      00709C 00 00 B8 DE          15869 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      0070A0 00 02                15870 	.dw	2
      0070A2 78                   15871 	.db	120
      0070A3 03                   15872 	.sleb128	3
      0070A4 00 00 B8 DA          15873 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      0070A8 00 00 B8 DC          15874 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      0070AC 00 02                15875 	.dw	2
      0070AE 78                   15876 	.db	120
      0070AF 02                   15877 	.sleb128	2
      0070B0 00 00 B8 D8          15878 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      0070B4 00 00 B8 DA          15879 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      0070B8 00 02                15880 	.dw	2
      0070BA 78                   15881 	.db	120
      0070BB 01                   15882 	.sleb128	1
      0070BC 00 00 B8 C9          15883 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)
      0070C0 00 00 B8 D8          15884 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      0070C4 00 02                15885 	.dw	2
      0070C6 78                   15886 	.db	120
      0070C7 01                   15887 	.sleb128	1
      0070C8 00 00 00 00          15888 	.dw	0,0
      0070CC 00 00 00 00          15889 	.dw	0,0
      0070D0 00 00 B8 B1          15890 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      0070D4 00 00 B8 C9          15891 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$866)
      0070D8 00 02                15892 	.dw	2
      0070DA 78                   15893 	.db	120
      0070DB 01                   15894 	.sleb128	1
      0070DC 00 00 B8 AC          15895 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      0070E0 00 00 B8 B1          15896 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      0070E4 00 02                15897 	.dw	2
      0070E6 78                   15898 	.db	120
      0070E7 07                   15899 	.sleb128	7
      0070E8 00 00 B8 AA          15900 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      0070EC 00 00 B8 AC          15901 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      0070F0 00 02                15902 	.dw	2
      0070F2 78                   15903 	.db	120
      0070F3 06                   15904 	.sleb128	6
      0070F4 00 00 B8 A8          15905 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      0070F8 00 00 B8 AA          15906 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      0070FC 00 02                15907 	.dw	2
      0070FE 78                   15908 	.db	120
      0070FF 05                   15909 	.sleb128	5
      007100 00 00 B8 A6          15910 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      007104 00 00 B8 A8          15911 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      007108 00 02                15912 	.dw	2
      00710A 78                   15913 	.db	120
      00710B 03                   15914 	.sleb128	3
      00710C 00 00 B8 A4          15915 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      007110 00 00 B8 A6          15916 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      007114 00 02                15917 	.dw	2
      007116 78                   15918 	.db	120
      007117 02                   15919 	.sleb128	2
      007118 00 00 B8 A2          15920 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      00711C 00 00 B8 A4          15921 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      007120 00 02                15922 	.dw	2
      007122 78                   15923 	.db	120
      007123 01                   15924 	.sleb128	1
      007124 00 00 B8 93          15925 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)
      007128 00 00 B8 A2          15926 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      00712C 00 02                15927 	.dw	2
      00712E 78                   15928 	.db	120
      00712F 01                   15929 	.sleb128	1
      007130 00 00 00 00          15930 	.dw	0,0
      007134 00 00 00 00          15931 	.dw	0,0
      007138 00 00 B8 7B          15932 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      00713C 00 00 B8 93          15933 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$845)
      007140 00 02                15934 	.dw	2
      007142 78                   15935 	.db	120
      007143 01                   15936 	.sleb128	1
      007144 00 00 B8 76          15937 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      007148 00 00 B8 7B          15938 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      00714C 00 02                15939 	.dw	2
      00714E 78                   15940 	.db	120
      00714F 07                   15941 	.sleb128	7
      007150 00 00 B8 74          15942 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      007154 00 00 B8 76          15943 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      007158 00 02                15944 	.dw	2
      00715A 78                   15945 	.db	120
      00715B 06                   15946 	.sleb128	6
      00715C 00 00 B8 72          15947 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      007160 00 00 B8 74          15948 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      007164 00 02                15949 	.dw	2
      007166 78                   15950 	.db	120
      007167 05                   15951 	.sleb128	5
      007168 00 00 B8 70          15952 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      00716C 00 00 B8 72          15953 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      007170 00 02                15954 	.dw	2
      007172 78                   15955 	.db	120
      007173 03                   15956 	.sleb128	3
      007174 00 00 B8 6E          15957 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      007178 00 00 B8 70          15958 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      00717C 00 02                15959 	.dw	2
      00717E 78                   15960 	.db	120
      00717F 02                   15961 	.sleb128	2
      007180 00 00 B8 6C          15962 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      007184 00 00 B8 6E          15963 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      007188 00 02                15964 	.dw	2
      00718A 78                   15965 	.db	120
      00718B 01                   15966 	.sleb128	1
      00718C 00 00 B8 5D          15967 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)
      007190 00 00 B8 6C          15968 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      007194 00 02                15969 	.dw	2
      007196 78                   15970 	.db	120
      007197 01                   15971 	.sleb128	1
      007198 00 00 00 00          15972 	.dw	0,0
      00719C 00 00 00 00          15973 	.dw	0,0
      0071A0 00 00 B8 52          15974 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      0071A4 00 00 B8 5D          15975 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$824)
      0071A8 00 02                15976 	.dw	2
      0071AA 78                   15977 	.db	120
      0071AB 01                   15978 	.sleb128	1
      0071AC 00 00 B8 4D          15979 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      0071B0 00 00 B8 52          15980 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      0071B4 00 02                15981 	.dw	2
      0071B6 78                   15982 	.db	120
      0071B7 07                   15983 	.sleb128	7
      0071B8 00 00 B8 4B          15984 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      0071BC 00 00 B8 4D          15985 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      0071C0 00 02                15986 	.dw	2
      0071C2 78                   15987 	.db	120
      0071C3 06                   15988 	.sleb128	6
      0071C4 00 00 B8 49          15989 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      0071C8 00 00 B8 4B          15990 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      0071CC 00 02                15991 	.dw	2
      0071CE 78                   15992 	.db	120
      0071CF 05                   15993 	.sleb128	5
      0071D0 00 00 B8 47          15994 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      0071D4 00 00 B8 49          15995 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      0071D8 00 02                15996 	.dw	2
      0071DA 78                   15997 	.db	120
      0071DB 03                   15998 	.sleb128	3
      0071DC 00 00 B8 45          15999 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      0071E0 00 00 B8 47          16000 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      0071E4 00 02                16001 	.dw	2
      0071E6 78                   16002 	.db	120
      0071E7 02                   16003 	.sleb128	2
      0071E8 00 00 B8 3C          16004 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      0071EC 00 00 B8 45          16005 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      0071F0 00 02                16006 	.dw	2
      0071F2 78                   16007 	.db	120
      0071F3 01                   16008 	.sleb128	1
      0071F4 00 00 B8 33          16009 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      0071F8 00 00 B8 3C          16010 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      0071FC 00 02                16011 	.dw	2
      0071FE 78                   16012 	.db	120
      0071FF 01                   16013 	.sleb128	1
      007200 00 00 B8 2A          16014 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      007204 00 00 B8 33          16015 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      007208 00 02                16016 	.dw	2
      00720A 78                   16017 	.db	120
      00720B 01                   16018 	.sleb128	1
      00720C 00 00 B8 21          16019 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      007210 00 00 B8 2A          16020 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      007214 00 02                16021 	.dw	2
      007216 78                   16022 	.db	120
      007217 01                   16023 	.sleb128	1
      007218 00 00 B8 18          16024 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      00721C 00 00 B8 21          16025 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      007220 00 02                16026 	.dw	2
      007222 78                   16027 	.db	120
      007223 01                   16028 	.sleb128	1
      007224 00 00 B8 0F          16029 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)
      007228 00 00 B8 18          16030 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      00722C 00 02                16031 	.dw	2
      00722E 78                   16032 	.db	120
      00722F 01                   16033 	.sleb128	1
      007230 00 00 00 00          16034 	.dw	0,0
      007234 00 00 00 00          16035 	.dw	0,0
      007238 00 00 B8 0E          16036 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      00723C 00 00 B8 0F          16037 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$806)
      007240 00 02                16038 	.dw	2
      007242 78                   16039 	.db	120
      007243 01                   16040 	.sleb128	1
      007244 00 00 B8 05          16041 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      007248 00 00 B8 0E          16042 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      00724C 00 02                16043 	.dw	2
      00724E 78                   16044 	.db	120
      00724F 02                   16045 	.sleb128	2
      007250 00 00 B8 01          16046 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      007254 00 00 B8 05          16047 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      007258 00 02                16048 	.dw	2
      00725A 78                   16049 	.db	120
      00725B 03                   16050 	.sleb128	3
      00725C 00 00 B7 FE          16051 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      007260 00 00 B8 01          16052 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      007264 00 02                16053 	.dw	2
      007266 78                   16054 	.db	120
      007267 02                   16055 	.sleb128	2
      007268 00 00 B7 F9          16056 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      00726C 00 00 B7 FE          16057 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      007270 00 02                16058 	.dw	2
      007272 78                   16059 	.db	120
      007273 05                   16060 	.sleb128	5
      007274 00 00 B7 F6          16061 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      007278 00 00 B7 F9          16062 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      00727C 00 02                16063 	.dw	2
      00727E 78                   16064 	.db	120
      00727F 04                   16065 	.sleb128	4
      007280 00 00 B7 F4          16066 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      007284 00 00 B7 F6          16067 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      007288 00 02                16068 	.dw	2
      00728A 78                   16069 	.db	120
      00728B 03                   16070 	.sleb128	3
      00728C 00 00 B7 EE          16071 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      007290 00 00 B7 F4          16072 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      007294 00 02                16073 	.dw	2
      007296 78                   16074 	.db	120
      007297 02                   16075 	.sleb128	2
      007298 00 00 B7 E9          16076 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      00729C 00 00 B7 EE          16077 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      0072A0 00 02                16078 	.dw	2
      0072A2 78                   16079 	.db	120
      0072A3 05                   16080 	.sleb128	5
      0072A4 00 00 B7 E6          16081 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      0072A8 00 00 B7 E9          16082 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      0072AC 00 02                16083 	.dw	2
      0072AE 78                   16084 	.db	120
      0072AF 04                   16085 	.sleb128	4
      0072B0 00 00 B7 E4          16086 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      0072B4 00 00 B7 E6          16087 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      0072B8 00 02                16088 	.dw	2
      0072BA 78                   16089 	.db	120
      0072BB 03                   16090 	.sleb128	3
      0072BC 00 00 B7 D9          16091 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      0072C0 00 00 B7 E4          16092 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      0072C4 00 02                16093 	.dw	2
      0072C6 78                   16094 	.db	120
      0072C7 02                   16095 	.sleb128	2
      0072C8 00 00 B7 D4          16096 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      0072CC 00 00 B7 D9          16097 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      0072D0 00 02                16098 	.dw	2
      0072D2 78                   16099 	.db	120
      0072D3 08                   16100 	.sleb128	8
      0072D4 00 00 B7 D2          16101 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      0072D8 00 00 B7 D4          16102 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      0072DC 00 02                16103 	.dw	2
      0072DE 78                   16104 	.db	120
      0072DF 07                   16105 	.sleb128	7
      0072E0 00 00 B7 D0          16106 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      0072E4 00 00 B7 D2          16107 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      0072E8 00 02                16108 	.dw	2
      0072EA 78                   16109 	.db	120
      0072EB 06                   16110 	.sleb128	6
      0072EC 00 00 B7 CE          16111 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      0072F0 00 00 B7 D0          16112 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      0072F4 00 02                16113 	.dw	2
      0072F6 78                   16114 	.db	120
      0072F7 04                   16115 	.sleb128	4
      0072F8 00 00 B7 CC          16116 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      0072FC 00 00 B7 CE          16117 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      007300 00 02                16118 	.dw	2
      007302 78                   16119 	.db	120
      007303 03                   16120 	.sleb128	3
      007304 00 00 B7 C1          16121 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      007308 00 00 B7 CC          16122 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      00730C 00 02                16123 	.dw	2
      00730E 78                   16124 	.db	120
      00730F 02                   16125 	.sleb128	2
      007310 00 00 B7 BC          16126 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      007314 00 00 B7 C1          16127 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      007318 00 02                16128 	.dw	2
      00731A 78                   16129 	.db	120
      00731B 08                   16130 	.sleb128	8
      00731C 00 00 B7 BA          16131 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      007320 00 00 B7 BC          16132 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      007324 00 02                16133 	.dw	2
      007326 78                   16134 	.db	120
      007327 07                   16135 	.sleb128	7
      007328 00 00 B7 B8          16136 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      00732C 00 00 B7 BA          16137 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      007330 00 02                16138 	.dw	2
      007332 78                   16139 	.db	120
      007333 06                   16140 	.sleb128	6
      007334 00 00 B7 B6          16141 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      007338 00 00 B7 B8          16142 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      00733C 00 02                16143 	.dw	2
      00733E 78                   16144 	.db	120
      00733F 04                   16145 	.sleb128	4
      007340 00 00 B7 B4          16146 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      007344 00 00 B7 B6          16147 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      007348 00 02                16148 	.dw	2
      00734A 78                   16149 	.db	120
      00734B 03                   16150 	.sleb128	3
      00734C 00 00 B7 B2          16151 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      007350 00 00 B7 B4          16152 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      007354 00 02                16153 	.dw	2
      007356 78                   16154 	.db	120
      007357 02                   16155 	.sleb128	2
      007358 00 00 B7 A3          16156 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      00735C 00 00 B7 B2          16157 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      007360 00 02                16158 	.dw	2
      007362 78                   16159 	.db	120
      007363 02                   16160 	.sleb128	2
      007364 00 00 B7 9E          16161 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      007368 00 00 B7 A3          16162 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      00736C 00 02                16163 	.dw	2
      00736E 78                   16164 	.db	120
      00736F 08                   16165 	.sleb128	8
      007370 00 00 B7 9C          16166 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      007374 00 00 B7 9E          16167 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      007378 00 02                16168 	.dw	2
      00737A 78                   16169 	.db	120
      00737B 07                   16170 	.sleb128	7
      00737C 00 00 B7 9A          16171 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      007380 00 00 B7 9C          16172 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      007384 00 02                16173 	.dw	2
      007386 78                   16174 	.db	120
      007387 06                   16175 	.sleb128	6
      007388 00 00 B7 98          16176 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      00738C 00 00 B7 9A          16177 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      007390 00 02                16178 	.dw	2
      007392 78                   16179 	.db	120
      007393 04                   16180 	.sleb128	4
      007394 00 00 B7 96          16181 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      007398 00 00 B7 98          16182 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      00739C 00 02                16183 	.dw	2
      00739E 78                   16184 	.db	120
      00739F 03                   16185 	.sleb128	3
      0073A0 00 00 B7 94          16186 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      0073A4 00 00 B7 96          16187 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      0073A8 00 02                16188 	.dw	2
      0073AA 78                   16189 	.db	120
      0073AB 02                   16190 	.sleb128	2
      0073AC 00 00 B7 84          16191 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      0073B0 00 00 B7 94          16192 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      0073B4 00 02                16193 	.dw	2
      0073B6 78                   16194 	.db	120
      0073B7 02                   16195 	.sleb128	2
      0073B8 00 00 B7 7B          16196 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      0073BC 00 00 B7 84          16197 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      0073C0 00 02                16198 	.dw	2
      0073C2 78                   16199 	.db	120
      0073C3 02                   16200 	.sleb128	2
      0073C4 00 00 B7 6C          16201 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      0073C8 00 00 B7 7B          16202 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      0073CC 00 02                16203 	.dw	2
      0073CE 78                   16204 	.db	120
      0073CF 02                   16205 	.sleb128	2
      0073D0 00 00 B7 6B          16206 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)
      0073D4 00 00 B7 6C          16207 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      0073D8 00 02                16208 	.dw	2
      0073DA 78                   16209 	.db	120
      0073DB 01                   16210 	.sleb128	1
      0073DC 00 00 00 00          16211 	.dw	0,0
      0073E0 00 00 00 00          16212 	.dw	0,0
      0073E4 00 00 B7 6A          16213 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      0073E8 00 00 B7 6B          16214 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$755)
      0073EC 00 02                16215 	.dw	2
      0073EE 78                   16216 	.db	120
      0073EF 01                   16217 	.sleb128	1
      0073F0 00 00 B7 59          16218 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      0073F4 00 00 B7 6A          16219 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      0073F8 00 02                16220 	.dw	2
      0073FA 78                   16221 	.db	120
      0073FB 02                   16222 	.sleb128	2
      0073FC 00 00 B7 54          16223 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      007400 00 00 B7 59          16224 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      007404 00 02                16225 	.dw	2
      007406 78                   16226 	.db	120
      007407 08                   16227 	.sleb128	8
      007408 00 00 B7 52          16228 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      00740C 00 00 B7 54          16229 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      007410 00 02                16230 	.dw	2
      007412 78                   16231 	.db	120
      007413 07                   16232 	.sleb128	7
      007414 00 00 B7 50          16233 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      007418 00 00 B7 52          16234 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      00741C 00 02                16235 	.dw	2
      00741E 78                   16236 	.db	120
      00741F 06                   16237 	.sleb128	6
      007420 00 00 B7 4E          16238 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      007424 00 00 B7 50          16239 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      007428 00 02                16240 	.dw	2
      00742A 78                   16241 	.db	120
      00742B 04                   16242 	.sleb128	4
      00742C 00 00 B7 4C          16243 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      007430 00 00 B7 4E          16244 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      007434 00 02                16245 	.dw	2
      007436 78                   16246 	.db	120
      007437 03                   16247 	.sleb128	3
      007438 00 00 B7 41          16248 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      00743C 00 00 B7 4C          16249 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      007440 00 02                16250 	.dw	2
      007442 78                   16251 	.db	120
      007443 02                   16252 	.sleb128	2
      007444 00 00 B7 40          16253 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)
      007448 00 00 B7 41          16254 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      00744C 00 02                16255 	.dw	2
      00744E 78                   16256 	.db	120
      00744F 01                   16257 	.sleb128	1
      007450 00 00 00 00          16258 	.dw	0,0
      007454 00 00 00 00          16259 	.dw	0,0
      007458 00 00 B7 37          16260 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      00745C 00 00 B7 40          16261 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$739)
      007460 00 02                16262 	.dw	2
      007462 78                   16263 	.db	120
      007463 01                   16264 	.sleb128	1
      007464 00 00 B7 32          16265 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      007468 00 00 B7 37          16266 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      00746C 00 02                16267 	.dw	2
      00746E 78                   16268 	.db	120
      00746F 04                   16269 	.sleb128	4
      007470 00 00 B7 2F          16270 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      007474 00 00 B7 32          16271 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      007478 00 02                16272 	.dw	2
      00747A 78                   16273 	.db	120
      00747B 03                   16274 	.sleb128	3
      00747C 00 00 B7 2C          16275 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      007480 00 00 B7 2F          16276 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      007484 00 02                16277 	.dw	2
      007486 78                   16278 	.db	120
      007487 02                   16279 	.sleb128	2
      007488 00 00 B7 29          16280 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      00748C 00 00 B7 2C          16281 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      007490 00 02                16282 	.dw	2
      007492 78                   16283 	.db	120
      007493 01                   16284 	.sleb128	1
      007494 00 00 B7 24          16285 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      007498 00 00 B7 29          16286 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      00749C 00 02                16287 	.dw	2
      00749E 78                   16288 	.db	120
      00749F 07                   16289 	.sleb128	7
      0074A0 00 00 B7 22          16290 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      0074A4 00 00 B7 24          16291 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      0074A8 00 02                16292 	.dw	2
      0074AA 78                   16293 	.db	120
      0074AB 06                   16294 	.sleb128	6
      0074AC 00 00 B7 20          16295 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      0074B0 00 00 B7 22          16296 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      0074B4 00 02                16297 	.dw	2
      0074B6 78                   16298 	.db	120
      0074B7 05                   16299 	.sleb128	5
      0074B8 00 00 B7 1E          16300 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      0074BC 00 00 B7 20          16301 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      0074C0 00 02                16302 	.dw	2
      0074C2 78                   16303 	.db	120
      0074C3 03                   16304 	.sleb128	3
      0074C4 00 00 B7 1C          16305 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      0074C8 00 00 B7 1E          16306 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      0074CC 00 02                16307 	.dw	2
      0074CE 78                   16308 	.db	120
      0074CF 02                   16309 	.sleb128	2
      0074D0 00 00 B7 13          16310 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      0074D4 00 00 B7 1C          16311 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      0074D8 00 02                16312 	.dw	2
      0074DA 78                   16313 	.db	120
      0074DB 01                   16314 	.sleb128	1
      0074DC 00 00 B7 0A          16315 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      0074E0 00 00 B7 13          16316 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      0074E4 00 02                16317 	.dw	2
      0074E6 78                   16318 	.db	120
      0074E7 01                   16319 	.sleb128	1
      0074E8 00 00 B7 05          16320 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      0074EC 00 00 B7 0A          16321 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      0074F0 00 02                16322 	.dw	2
      0074F2 78                   16323 	.db	120
      0074F3 07                   16324 	.sleb128	7
      0074F4 00 00 B7 03          16325 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      0074F8 00 00 B7 05          16326 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      0074FC 00 02                16327 	.dw	2
      0074FE 78                   16328 	.db	120
      0074FF 06                   16329 	.sleb128	6
      007500 00 00 B7 01          16330 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      007504 00 00 B7 03          16331 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      007508 00 02                16332 	.dw	2
      00750A 78                   16333 	.db	120
      00750B 05                   16334 	.sleb128	5
      00750C 00 00 B6 FF          16335 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      007510 00 00 B7 01          16336 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      007514 00 02                16337 	.dw	2
      007516 78                   16338 	.db	120
      007517 03                   16339 	.sleb128	3
      007518 00 00 B6 FD          16340 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      00751C 00 00 B6 FF          16341 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      007520 00 02                16342 	.dw	2
      007522 78                   16343 	.db	120
      007523 02                   16344 	.sleb128	2
      007524 00 00 B6 FB          16345 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      007528 00 00 B6 FD          16346 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      00752C 00 02                16347 	.dw	2
      00752E 78                   16348 	.db	120
      00752F 01                   16349 	.sleb128	1
      007530 00 00 B6 F2          16350 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      007534 00 00 B6 FB          16351 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      007538 00 02                16352 	.dw	2
      00753A 78                   16353 	.db	120
      00753B 01                   16354 	.sleb128	1
      00753C 00 00 B6 E9          16355 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      007540 00 00 B6 F2          16356 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      007544 00 02                16357 	.dw	2
      007546 78                   16358 	.db	120
      007547 01                   16359 	.sleb128	1
      007548 00 00 B6 D9          16360 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)
      00754C 00 00 B6 E9          16361 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      007550 00 02                16362 	.dw	2
      007552 78                   16363 	.db	120
      007553 01                   16364 	.sleb128	1
      007554 00 00 00 00          16365 	.dw	0,0
      007558 00 00 00 00          16366 	.dw	0,0
      00755C 00 00 B6 CE          16367 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      007560 00 00 B6 D9          16368 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$710)
      007564 00 02                16369 	.dw	2
      007566 78                   16370 	.db	120
      007567 01                   16371 	.sleb128	1
      007568 00 00 B6 C9          16372 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      00756C 00 00 B6 CE          16373 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      007570 00 02                16374 	.dw	2
      007572 78                   16375 	.db	120
      007573 04                   16376 	.sleb128	4
      007574 00 00 B6 C6          16377 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      007578 00 00 B6 C9          16378 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      00757C 00 02                16379 	.dw	2
      00757E 78                   16380 	.db	120
      00757F 03                   16381 	.sleb128	3
      007580 00 00 B6 C3          16382 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      007584 00 00 B6 C6          16383 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      007588 00 02                16384 	.dw	2
      00758A 78                   16385 	.db	120
      00758B 02                   16386 	.sleb128	2
      00758C 00 00 B6 C0          16387 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      007590 00 00 B6 C3          16388 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      007594 00 02                16389 	.dw	2
      007596 78                   16390 	.db	120
      007597 01                   16391 	.sleb128	1
      007598 00 00 B6 BB          16392 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      00759C 00 00 B6 C0          16393 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      0075A0 00 02                16394 	.dw	2
      0075A2 78                   16395 	.db	120
      0075A3 07                   16396 	.sleb128	7
      0075A4 00 00 B6 B9          16397 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      0075A8 00 00 B6 BB          16398 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      0075AC 00 02                16399 	.dw	2
      0075AE 78                   16400 	.db	120
      0075AF 06                   16401 	.sleb128	6
      0075B0 00 00 B6 B7          16402 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      0075B4 00 00 B6 B9          16403 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      0075B8 00 02                16404 	.dw	2
      0075BA 78                   16405 	.db	120
      0075BB 05                   16406 	.sleb128	5
      0075BC 00 00 B6 B5          16407 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      0075C0 00 00 B6 B7          16408 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      0075C4 00 02                16409 	.dw	2
      0075C6 78                   16410 	.db	120
      0075C7 03                   16411 	.sleb128	3
      0075C8 00 00 B6 B3          16412 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      0075CC 00 00 B6 B5          16413 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      0075D0 00 02                16414 	.dw	2
      0075D2 78                   16415 	.db	120
      0075D3 02                   16416 	.sleb128	2
      0075D4 00 00 B6 AA          16417 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      0075D8 00 00 B6 B3          16418 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      0075DC 00 02                16419 	.dw	2
      0075DE 78                   16420 	.db	120
      0075DF 01                   16421 	.sleb128	1
      0075E0 00 00 B6 A1          16422 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      0075E4 00 00 B6 AA          16423 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      0075E8 00 02                16424 	.dw	2
      0075EA 78                   16425 	.db	120
      0075EB 01                   16426 	.sleb128	1
      0075EC 00 00 B6 9C          16427 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      0075F0 00 00 B6 A1          16428 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      0075F4 00 02                16429 	.dw	2
      0075F6 78                   16430 	.db	120
      0075F7 07                   16431 	.sleb128	7
      0075F8 00 00 B6 9A          16432 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      0075FC 00 00 B6 9C          16433 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      007600 00 02                16434 	.dw	2
      007602 78                   16435 	.db	120
      007603 06                   16436 	.sleb128	6
      007604 00 00 B6 98          16437 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      007608 00 00 B6 9A          16438 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      00760C 00 02                16439 	.dw	2
      00760E 78                   16440 	.db	120
      00760F 05                   16441 	.sleb128	5
      007610 00 00 B6 96          16442 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      007614 00 00 B6 98          16443 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      007618 00 02                16444 	.dw	2
      00761A 78                   16445 	.db	120
      00761B 03                   16446 	.sleb128	3
      00761C 00 00 B6 94          16447 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      007620 00 00 B6 96          16448 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      007624 00 02                16449 	.dw	2
      007626 78                   16450 	.db	120
      007627 02                   16451 	.sleb128	2
      007628 00 00 B6 92          16452 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      00762C 00 00 B6 94          16453 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      007630 00 02                16454 	.dw	2
      007632 78                   16455 	.db	120
      007633 01                   16456 	.sleb128	1
      007634 00 00 B6 89          16457 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      007638 00 00 B6 92          16458 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      00763C 00 02                16459 	.dw	2
      00763E 78                   16460 	.db	120
      00763F 01                   16461 	.sleb128	1
      007640 00 00 B6 80          16462 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      007644 00 00 B6 89          16463 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      007648 00 02                16464 	.dw	2
      00764A 78                   16465 	.db	120
      00764B 01                   16466 	.sleb128	1
      00764C 00 00 B6 70          16467 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)
      007650 00 00 B6 80          16468 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      007654 00 02                16469 	.dw	2
      007656 78                   16470 	.db	120
      007657 01                   16471 	.sleb128	1
      007658 00 00 00 00          16472 	.dw	0,0
      00765C 00 00 00 00          16473 	.dw	0,0
      007660 00 00 B6 67          16474 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)
      007664 00 00 B6 70          16475 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$681)
      007668 00 02                16476 	.dw	2
      00766A 78                   16477 	.db	120
      00766B 01                   16478 	.sleb128	1
      00766C 00 00 00 00          16479 	.dw	0,0
      007670 00 00 00 00          16480 	.dw	0,0
      007674 00 00 B6 66          16481 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      007678 00 00 B6 67          16482 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$675)
      00767C 00 02                16483 	.dw	2
      00767E 78                   16484 	.db	120
      00767F 01                   16485 	.sleb128	1
      007680 00 00 B6 60          16486 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      007684 00 00 B6 66          16487 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      007688 00 02                16488 	.dw	2
      00768A 78                   16489 	.db	120
      00768B 02                   16490 	.sleb128	2
      00768C 00 00 B6 5A          16491 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      007690 00 00 B6 60          16492 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      007694 00 02                16493 	.dw	2
      007696 78                   16494 	.db	120
      007697 03                   16495 	.sleb128	3
      007698 00 00 B6 47          16496 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      00769C 00 00 B6 5A          16497 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      0076A0 00 02                16498 	.dw	2
      0076A2 78                   16499 	.db	120
      0076A3 02                   16500 	.sleb128	2
      0076A4 00 00 B6 42          16501 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      0076A8 00 00 B6 47          16502 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      0076AC 00 02                16503 	.dw	2
      0076AE 78                   16504 	.db	120
      0076AF 08                   16505 	.sleb128	8
      0076B0 00 00 B6 40          16506 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      0076B4 00 00 B6 42          16507 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      0076B8 00 02                16508 	.dw	2
      0076BA 78                   16509 	.db	120
      0076BB 07                   16510 	.sleb128	7
      0076BC 00 00 B6 3E          16511 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      0076C0 00 00 B6 40          16512 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      0076C4 00 02                16513 	.dw	2
      0076C6 78                   16514 	.db	120
      0076C7 06                   16515 	.sleb128	6
      0076C8 00 00 B6 3C          16516 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      0076CC 00 00 B6 3E          16517 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      0076D0 00 02                16518 	.dw	2
      0076D2 78                   16519 	.db	120
      0076D3 04                   16520 	.sleb128	4
      0076D4 00 00 B6 3A          16521 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      0076D8 00 00 B6 3C          16522 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      0076DC 00 02                16523 	.dw	2
      0076DE 78                   16524 	.db	120
      0076DF 03                   16525 	.sleb128	3
      0076E0 00 00 B6 38          16526 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      0076E4 00 00 B6 3A          16527 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      0076E8 00 02                16528 	.dw	2
      0076EA 78                   16529 	.db	120
      0076EB 02                   16530 	.sleb128	2
      0076EC 00 00 B6 29          16531 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      0076F0 00 00 B6 38          16532 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      0076F4 00 02                16533 	.dw	2
      0076F6 78                   16534 	.db	120
      0076F7 02                   16535 	.sleb128	2
      0076F8 00 00 B6 24          16536 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      0076FC 00 00 B6 29          16537 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      007700 00 02                16538 	.dw	2
      007702 78                   16539 	.db	120
      007703 08                   16540 	.sleb128	8
      007704 00 00 B6 22          16541 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      007708 00 00 B6 24          16542 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      00770C 00 02                16543 	.dw	2
      00770E 78                   16544 	.db	120
      00770F 07                   16545 	.sleb128	7
      007710 00 00 B6 20          16546 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      007714 00 00 B6 22          16547 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      007718 00 02                16548 	.dw	2
      00771A 78                   16549 	.db	120
      00771B 06                   16550 	.sleb128	6
      00771C 00 00 B6 1E          16551 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      007720 00 00 B6 20          16552 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      007724 00 02                16553 	.dw	2
      007726 78                   16554 	.db	120
      007727 04                   16555 	.sleb128	4
      007728 00 00 B6 1C          16556 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      00772C 00 00 B6 1E          16557 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      007730 00 02                16558 	.dw	2
      007732 78                   16559 	.db	120
      007733 03                   16560 	.sleb128	3
      007734 00 00 B6 13          16561 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      007738 00 00 B6 1C          16562 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      00773C 00 02                16563 	.dw	2
      00773E 78                   16564 	.db	120
      00773F 02                   16565 	.sleb128	2
      007740 00 00 B6 12          16566 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)
      007744 00 00 B6 13          16567 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      007748 00 02                16568 	.dw	2
      00774A 78                   16569 	.db	120
      00774B 01                   16570 	.sleb128	1
      00774C 00 00 00 00          16571 	.dw	0,0
      007750 00 00 00 00          16572 	.dw	0,0
      007754 00 00 B5 FA          16573 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      007758 00 00 B6 12          16574 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$643)
      00775C 00 02                16575 	.dw	2
      00775E 78                   16576 	.db	120
      00775F 01                   16577 	.sleb128	1
      007760 00 00 B5 F5          16578 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      007764 00 00 B5 FA          16579 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      007768 00 02                16580 	.dw	2
      00776A 78                   16581 	.db	120
      00776B 07                   16582 	.sleb128	7
      00776C 00 00 B5 F3          16583 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      007770 00 00 B5 F5          16584 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      007774 00 02                16585 	.dw	2
      007776 78                   16586 	.db	120
      007777 06                   16587 	.sleb128	6
      007778 00 00 B5 F1          16588 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      00777C 00 00 B5 F3          16589 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      007780 00 02                16590 	.dw	2
      007782 78                   16591 	.db	120
      007783 05                   16592 	.sleb128	5
      007784 00 00 B5 EF          16593 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      007788 00 00 B5 F1          16594 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      00778C 00 02                16595 	.dw	2
      00778E 78                   16596 	.db	120
      00778F 03                   16597 	.sleb128	3
      007790 00 00 B5 ED          16598 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      007794 00 00 B5 EF          16599 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      007798 00 02                16600 	.dw	2
      00779A 78                   16601 	.db	120
      00779B 02                   16602 	.sleb128	2
      00779C 00 00 B5 EB          16603 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      0077A0 00 00 B5 ED          16604 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      0077A4 00 02                16605 	.dw	2
      0077A6 78                   16606 	.db	120
      0077A7 01                   16607 	.sleb128	1
      0077A8 00 00 B5 DC          16608 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)
      0077AC 00 00 B5 EB          16609 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      0077B0 00 02                16610 	.dw	2
      0077B2 78                   16611 	.db	120
      0077B3 01                   16612 	.sleb128	1
      0077B4 00 00 00 00          16613 	.dw	0,0
      0077B8 00 00 00 00          16614 	.dw	0,0
      0077BC 00 00 B5 C4          16615 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      0077C0 00 00 B5 DC          16616 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$622)
      0077C4 00 02                16617 	.dw	2
      0077C6 78                   16618 	.db	120
      0077C7 01                   16619 	.sleb128	1
      0077C8 00 00 B5 BF          16620 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      0077CC 00 00 B5 C4          16621 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      0077D0 00 02                16622 	.dw	2
      0077D2 78                   16623 	.db	120
      0077D3 07                   16624 	.sleb128	7
      0077D4 00 00 B5 BD          16625 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      0077D8 00 00 B5 BF          16626 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      0077DC 00 02                16627 	.dw	2
      0077DE 78                   16628 	.db	120
      0077DF 06                   16629 	.sleb128	6
      0077E0 00 00 B5 BB          16630 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      0077E4 00 00 B5 BD          16631 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      0077E8 00 02                16632 	.dw	2
      0077EA 78                   16633 	.db	120
      0077EB 05                   16634 	.sleb128	5
      0077EC 00 00 B5 B9          16635 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      0077F0 00 00 B5 BB          16636 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      0077F4 00 02                16637 	.dw	2
      0077F6 78                   16638 	.db	120
      0077F7 03                   16639 	.sleb128	3
      0077F8 00 00 B5 B7          16640 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      0077FC 00 00 B5 B9          16641 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      007800 00 02                16642 	.dw	2
      007802 78                   16643 	.db	120
      007803 02                   16644 	.sleb128	2
      007804 00 00 B5 B5          16645 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      007808 00 00 B5 B7          16646 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      00780C 00 02                16647 	.dw	2
      00780E 78                   16648 	.db	120
      00780F 01                   16649 	.sleb128	1
      007810 00 00 B5 A6          16650 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)
      007814 00 00 B5 B5          16651 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      007818 00 02                16652 	.dw	2
      00781A 78                   16653 	.db	120
      00781B 01                   16654 	.sleb128	1
      00781C 00 00 00 00          16655 	.dw	0,0
      007820 00 00 00 00          16656 	.dw	0,0
      007824 00 00 B5 A5          16657 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      007828 00 00 B5 A6          16658 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$601)
      00782C 00 02                16659 	.dw	2
      00782E 78                   16660 	.db	120
      00782F 01                   16661 	.sleb128	1
      007830 00 00 B5 A4          16662 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      007834 00 00 B5 A5          16663 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      007838 00 02                16664 	.dw	2
      00783A 78                   16665 	.db	120
      00783B 03                   16666 	.sleb128	3
      00783C 00 00 B5 A0          16667 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      007840 00 00 B5 A4          16668 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      007844 00 02                16669 	.dw	2
      007846 78                   16670 	.db	120
      007847 04                   16671 	.sleb128	4
      007848 00 00 B5 9D          16672 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      00784C 00 00 B5 A0          16673 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      007850 00 02                16674 	.dw	2
      007852 78                   16675 	.db	120
      007853 03                   16676 	.sleb128	3
      007854 00 00 B5 98          16677 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      007858 00 00 B5 9D          16678 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      00785C 00 02                16679 	.dw	2
      00785E 78                   16680 	.db	120
      00785F 06                   16681 	.sleb128	6
      007860 00 00 B5 95          16682 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      007864 00 00 B5 98          16683 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      007868 00 02                16684 	.dw	2
      00786A 78                   16685 	.db	120
      00786B 05                   16686 	.sleb128	5
      00786C 00 00 B5 92          16687 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      007870 00 00 B5 95          16688 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      007874 00 02                16689 	.dw	2
      007876 78                   16690 	.db	120
      007877 04                   16691 	.sleb128	4
      007878 00 00 B5 8F          16692 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      00787C 00 00 B5 92          16693 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      007880 00 02                16694 	.dw	2
      007882 78                   16695 	.db	120
      007883 03                   16696 	.sleb128	3
      007884 00 00 B5 8B          16697 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      007888 00 00 B5 8F          16698 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      00788C 00 02                16699 	.dw	2
      00788E 78                   16700 	.db	120
      00788F 04                   16701 	.sleb128	4
      007890 00 00 B5 88          16702 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      007894 00 00 B5 8B          16703 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      007898 00 02                16704 	.dw	2
      00789A 78                   16705 	.db	120
      00789B 03                   16706 	.sleb128	3
      00789C 00 00 B5 83          16707 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      0078A0 00 00 B5 88          16708 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      0078A4 00 02                16709 	.dw	2
      0078A6 78                   16710 	.db	120
      0078A7 06                   16711 	.sleb128	6
      0078A8 00 00 B5 80          16712 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      0078AC 00 00 B5 83          16713 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      0078B0 00 02                16714 	.dw	2
      0078B2 78                   16715 	.db	120
      0078B3 05                   16716 	.sleb128	5
      0078B4 00 00 B5 7D          16717 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      0078B8 00 00 B5 80          16718 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      0078BC 00 02                16719 	.dw	2
      0078BE 78                   16720 	.db	120
      0078BF 04                   16721 	.sleb128	4
      0078C0 00 00 B5 77          16722 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      0078C4 00 00 B5 7D          16723 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      0078C8 00 02                16724 	.dw	2
      0078CA 78                   16725 	.db	120
      0078CB 03                   16726 	.sleb128	3
      0078CC 00 00 B5 73          16727 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      0078D0 00 00 B5 77          16728 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      0078D4 00 02                16729 	.dw	2
      0078D6 78                   16730 	.db	120
      0078D7 04                   16731 	.sleb128	4
      0078D8 00 00 B5 70          16732 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      0078DC 00 00 B5 73          16733 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      0078E0 00 02                16734 	.dw	2
      0078E2 78                   16735 	.db	120
      0078E3 03                   16736 	.sleb128	3
      0078E4 00 00 B5 6B          16737 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      0078E8 00 00 B5 70          16738 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      0078EC 00 02                16739 	.dw	2
      0078EE 78                   16740 	.db	120
      0078EF 06                   16741 	.sleb128	6
      0078F0 00 00 B5 68          16742 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      0078F4 00 00 B5 6B          16743 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      0078F8 00 02                16744 	.dw	2
      0078FA 78                   16745 	.db	120
      0078FB 05                   16746 	.sleb128	5
      0078FC 00 00 B5 65          16747 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      007900 00 00 B5 68          16748 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      007904 00 02                16749 	.dw	2
      007906 78                   16750 	.db	120
      007907 04                   16751 	.sleb128	4
      007908 00 00 B5 62          16752 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      00790C 00 00 B5 65          16753 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      007910 00 02                16754 	.dw	2
      007912 78                   16755 	.db	120
      007913 03                   16756 	.sleb128	3
      007914 00 00 B5 5E          16757 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      007918 00 00 B5 62          16758 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      00791C 00 02                16759 	.dw	2
      00791E 78                   16760 	.db	120
      00791F 04                   16761 	.sleb128	4
      007920 00 00 B5 5B          16762 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      007924 00 00 B5 5E          16763 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      007928 00 02                16764 	.dw	2
      00792A 78                   16765 	.db	120
      00792B 03                   16766 	.sleb128	3
      00792C 00 00 B5 56          16767 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      007930 00 00 B5 5B          16768 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      007934 00 02                16769 	.dw	2
      007936 78                   16770 	.db	120
      007937 06                   16771 	.sleb128	6
      007938 00 00 B5 53          16772 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      00793C 00 00 B5 56          16773 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      007940 00 02                16774 	.dw	2
      007942 78                   16775 	.db	120
      007943 05                   16776 	.sleb128	5
      007944 00 00 B5 50          16777 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      007948 00 00 B5 53          16778 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      00794C 00 02                16779 	.dw	2
      00794E 78                   16780 	.db	120
      00794F 04                   16781 	.sleb128	4
      007950 00 00 B5 23          16782 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      007954 00 00 B5 50          16783 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      007958 00 02                16784 	.dw	2
      00795A 78                   16785 	.db	120
      00795B 03                   16786 	.sleb128	3
      00795C 00 00 B5 1E          16787 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      007960 00 00 B5 23          16788 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      007964 00 02                16789 	.dw	2
      007966 78                   16790 	.db	120
      007967 09                   16791 	.sleb128	9
      007968 00 00 B5 1C          16792 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      00796C 00 00 B5 1E          16793 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      007970 00 02                16794 	.dw	2
      007972 78                   16795 	.db	120
      007973 08                   16796 	.sleb128	8
      007974 00 00 B5 1A          16797 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      007978 00 00 B5 1C          16798 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      00797C 00 02                16799 	.dw	2
      00797E 78                   16800 	.db	120
      00797F 07                   16801 	.sleb128	7
      007980 00 00 B5 18          16802 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      007984 00 00 B5 1A          16803 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      007988 00 02                16804 	.dw	2
      00798A 78                   16805 	.db	120
      00798B 05                   16806 	.sleb128	5
      00798C 00 00 B5 16          16807 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      007990 00 00 B5 18          16808 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      007994 00 02                16809 	.dw	2
      007996 78                   16810 	.db	120
      007997 04                   16811 	.sleb128	4
      007998 00 00 B5 14          16812 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      00799C 00 00 B5 16          16813 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      0079A0 00 02                16814 	.dw	2
      0079A2 78                   16815 	.db	120
      0079A3 03                   16816 	.sleb128	3
      0079A4 00 00 B5 0B          16817 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      0079A8 00 00 B5 14          16818 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      0079AC 00 02                16819 	.dw	2
      0079AE 78                   16820 	.db	120
      0079AF 03                   16821 	.sleb128	3
      0079B0 00 00 B5 02          16822 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      0079B4 00 00 B5 0B          16823 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      0079B8 00 02                16824 	.dw	2
      0079BA 78                   16825 	.db	120
      0079BB 03                   16826 	.sleb128	3
      0079BC 00 00 B4 F2          16827 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      0079C0 00 00 B5 02          16828 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      0079C4 00 02                16829 	.dw	2
      0079C6 78                   16830 	.db	120
      0079C7 03                   16831 	.sleb128	3
      0079C8 00 00 B4 ED          16832 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      0079CC 00 00 B4 F2          16833 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      0079D0 00 02                16834 	.dw	2
      0079D2 78                   16835 	.db	120
      0079D3 09                   16836 	.sleb128	9
      0079D4 00 00 B4 EB          16837 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      0079D8 00 00 B4 ED          16838 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      0079DC 00 02                16839 	.dw	2
      0079DE 78                   16840 	.db	120
      0079DF 08                   16841 	.sleb128	8
      0079E0 00 00 B4 E9          16842 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      0079E4 00 00 B4 EB          16843 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      0079E8 00 02                16844 	.dw	2
      0079EA 78                   16845 	.db	120
      0079EB 07                   16846 	.sleb128	7
      0079EC 00 00 B4 E7          16847 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      0079F0 00 00 B4 E9          16848 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      0079F4 00 02                16849 	.dw	2
      0079F6 78                   16850 	.db	120
      0079F7 05                   16851 	.sleb128	5
      0079F8 00 00 B4 E5          16852 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      0079FC 00 00 B4 E7          16853 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      007A00 00 02                16854 	.dw	2
      007A02 78                   16855 	.db	120
      007A03 04                   16856 	.sleb128	4
      007A04 00 00 B4 E3          16857 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      007A08 00 00 B4 E5          16858 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      007A0C 00 02                16859 	.dw	2
      007A0E 78                   16860 	.db	120
      007A0F 03                   16861 	.sleb128	3
      007A10 00 00 B4 DA          16862 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      007A14 00 00 B4 E3          16863 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      007A18 00 02                16864 	.dw	2
      007A1A 78                   16865 	.db	120
      007A1B 03                   16866 	.sleb128	3
      007A1C 00 00 B4 CA          16867 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      007A20 00 00 B4 DA          16868 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      007A24 00 02                16869 	.dw	2
      007A26 78                   16870 	.db	120
      007A27 03                   16871 	.sleb128	3
      007A28 00 00 B4 BC          16872 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      007A2C 00 00 B4 CA          16873 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      007A30 00 02                16874 	.dw	2
      007A32 78                   16875 	.db	120
      007A33 03                   16876 	.sleb128	3
      007A34 00 00 B4 B7          16877 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      007A38 00 00 B4 BC          16878 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      007A3C 00 02                16879 	.dw	2
      007A3E 78                   16880 	.db	120
      007A3F 09                   16881 	.sleb128	9
      007A40 00 00 B4 B5          16882 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      007A44 00 00 B4 B7          16883 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      007A48 00 02                16884 	.dw	2
      007A4A 78                   16885 	.db	120
      007A4B 08                   16886 	.sleb128	8
      007A4C 00 00 B4 B3          16887 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      007A50 00 00 B4 B5          16888 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      007A54 00 02                16889 	.dw	2
      007A56 78                   16890 	.db	120
      007A57 07                   16891 	.sleb128	7
      007A58 00 00 B4 B1          16892 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      007A5C 00 00 B4 B3          16893 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      007A60 00 02                16894 	.dw	2
      007A62 78                   16895 	.db	120
      007A63 05                   16896 	.sleb128	5
      007A64 00 00 B4 AF          16897 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      007A68 00 00 B4 B1          16898 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      007A6C 00 02                16899 	.dw	2
      007A6E 78                   16900 	.db	120
      007A6F 04                   16901 	.sleb128	4
      007A70 00 00 B4 9F          16902 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      007A74 00 00 B4 AF          16903 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      007A78 00 02                16904 	.dw	2
      007A7A 78                   16905 	.db	120
      007A7B 03                   16906 	.sleb128	3
      007A7C 00 00 B4 91          16907 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      007A80 00 00 B4 9F          16908 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      007A84 00 02                16909 	.dw	2
      007A86 78                   16910 	.db	120
      007A87 03                   16911 	.sleb128	3
      007A88 00 00 B4 8C          16912 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      007A8C 00 00 B4 91          16913 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      007A90 00 02                16914 	.dw	2
      007A92 78                   16915 	.db	120
      007A93 09                   16916 	.sleb128	9
      007A94 00 00 B4 8A          16917 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      007A98 00 00 B4 8C          16918 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      007A9C 00 02                16919 	.dw	2
      007A9E 78                   16920 	.db	120
      007A9F 08                   16921 	.sleb128	8
      007AA0 00 00 B4 88          16922 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      007AA4 00 00 B4 8A          16923 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      007AA8 00 02                16924 	.dw	2
      007AAA 78                   16925 	.db	120
      007AAB 07                   16926 	.sleb128	7
      007AAC 00 00 B4 86          16927 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      007AB0 00 00 B4 88          16928 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      007AB4 00 02                16929 	.dw	2
      007AB6 78                   16930 	.db	120
      007AB7 05                   16931 	.sleb128	5
      007AB8 00 00 B4 84          16932 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      007ABC 00 00 B4 86          16933 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      007AC0 00 02                16934 	.dw	2
      007AC2 78                   16935 	.db	120
      007AC3 04                   16936 	.sleb128	4
      007AC4 00 00 B4 82          16937 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      007AC8 00 00 B4 84          16938 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      007ACC 00 02                16939 	.dw	2
      007ACE 78                   16940 	.db	120
      007ACF 03                   16941 	.sleb128	3
      007AD0 00 00 B4 73          16942 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      007AD4 00 00 B4 82          16943 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      007AD8 00 02                16944 	.dw	2
      007ADA 78                   16945 	.db	120
      007ADB 03                   16946 	.sleb128	3
      007ADC 00 00 B4 72          16947 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)
      007AE0 00 00 B4 73          16948 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      007AE4 00 02                16949 	.dw	2
      007AE6 78                   16950 	.db	120
      007AE7 01                   16951 	.sleb128	1
      007AE8 00 00 00 00          16952 	.dw	0,0
      007AEC 00 00 00 00          16953 	.dw	0,0
      007AF0 00 00 B4 71          16954 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      007AF4 00 00 B4 72          16955 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$507)
      007AF8 00 02                16956 	.dw	2
      007AFA 78                   16957 	.db	120
      007AFB 01                   16958 	.sleb128	1
      007AFC 00 00 B4 70          16959 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      007B00 00 00 B4 71          16960 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      007B04 00 02                16961 	.dw	2
      007B06 78                   16962 	.db	120
      007B07 03                   16963 	.sleb128	3
      007B08 00 00 B4 6C          16964 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      007B0C 00 00 B4 70          16965 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      007B10 00 02                16966 	.dw	2
      007B12 78                   16967 	.db	120
      007B13 04                   16968 	.sleb128	4
      007B14 00 00 B4 69          16969 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      007B18 00 00 B4 6C          16970 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      007B1C 00 02                16971 	.dw	2
      007B1E 78                   16972 	.db	120
      007B1F 03                   16973 	.sleb128	3
      007B20 00 00 B4 64          16974 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      007B24 00 00 B4 69          16975 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      007B28 00 02                16976 	.dw	2
      007B2A 78                   16977 	.db	120
      007B2B 06                   16978 	.sleb128	6
      007B2C 00 00 B4 61          16979 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      007B30 00 00 B4 64          16980 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      007B34 00 02                16981 	.dw	2
      007B36 78                   16982 	.db	120
      007B37 05                   16983 	.sleb128	5
      007B38 00 00 B4 5E          16984 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      007B3C 00 00 B4 61          16985 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      007B40 00 02                16986 	.dw	2
      007B42 78                   16987 	.db	120
      007B43 04                   16988 	.sleb128	4
      007B44 00 00 B4 58          16989 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      007B48 00 00 B4 5E          16990 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      007B4C 00 02                16991 	.dw	2
      007B4E 78                   16992 	.db	120
      007B4F 03                   16993 	.sleb128	3
      007B50 00 00 B4 54          16994 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      007B54 00 00 B4 58          16995 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      007B58 00 02                16996 	.dw	2
      007B5A 78                   16997 	.db	120
      007B5B 04                   16998 	.sleb128	4
      007B5C 00 00 B4 51          16999 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      007B60 00 00 B4 54          17000 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      007B64 00 02                17001 	.dw	2
      007B66 78                   17002 	.db	120
      007B67 03                   17003 	.sleb128	3
      007B68 00 00 B4 4C          17004 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      007B6C 00 00 B4 51          17005 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      007B70 00 02                17006 	.dw	2
      007B72 78                   17007 	.db	120
      007B73 06                   17008 	.sleb128	6
      007B74 00 00 B4 49          17009 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      007B78 00 00 B4 4C          17010 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      007B7C 00 02                17011 	.dw	2
      007B7E 78                   17012 	.db	120
      007B7F 05                   17013 	.sleb128	5
      007B80 00 00 B4 46          17014 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      007B84 00 00 B4 49          17015 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      007B88 00 02                17016 	.dw	2
      007B8A 78                   17017 	.db	120
      007B8B 04                   17018 	.sleb128	4
      007B8C 00 00 B4 38          17019 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      007B90 00 00 B4 46          17020 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      007B94 00 02                17021 	.dw	2
      007B96 78                   17022 	.db	120
      007B97 03                   17023 	.sleb128	3
      007B98 00 00 B4 34          17024 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      007B9C 00 00 B4 38          17025 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      007BA0 00 02                17026 	.dw	2
      007BA2 78                   17027 	.db	120
      007BA3 04                   17028 	.sleb128	4
      007BA4 00 00 B4 31          17029 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      007BA8 00 00 B4 34          17030 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      007BAC 00 02                17031 	.dw	2
      007BAE 78                   17032 	.db	120
      007BAF 03                   17033 	.sleb128	3
      007BB0 00 00 B4 2C          17034 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      007BB4 00 00 B4 31          17035 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      007BB8 00 02                17036 	.dw	2
      007BBA 78                   17037 	.db	120
      007BBB 06                   17038 	.sleb128	6
      007BBC 00 00 B4 29          17039 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      007BC0 00 00 B4 2C          17040 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      007BC4 00 02                17041 	.dw	2
      007BC6 78                   17042 	.db	120
      007BC7 05                   17043 	.sleb128	5
      007BC8 00 00 B4 26          17044 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      007BCC 00 00 B4 29          17045 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      007BD0 00 02                17046 	.dw	2
      007BD2 78                   17047 	.db	120
      007BD3 04                   17048 	.sleb128	4
      007BD4 00 00 B4 18          17049 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      007BD8 00 00 B4 26          17050 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      007BDC 00 02                17051 	.dw	2
      007BDE 78                   17052 	.db	120
      007BDF 03                   17053 	.sleb128	3
      007BE0 00 00 B4 14          17054 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      007BE4 00 00 B4 18          17055 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      007BE8 00 02                17056 	.dw	2
      007BEA 78                   17057 	.db	120
      007BEB 04                   17058 	.sleb128	4
      007BEC 00 00 B4 11          17059 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      007BF0 00 00 B4 14          17060 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      007BF4 00 02                17061 	.dw	2
      007BF6 78                   17062 	.db	120
      007BF7 03                   17063 	.sleb128	3
      007BF8 00 00 B4 0C          17064 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      007BFC 00 00 B4 11          17065 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      007C00 00 02                17066 	.dw	2
      007C02 78                   17067 	.db	120
      007C03 06                   17068 	.sleb128	6
      007C04 00 00 B4 09          17069 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      007C08 00 00 B4 0C          17070 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      007C0C 00 02                17071 	.dw	2
      007C0E 78                   17072 	.db	120
      007C0F 05                   17073 	.sleb128	5
      007C10 00 00 B4 06          17074 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      007C14 00 00 B4 09          17075 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      007C18 00 02                17076 	.dw	2
      007C1A 78                   17077 	.db	120
      007C1B 04                   17078 	.sleb128	4
      007C1C 00 00 B3 FC          17079 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      007C20 00 00 B4 06          17080 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      007C24 00 02                17081 	.dw	2
      007C26 78                   17082 	.db	120
      007C27 03                   17083 	.sleb128	3
      007C28 00 00 B3 F7          17084 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      007C2C 00 00 B3 FC          17085 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      007C30 00 02                17086 	.dw	2
      007C32 78                   17087 	.db	120
      007C33 09                   17088 	.sleb128	9
      007C34 00 00 B3 F5          17089 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      007C38 00 00 B3 F7          17090 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      007C3C 00 02                17091 	.dw	2
      007C3E 78                   17092 	.db	120
      007C3F 08                   17093 	.sleb128	8
      007C40 00 00 B3 F3          17094 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      007C44 00 00 B3 F5          17095 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      007C48 00 02                17096 	.dw	2
      007C4A 78                   17097 	.db	120
      007C4B 07                   17098 	.sleb128	7
      007C4C 00 00 B3 F1          17099 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      007C50 00 00 B3 F3          17100 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      007C54 00 02                17101 	.dw	2
      007C56 78                   17102 	.db	120
      007C57 05                   17103 	.sleb128	5
      007C58 00 00 B3 EF          17104 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      007C5C 00 00 B3 F1          17105 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      007C60 00 02                17106 	.dw	2
      007C62 78                   17107 	.db	120
      007C63 04                   17108 	.sleb128	4
      007C64 00 00 B3 E4          17109 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      007C68 00 00 B3 EF          17110 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      007C6C 00 02                17111 	.dw	2
      007C6E 78                   17112 	.db	120
      007C6F 03                   17113 	.sleb128	3
      007C70 00 00 B3 DF          17114 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      007C74 00 00 B3 E4          17115 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      007C78 00 02                17116 	.dw	2
      007C7A 78                   17117 	.db	120
      007C7B 09                   17118 	.sleb128	9
      007C7C 00 00 B3 DD          17119 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      007C80 00 00 B3 DF          17120 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      007C84 00 02                17121 	.dw	2
      007C86 78                   17122 	.db	120
      007C87 08                   17123 	.sleb128	8
      007C88 00 00 B3 DB          17124 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      007C8C 00 00 B3 DD          17125 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      007C90 00 02                17126 	.dw	2
      007C92 78                   17127 	.db	120
      007C93 07                   17128 	.sleb128	7
      007C94 00 00 B3 D9          17129 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      007C98 00 00 B3 DB          17130 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      007C9C 00 02                17131 	.dw	2
      007C9E 78                   17132 	.db	120
      007C9F 05                   17133 	.sleb128	5
      007CA0 00 00 B3 D7          17134 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      007CA4 00 00 B3 D9          17135 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      007CA8 00 02                17136 	.dw	2
      007CAA 78                   17137 	.db	120
      007CAB 04                   17138 	.sleb128	4
      007CAC 00 00 B3 D5          17139 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      007CB0 00 00 B3 D7          17140 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      007CB4 00 02                17141 	.dw	2
      007CB6 78                   17142 	.db	120
      007CB7 03                   17143 	.sleb128	3
      007CB8 00 00 B3 CC          17144 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      007CBC 00 00 B3 D5          17145 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      007CC0 00 02                17146 	.dw	2
      007CC2 78                   17147 	.db	120
      007CC3 03                   17148 	.sleb128	3
      007CC4 00 00 B3 C3          17149 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      007CC8 00 00 B3 CC          17150 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      007CCC 00 02                17151 	.dw	2
      007CCE 78                   17152 	.db	120
      007CCF 03                   17153 	.sleb128	3
      007CD0 00 00 B3 B3          17154 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      007CD4 00 00 B3 C3          17155 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      007CD8 00 02                17156 	.dw	2
      007CDA 78                   17157 	.db	120
      007CDB 03                   17158 	.sleb128	3
      007CDC 00 00 B3 AE          17159 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      007CE0 00 00 B3 B3          17160 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      007CE4 00 02                17161 	.dw	2
      007CE6 78                   17162 	.db	120
      007CE7 09                   17163 	.sleb128	9
      007CE8 00 00 B3 AC          17164 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      007CEC 00 00 B3 AE          17165 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      007CF0 00 02                17166 	.dw	2
      007CF2 78                   17167 	.db	120
      007CF3 08                   17168 	.sleb128	8
      007CF4 00 00 B3 AA          17169 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      007CF8 00 00 B3 AC          17170 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      007CFC 00 02                17171 	.dw	2
      007CFE 78                   17172 	.db	120
      007CFF 07                   17173 	.sleb128	7
      007D00 00 00 B3 A8          17174 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      007D04 00 00 B3 AA          17175 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      007D08 00 02                17176 	.dw	2
      007D0A 78                   17177 	.db	120
      007D0B 05                   17178 	.sleb128	5
      007D0C 00 00 B3 A6          17179 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      007D10 00 00 B3 A8          17180 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      007D14 00 02                17181 	.dw	2
      007D16 78                   17182 	.db	120
      007D17 04                   17183 	.sleb128	4
      007D18 00 00 B3 A4          17184 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      007D1C 00 00 B3 A6          17185 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      007D20 00 02                17186 	.dw	2
      007D22 78                   17187 	.db	120
      007D23 03                   17188 	.sleb128	3
      007D24 00 00 B3 9B          17189 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      007D28 00 00 B3 A4          17190 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      007D2C 00 02                17191 	.dw	2
      007D2E 78                   17192 	.db	120
      007D2F 03                   17193 	.sleb128	3
      007D30 00 00 B3 92          17194 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      007D34 00 00 B3 9B          17195 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      007D38 00 02                17196 	.dw	2
      007D3A 78                   17197 	.db	120
      007D3B 03                   17198 	.sleb128	3
      007D3C 00 00 B3 8A          17199 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      007D40 00 00 B3 92          17200 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      007D44 00 02                17201 	.dw	2
      007D46 78                   17202 	.db	120
      007D47 03                   17203 	.sleb128	3
      007D48 00 00 B3 85          17204 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      007D4C 00 00 B3 8A          17205 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      007D50 00 02                17206 	.dw	2
      007D52 78                   17207 	.db	120
      007D53 09                   17208 	.sleb128	9
      007D54 00 00 B3 83          17209 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      007D58 00 00 B3 85          17210 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      007D5C 00 02                17211 	.dw	2
      007D5E 78                   17212 	.db	120
      007D5F 08                   17213 	.sleb128	8
      007D60 00 00 B3 81          17214 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      007D64 00 00 B3 83          17215 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      007D68 00 02                17216 	.dw	2
      007D6A 78                   17217 	.db	120
      007D6B 07                   17218 	.sleb128	7
      007D6C 00 00 B3 7F          17219 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      007D70 00 00 B3 81          17220 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      007D74 00 02                17221 	.dw	2
      007D76 78                   17222 	.db	120
      007D77 05                   17223 	.sleb128	5
      007D78 00 00 B3 7D          17224 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      007D7C 00 00 B3 7F          17225 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      007D80 00 02                17226 	.dw	2
      007D82 78                   17227 	.db	120
      007D83 04                   17228 	.sleb128	4
      007D84 00 00 B3 7B          17229 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      007D88 00 00 B3 7D          17230 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      007D8C 00 02                17231 	.dw	2
      007D8E 78                   17232 	.db	120
      007D8F 03                   17233 	.sleb128	3
      007D90 00 00 B3 6C          17234 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      007D94 00 00 B3 7B          17235 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      007D98 00 02                17236 	.dw	2
      007D9A 78                   17237 	.db	120
      007D9B 03                   17238 	.sleb128	3
      007D9C 00 00 B3 67          17239 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      007DA0 00 00 B3 6C          17240 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      007DA4 00 02                17241 	.dw	2
      007DA6 78                   17242 	.db	120
      007DA7 09                   17243 	.sleb128	9
      007DA8 00 00 B3 65          17244 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      007DAC 00 00 B3 67          17245 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      007DB0 00 02                17246 	.dw	2
      007DB2 78                   17247 	.db	120
      007DB3 08                   17248 	.sleb128	8
      007DB4 00 00 B3 63          17249 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      007DB8 00 00 B3 65          17250 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      007DBC 00 02                17251 	.dw	2
      007DBE 78                   17252 	.db	120
      007DBF 07                   17253 	.sleb128	7
      007DC0 00 00 B3 61          17254 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      007DC4 00 00 B3 63          17255 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      007DC8 00 02                17256 	.dw	2
      007DCA 78                   17257 	.db	120
      007DCB 05                   17258 	.sleb128	5
      007DCC 00 00 B3 5F          17259 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      007DD0 00 00 B3 61          17260 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      007DD4 00 02                17261 	.dw	2
      007DD6 78                   17262 	.db	120
      007DD7 04                   17263 	.sleb128	4
      007DD8 00 00 B3 5D          17264 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      007DDC 00 00 B3 5F          17265 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      007DE0 00 02                17266 	.dw	2
      007DE2 78                   17267 	.db	120
      007DE3 03                   17268 	.sleb128	3
      007DE4 00 00 B3 3F          17269 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      007DE8 00 00 B3 5D          17270 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      007DEC 00 02                17271 	.dw	2
      007DEE 78                   17272 	.db	120
      007DEF 03                   17273 	.sleb128	3
      007DF0 00 00 B3 30          17274 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      007DF4 00 00 B3 3F          17275 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      007DF8 00 02                17276 	.dw	2
      007DFA 78                   17277 	.db	120
      007DFB 03                   17278 	.sleb128	3
      007DFC 00 00 B3 22          17279 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      007E00 00 00 B3 30          17280 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      007E04 00 02                17281 	.dw	2
      007E06 78                   17282 	.db	120
      007E07 03                   17283 	.sleb128	3
      007E08 00 00 B3 21          17284 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)
      007E0C 00 00 B3 22          17285 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      007E10 00 02                17286 	.dw	2
      007E12 78                   17287 	.db	120
      007E13 01                   17288 	.sleb128	1
      007E14 00 00 00 00          17289 	.dw	0,0
      007E18 00 00 00 00          17290 	.dw	0,0
      007E1C 00 00 B3 20          17291 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      007E20 00 00 B3 21          17292 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$412)
      007E24 00 02                17293 	.dw	2
      007E26 78                   17294 	.db	120
      007E27 01                   17295 	.sleb128	1
      007E28 00 00 B3 08          17296 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      007E2C 00 00 B3 20          17297 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      007E30 00 02                17298 	.dw	2
      007E32 78                   17299 	.db	120
      007E33 02                   17300 	.sleb128	2
      007E34 00 00 B3 03          17301 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      007E38 00 00 B3 08          17302 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      007E3C 00 02                17303 	.dw	2
      007E3E 78                   17304 	.db	120
      007E3F 08                   17305 	.sleb128	8
      007E40 00 00 B3 01          17306 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      007E44 00 00 B3 03          17307 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      007E48 00 02                17308 	.dw	2
      007E4A 78                   17309 	.db	120
      007E4B 07                   17310 	.sleb128	7
      007E4C 00 00 B2 FF          17311 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      007E50 00 00 B3 01          17312 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      007E54 00 02                17313 	.dw	2
      007E56 78                   17314 	.db	120
      007E57 06                   17315 	.sleb128	6
      007E58 00 00 B2 FD          17316 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      007E5C 00 00 B2 FF          17317 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      007E60 00 02                17318 	.dw	2
      007E62 78                   17319 	.db	120
      007E63 04                   17320 	.sleb128	4
      007E64 00 00 B2 FB          17321 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      007E68 00 00 B2 FD          17322 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      007E6C 00 02                17323 	.dw	2
      007E6E 78                   17324 	.db	120
      007E6F 03                   17325 	.sleb128	3
      007E70 00 00 B2 F2          17326 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      007E74 00 00 B2 FB          17327 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      007E78 00 02                17328 	.dw	2
      007E7A 78                   17329 	.db	120
      007E7B 02                   17330 	.sleb128	2
      007E7C 00 00 B2 E9          17331 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      007E80 00 00 B2 F2          17332 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      007E84 00 02                17333 	.dw	2
      007E86 78                   17334 	.db	120
      007E87 02                   17335 	.sleb128	2
      007E88 00 00 B2 E4          17336 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      007E8C 00 00 B2 E9          17337 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      007E90 00 02                17338 	.dw	2
      007E92 78                   17339 	.db	120
      007E93 08                   17340 	.sleb128	8
      007E94 00 00 B2 E2          17341 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      007E98 00 00 B2 E4          17342 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      007E9C 00 02                17343 	.dw	2
      007E9E 78                   17344 	.db	120
      007E9F 07                   17345 	.sleb128	7
      007EA0 00 00 B2 E0          17346 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      007EA4 00 00 B2 E2          17347 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      007EA8 00 02                17348 	.dw	2
      007EAA 78                   17349 	.db	120
      007EAB 06                   17350 	.sleb128	6
      007EAC 00 00 B2 DE          17351 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      007EB0 00 00 B2 E0          17352 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      007EB4 00 02                17353 	.dw	2
      007EB6 78                   17354 	.db	120
      007EB7 04                   17355 	.sleb128	4
      007EB8 00 00 B2 DC          17356 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      007EBC 00 00 B2 DE          17357 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      007EC0 00 02                17358 	.dw	2
      007EC2 78                   17359 	.db	120
      007EC3 03                   17360 	.sleb128	3
      007EC4 00 00 B2 DA          17361 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      007EC8 00 00 B2 DC          17362 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      007ECC 00 02                17363 	.dw	2
      007ECE 78                   17364 	.db	120
      007ECF 02                   17365 	.sleb128	2
      007ED0 00 00 B2 CA          17366 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      007ED4 00 00 B2 DA          17367 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      007ED8 00 02                17368 	.dw	2
      007EDA 78                   17369 	.db	120
      007EDB 02                   17370 	.sleb128	2
      007EDC 00 00 B2 C5          17371 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      007EE0 00 00 B2 CA          17372 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      007EE4 00 02                17373 	.dw	2
      007EE6 78                   17374 	.db	120
      007EE7 08                   17375 	.sleb128	8
      007EE8 00 00 B2 C3          17376 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      007EEC 00 00 B2 C5          17377 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      007EF0 00 02                17378 	.dw	2
      007EF2 78                   17379 	.db	120
      007EF3 07                   17380 	.sleb128	7
      007EF4 00 00 B2 C1          17381 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      007EF8 00 00 B2 C3          17382 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      007EFC 00 02                17383 	.dw	2
      007EFE 78                   17384 	.db	120
      007EFF 06                   17385 	.sleb128	6
      007F00 00 00 B2 BF          17386 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      007F04 00 00 B2 C1          17387 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      007F08 00 02                17388 	.dw	2
      007F0A 78                   17389 	.db	120
      007F0B 04                   17390 	.sleb128	4
      007F0C 00 00 B2 BD          17391 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      007F10 00 00 B2 BF          17392 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      007F14 00 02                17393 	.dw	2
      007F16 78                   17394 	.db	120
      007F17 03                   17395 	.sleb128	3
      007F18 00 00 B2 B4          17396 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      007F1C 00 00 B2 BD          17397 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      007F20 00 02                17398 	.dw	2
      007F22 78                   17399 	.db	120
      007F23 02                   17400 	.sleb128	2
      007F24 00 00 B2 AB          17401 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      007F28 00 00 B2 B4          17402 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      007F2C 00 02                17403 	.dw	2
      007F2E 78                   17404 	.db	120
      007F2F 02                   17405 	.sleb128	2
      007F30 00 00 B2 A6          17406 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      007F34 00 00 B2 AB          17407 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      007F38 00 02                17408 	.dw	2
      007F3A 78                   17409 	.db	120
      007F3B 08                   17410 	.sleb128	8
      007F3C 00 00 B2 A4          17411 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      007F40 00 00 B2 A6          17412 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      007F44 00 02                17413 	.dw	2
      007F46 78                   17414 	.db	120
      007F47 07                   17415 	.sleb128	7
      007F48 00 00 B2 A2          17416 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      007F4C 00 00 B2 A4          17417 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      007F50 00 02                17418 	.dw	2
      007F52 78                   17419 	.db	120
      007F53 06                   17420 	.sleb128	6
      007F54 00 00 B2 A0          17421 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      007F58 00 00 B2 A2          17422 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      007F5C 00 02                17423 	.dw	2
      007F5E 78                   17424 	.db	120
      007F5F 04                   17425 	.sleb128	4
      007F60 00 00 B2 9E          17426 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      007F64 00 00 B2 A0          17427 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      007F68 00 02                17428 	.dw	2
      007F6A 78                   17429 	.db	120
      007F6B 03                   17430 	.sleb128	3
      007F6C 00 00 B2 9C          17431 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      007F70 00 00 B2 9E          17432 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      007F74 00 02                17433 	.dw	2
      007F76 78                   17434 	.db	120
      007F77 02                   17435 	.sleb128	2
      007F78 00 00 B2 93          17436 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      007F7C 00 00 B2 9C          17437 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      007F80 00 02                17438 	.dw	2
      007F82 78                   17439 	.db	120
      007F83 02                   17440 	.sleb128	2
      007F84 00 00 B2 8A          17441 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      007F88 00 00 B2 93          17442 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      007F8C 00 02                17443 	.dw	2
      007F8E 78                   17444 	.db	120
      007F8F 02                   17445 	.sleb128	2
      007F90 00 00 B2 7B          17446 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      007F94 00 00 B2 8A          17447 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      007F98 00 02                17448 	.dw	2
      007F9A 78                   17449 	.db	120
      007F9B 02                   17450 	.sleb128	2
      007F9C 00 00 B2 76          17451 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      007FA0 00 00 B2 7B          17452 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      007FA4 00 02                17453 	.dw	2
      007FA6 78                   17454 	.db	120
      007FA7 08                   17455 	.sleb128	8
      007FA8 00 00 B2 74          17456 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      007FAC 00 00 B2 76          17457 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      007FB0 00 02                17458 	.dw	2
      007FB2 78                   17459 	.db	120
      007FB3 07                   17460 	.sleb128	7
      007FB4 00 00 B2 72          17461 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      007FB8 00 00 B2 74          17462 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      007FBC 00 02                17463 	.dw	2
      007FBE 78                   17464 	.db	120
      007FBF 06                   17465 	.sleb128	6
      007FC0 00 00 B2 70          17466 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      007FC4 00 00 B2 72          17467 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      007FC8 00 02                17468 	.dw	2
      007FCA 78                   17469 	.db	120
      007FCB 04                   17470 	.sleb128	4
      007FCC 00 00 B2 6E          17471 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      007FD0 00 00 B2 70          17472 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      007FD4 00 02                17473 	.dw	2
      007FD6 78                   17474 	.db	120
      007FD7 03                   17475 	.sleb128	3
      007FD8 00 00 B2 65          17476 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      007FDC 00 00 B2 6E          17477 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      007FE0 00 02                17478 	.dw	2
      007FE2 78                   17479 	.db	120
      007FE3 02                   17480 	.sleb128	2
      007FE4 00 00 B2 5C          17481 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      007FE8 00 00 B2 65          17482 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      007FEC 00 02                17483 	.dw	2
      007FEE 78                   17484 	.db	120
      007FEF 02                   17485 	.sleb128	2
      007FF0 00 00 B2 5B          17486 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)
      007FF4 00 00 B2 5C          17487 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      007FF8 00 02                17488 	.dw	2
      007FFA 78                   17489 	.db	120
      007FFB 01                   17490 	.sleb128	1
      007FFC 00 00 00 00          17491 	.dw	0,0
      008000 00 00 00 00          17492 	.dw	0,0
      008004 00 00 B2 5A          17493 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      008008 00 00 B2 5B          17494 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$359)
      00800C 00 02                17495 	.dw	2
      00800E 78                   17496 	.db	120
      00800F 01                   17497 	.sleb128	1
      008010 00 00 B2 0F          17498 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      008014 00 00 B2 5A          17499 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      008018 00 02                17500 	.dw	2
      00801A 78                   17501 	.db	120
      00801B 03                   17502 	.sleb128	3
      00801C 00 00 B2 0A          17503 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      008020 00 00 B2 0F          17504 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      008024 00 02                17505 	.dw	2
      008026 78                   17506 	.db	120
      008027 09                   17507 	.sleb128	9
      008028 00 00 B2 08          17508 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      00802C 00 00 B2 0A          17509 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      008030 00 02                17510 	.dw	2
      008032 78                   17511 	.db	120
      008033 08                   17512 	.sleb128	8
      008034 00 00 B2 06          17513 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      008038 00 00 B2 08          17514 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      00803C 00 02                17515 	.dw	2
      00803E 78                   17516 	.db	120
      00803F 07                   17517 	.sleb128	7
      008040 00 00 B2 04          17518 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      008044 00 00 B2 06          17519 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      008048 00 02                17520 	.dw	2
      00804A 78                   17521 	.db	120
      00804B 05                   17522 	.sleb128	5
      00804C 00 00 B2 02          17523 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      008050 00 00 B2 04          17524 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      008054 00 02                17525 	.dw	2
      008056 78                   17526 	.db	120
      008057 04                   17527 	.sleb128	4
      008058 00 00 B1 F9          17528 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      00805C 00 00 B2 02          17529 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      008060 00 02                17530 	.dw	2
      008062 78                   17531 	.db	120
      008063 03                   17532 	.sleb128	3
      008064 00 00 B1 F0          17533 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      008068 00 00 B1 F9          17534 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      00806C 00 02                17535 	.dw	2
      00806E 78                   17536 	.db	120
      00806F 03                   17537 	.sleb128	3
      008070 00 00 B1 EB          17538 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      008074 00 00 B1 F0          17539 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      008078 00 02                17540 	.dw	2
      00807A 78                   17541 	.db	120
      00807B 09                   17542 	.sleb128	9
      00807C 00 00 B1 E9          17543 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      008080 00 00 B1 EB          17544 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      008084 00 02                17545 	.dw	2
      008086 78                   17546 	.db	120
      008087 08                   17547 	.sleb128	8
      008088 00 00 B1 E7          17548 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      00808C 00 00 B1 E9          17549 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      008090 00 02                17550 	.dw	2
      008092 78                   17551 	.db	120
      008093 07                   17552 	.sleb128	7
      008094 00 00 B1 E5          17553 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      008098 00 00 B1 E7          17554 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      00809C 00 02                17555 	.dw	2
      00809E 78                   17556 	.db	120
      00809F 05                   17557 	.sleb128	5
      0080A0 00 00 B1 E3          17558 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      0080A4 00 00 B1 E5          17559 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      0080A8 00 02                17560 	.dw	2
      0080AA 78                   17561 	.db	120
      0080AB 04                   17562 	.sleb128	4
      0080AC 00 00 B1 E1          17563 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      0080B0 00 00 B1 E3          17564 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      0080B4 00 02                17565 	.dw	2
      0080B6 78                   17566 	.db	120
      0080B7 03                   17567 	.sleb128	3
      0080B8 00 00 B1 D1          17568 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      0080BC 00 00 B1 E1          17569 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      0080C0 00 02                17570 	.dw	2
      0080C2 78                   17571 	.db	120
      0080C3 03                   17572 	.sleb128	3
      0080C4 00 00 B1 CC          17573 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      0080C8 00 00 B1 D1          17574 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      0080CC 00 02                17575 	.dw	2
      0080CE 78                   17576 	.db	120
      0080CF 09                   17577 	.sleb128	9
      0080D0 00 00 B1 CA          17578 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      0080D4 00 00 B1 CC          17579 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      0080D8 00 02                17580 	.dw	2
      0080DA 78                   17581 	.db	120
      0080DB 08                   17582 	.sleb128	8
      0080DC 00 00 B1 C8          17583 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      0080E0 00 00 B1 CA          17584 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      0080E4 00 02                17585 	.dw	2
      0080E6 78                   17586 	.db	120
      0080E7 07                   17587 	.sleb128	7
      0080E8 00 00 B1 C6          17588 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      0080EC 00 00 B1 C8          17589 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      0080F0 00 02                17590 	.dw	2
      0080F2 78                   17591 	.db	120
      0080F3 05                   17592 	.sleb128	5
      0080F4 00 00 B1 C4          17593 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      0080F8 00 00 B1 C6          17594 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      0080FC 00 02                17595 	.dw	2
      0080FE 78                   17596 	.db	120
      0080FF 04                   17597 	.sleb128	4
      008100 00 00 B1 C2          17598 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      008104 00 00 B1 C4          17599 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      008108 00 02                17600 	.dw	2
      00810A 78                   17601 	.db	120
      00810B 03                   17602 	.sleb128	3
      00810C 00 00 B1 B2          17603 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      008110 00 00 B1 C2          17604 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      008114 00 02                17605 	.dw	2
      008116 78                   17606 	.db	120
      008117 03                   17607 	.sleb128	3
      008118 00 00 B1 AD          17608 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      00811C 00 00 B1 B2          17609 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      008120 00 02                17610 	.dw	2
      008122 78                   17611 	.db	120
      008123 09                   17612 	.sleb128	9
      008124 00 00 B1 AB          17613 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      008128 00 00 B1 AD          17614 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      00812C 00 02                17615 	.dw	2
      00812E 78                   17616 	.db	120
      00812F 08                   17617 	.sleb128	8
      008130 00 00 B1 A9          17618 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      008134 00 00 B1 AB          17619 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      008138 00 02                17620 	.dw	2
      00813A 78                   17621 	.db	120
      00813B 07                   17622 	.sleb128	7
      00813C 00 00 B1 A7          17623 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      008140 00 00 B1 A9          17624 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      008144 00 02                17625 	.dw	2
      008146 78                   17626 	.db	120
      008147 05                   17627 	.sleb128	5
      008148 00 00 B1 A5          17628 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      00814C 00 00 B1 A7          17629 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      008150 00 02                17630 	.dw	2
      008152 78                   17631 	.db	120
      008153 04                   17632 	.sleb128	4
      008154 00 00 B1 A3          17633 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      008158 00 00 B1 A5          17634 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      00815C 00 02                17635 	.dw	2
      00815E 78                   17636 	.db	120
      00815F 03                   17637 	.sleb128	3
      008160 00 00 B1 9A          17638 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      008164 00 00 B1 A3          17639 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      008168 00 02                17640 	.dw	2
      00816A 78                   17641 	.db	120
      00816B 03                   17642 	.sleb128	3
      00816C 00 00 B1 91          17643 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      008170 00 00 B1 9A          17644 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      008174 00 02                17645 	.dw	2
      008176 78                   17646 	.db	120
      008177 03                   17647 	.sleb128	3
      008178 00 00 B1 88          17648 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      00817C 00 00 B1 91          17649 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      008180 00 02                17650 	.dw	2
      008182 78                   17651 	.db	120
      008183 03                   17652 	.sleb128	3
      008184 00 00 B1 7F          17653 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      008188 00 00 B1 88          17654 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      00818C 00 02                17655 	.dw	2
      00818E 78                   17656 	.db	120
      00818F 03                   17657 	.sleb128	3
      008190 00 00 B1 6F          17658 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      008194 00 00 B1 7F          17659 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      008198 00 02                17660 	.dw	2
      00819A 78                   17661 	.db	120
      00819B 03                   17662 	.sleb128	3
      00819C 00 00 B1 6E          17663 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)
      0081A0 00 00 B1 6F          17664 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      0081A4 00 02                17665 	.dw	2
      0081A6 78                   17666 	.db	120
      0081A7 01                   17667 	.sleb128	1
      0081A8 00 00 00 00          17668 	.dw	0,0
      0081AC 00 00 00 00          17669 	.dw	0,0
      0081B0 00 00 B1 6D          17670 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      0081B4 00 00 B1 6E          17671 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$302)
      0081B8 00 02                17672 	.dw	2
      0081BA 78                   17673 	.db	120
      0081BB 01                   17674 	.sleb128	1
      0081BC 00 00 B1 0A          17675 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      0081C0 00 00 B1 6D          17676 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      0081C4 00 02                17677 	.dw	2
      0081C6 78                   17678 	.db	120
      0081C7 04                   17679 	.sleb128	4
      0081C8 00 00 B1 05          17680 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      0081CC 00 00 B1 0A          17681 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      0081D0 00 02                17682 	.dw	2
      0081D2 78                   17683 	.db	120
      0081D3 0A                   17684 	.sleb128	10
      0081D4 00 00 B1 03          17685 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      0081D8 00 00 B1 05          17686 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      0081DC 00 02                17687 	.dw	2
      0081DE 78                   17688 	.db	120
      0081DF 09                   17689 	.sleb128	9
      0081E0 00 00 B1 01          17690 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      0081E4 00 00 B1 03          17691 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      0081E8 00 02                17692 	.dw	2
      0081EA 78                   17693 	.db	120
      0081EB 08                   17694 	.sleb128	8
      0081EC 00 00 B0 FF          17695 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      0081F0 00 00 B1 01          17696 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      0081F4 00 02                17697 	.dw	2
      0081F6 78                   17698 	.db	120
      0081F7 06                   17699 	.sleb128	6
      0081F8 00 00 B0 FD          17700 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      0081FC 00 00 B0 FF          17701 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      008200 00 02                17702 	.dw	2
      008202 78                   17703 	.db	120
      008203 05                   17704 	.sleb128	5
      008204 00 00 B0 F4          17705 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      008208 00 00 B0 FD          17706 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      00820C 00 02                17707 	.dw	2
      00820E 78                   17708 	.db	120
      00820F 04                   17709 	.sleb128	4
      008210 00 00 B0 EB          17710 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      008214 00 00 B0 F4          17711 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      008218 00 02                17712 	.dw	2
      00821A 78                   17713 	.db	120
      00821B 04                   17714 	.sleb128	4
      00821C 00 00 B0 E6          17715 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      008220 00 00 B0 EB          17716 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      008224 00 02                17717 	.dw	2
      008226 78                   17718 	.db	120
      008227 0A                   17719 	.sleb128	10
      008228 00 00 B0 E4          17720 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      00822C 00 00 B0 E6          17721 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      008230 00 02                17722 	.dw	2
      008232 78                   17723 	.db	120
      008233 09                   17724 	.sleb128	9
      008234 00 00 B0 E2          17725 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      008238 00 00 B0 E4          17726 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      00823C 00 02                17727 	.dw	2
      00823E 78                   17728 	.db	120
      00823F 08                   17729 	.sleb128	8
      008240 00 00 B0 E0          17730 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      008244 00 00 B0 E2          17731 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      008248 00 02                17732 	.dw	2
      00824A 78                   17733 	.db	120
      00824B 06                   17734 	.sleb128	6
      00824C 00 00 B0 DE          17735 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      008250 00 00 B0 E0          17736 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      008254 00 02                17737 	.dw	2
      008256 78                   17738 	.db	120
      008257 05                   17739 	.sleb128	5
      008258 00 00 B0 D5          17740 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      00825C 00 00 B0 DE          17741 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      008260 00 02                17742 	.dw	2
      008262 78                   17743 	.db	120
      008263 04                   17744 	.sleb128	4
      008264 00 00 B0 CC          17745 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      008268 00 00 B0 D5          17746 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      00826C 00 02                17747 	.dw	2
      00826E 78                   17748 	.db	120
      00826F 04                   17749 	.sleb128	4
      008270 00 00 B0 C7          17750 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      008274 00 00 B0 CC          17751 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      008278 00 02                17752 	.dw	2
      00827A 78                   17753 	.db	120
      00827B 0A                   17754 	.sleb128	10
      00827C 00 00 B0 C5          17755 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      008280 00 00 B0 C7          17756 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      008284 00 02                17757 	.dw	2
      008286 78                   17758 	.db	120
      008287 09                   17759 	.sleb128	9
      008288 00 00 B0 C3          17760 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      00828C 00 00 B0 C5          17761 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      008290 00 02                17762 	.dw	2
      008292 78                   17763 	.db	120
      008293 08                   17764 	.sleb128	8
      008294 00 00 B0 C1          17765 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      008298 00 00 B0 C3          17766 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      00829C 00 02                17767 	.dw	2
      00829E 78                   17768 	.db	120
      00829F 06                   17769 	.sleb128	6
      0082A0 00 00 B0 BF          17770 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      0082A4 00 00 B0 C1          17771 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      0082A8 00 02                17772 	.dw	2
      0082AA 78                   17773 	.db	120
      0082AB 05                   17774 	.sleb128	5
      0082AC 00 00 B0 BD          17775 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      0082B0 00 00 B0 BF          17776 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      0082B4 00 02                17777 	.dw	2
      0082B6 78                   17778 	.db	120
      0082B7 04                   17779 	.sleb128	4
      0082B8 00 00 B0 AD          17780 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      0082BC 00 00 B0 BD          17781 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      0082C0 00 02                17782 	.dw	2
      0082C2 78                   17783 	.db	120
      0082C3 04                   17784 	.sleb128	4
      0082C4 00 00 B0 A8          17785 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      0082C8 00 00 B0 AD          17786 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      0082CC 00 02                17787 	.dw	2
      0082CE 78                   17788 	.db	120
      0082CF 0A                   17789 	.sleb128	10
      0082D0 00 00 B0 A6          17790 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      0082D4 00 00 B0 A8          17791 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      0082D8 00 02                17792 	.dw	2
      0082DA 78                   17793 	.db	120
      0082DB 09                   17794 	.sleb128	9
      0082DC 00 00 B0 A4          17795 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      0082E0 00 00 B0 A6          17796 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      0082E4 00 02                17797 	.dw	2
      0082E6 78                   17798 	.db	120
      0082E7 08                   17799 	.sleb128	8
      0082E8 00 00 B0 A2          17800 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      0082EC 00 00 B0 A4          17801 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      0082F0 00 02                17802 	.dw	2
      0082F2 78                   17803 	.db	120
      0082F3 06                   17804 	.sleb128	6
      0082F4 00 00 B0 A0          17805 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      0082F8 00 00 B0 A2          17806 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      0082FC 00 02                17807 	.dw	2
      0082FE 78                   17808 	.db	120
      0082FF 05                   17809 	.sleb128	5
      008300 00 00 B0 9E          17810 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      008304 00 00 B0 A0          17811 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      008308 00 02                17812 	.dw	2
      00830A 78                   17813 	.db	120
      00830B 04                   17814 	.sleb128	4
      00830C 00 00 B0 8E          17815 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      008310 00 00 B0 9E          17816 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      008314 00 02                17817 	.dw	2
      008316 78                   17818 	.db	120
      008317 04                   17819 	.sleb128	4
      008318 00 00 B0 89          17820 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      00831C 00 00 B0 8E          17821 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      008320 00 02                17822 	.dw	2
      008322 78                   17823 	.db	120
      008323 0A                   17824 	.sleb128	10
      008324 00 00 B0 87          17825 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      008328 00 00 B0 89          17826 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      00832C 00 02                17827 	.dw	2
      00832E 78                   17828 	.db	120
      00832F 09                   17829 	.sleb128	9
      008330 00 00 B0 85          17830 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      008334 00 00 B0 87          17831 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      008338 00 02                17832 	.dw	2
      00833A 78                   17833 	.db	120
      00833B 08                   17834 	.sleb128	8
      00833C 00 00 B0 83          17835 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      008340 00 00 B0 85          17836 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      008344 00 02                17837 	.dw	2
      008346 78                   17838 	.db	120
      008347 06                   17839 	.sleb128	6
      008348 00 00 B0 81          17840 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      00834C 00 00 B0 83          17841 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      008350 00 02                17842 	.dw	2
      008352 78                   17843 	.db	120
      008353 05                   17844 	.sleb128	5
      008354 00 00 B0 7F          17845 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      008358 00 00 B0 81          17846 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      00835C 00 02                17847 	.dw	2
      00835E 78                   17848 	.db	120
      00835F 04                   17849 	.sleb128	4
      008360 00 00 B0 6F          17850 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      008364 00 00 B0 7F          17851 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      008368 00 02                17852 	.dw	2
      00836A 78                   17853 	.db	120
      00836B 04                   17854 	.sleb128	4
      00836C 00 00 B0 6A          17855 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      008370 00 00 B0 6F          17856 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      008374 00 02                17857 	.dw	2
      008376 78                   17858 	.db	120
      008377 0A                   17859 	.sleb128	10
      008378 00 00 B0 68          17860 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      00837C 00 00 B0 6A          17861 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      008380 00 02                17862 	.dw	2
      008382 78                   17863 	.db	120
      008383 09                   17864 	.sleb128	9
      008384 00 00 B0 66          17865 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      008388 00 00 B0 68          17866 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      00838C 00 02                17867 	.dw	2
      00838E 78                   17868 	.db	120
      00838F 08                   17869 	.sleb128	8
      008390 00 00 B0 64          17870 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      008394 00 00 B0 66          17871 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      008398 00 02                17872 	.dw	2
      00839A 78                   17873 	.db	120
      00839B 06                   17874 	.sleb128	6
      00839C 00 00 B0 62          17875 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      0083A0 00 00 B0 64          17876 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      0083A4 00 02                17877 	.dw	2
      0083A6 78                   17878 	.db	120
      0083A7 05                   17879 	.sleb128	5
      0083A8 00 00 B0 60          17880 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      0083AC 00 00 B0 62          17881 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      0083B0 00 02                17882 	.dw	2
      0083B2 78                   17883 	.db	120
      0083B3 04                   17884 	.sleb128	4
      0083B4 00 00 B0 50          17885 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      0083B8 00 00 B0 60          17886 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      0083BC 00 02                17887 	.dw	2
      0083BE 78                   17888 	.db	120
      0083BF 04                   17889 	.sleb128	4
      0083C0 00 00 B0 4B          17890 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      0083C4 00 00 B0 50          17891 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      0083C8 00 02                17892 	.dw	2
      0083CA 78                   17893 	.db	120
      0083CB 0A                   17894 	.sleb128	10
      0083CC 00 00 B0 49          17895 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      0083D0 00 00 B0 4B          17896 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      0083D4 00 02                17897 	.dw	2
      0083D6 78                   17898 	.db	120
      0083D7 09                   17899 	.sleb128	9
      0083D8 00 00 B0 47          17900 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      0083DC 00 00 B0 49          17901 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      0083E0 00 02                17902 	.dw	2
      0083E2 78                   17903 	.db	120
      0083E3 08                   17904 	.sleb128	8
      0083E4 00 00 B0 45          17905 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      0083E8 00 00 B0 47          17906 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      0083EC 00 02                17907 	.dw	2
      0083EE 78                   17908 	.db	120
      0083EF 06                   17909 	.sleb128	6
      0083F0 00 00 B0 43          17910 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      0083F4 00 00 B0 45          17911 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      0083F8 00 02                17912 	.dw	2
      0083FA 78                   17913 	.db	120
      0083FB 05                   17914 	.sleb128	5
      0083FC 00 00 B0 41          17915 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      008400 00 00 B0 43          17916 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      008404 00 02                17917 	.dw	2
      008406 78                   17918 	.db	120
      008407 04                   17919 	.sleb128	4
      008408 00 00 B0 38          17920 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      00840C 00 00 B0 41          17921 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      008410 00 02                17922 	.dw	2
      008412 78                   17923 	.db	120
      008413 04                   17924 	.sleb128	4
      008414 00 00 B0 2F          17925 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      008418 00 00 B0 38          17926 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      00841C 00 02                17927 	.dw	2
      00841E 78                   17928 	.db	120
      00841F 04                   17929 	.sleb128	4
      008420 00 00 B0 26          17930 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      008424 00 00 B0 2F          17931 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      008428 00 02                17932 	.dw	2
      00842A 78                   17933 	.db	120
      00842B 04                   17934 	.sleb128	4
      00842C 00 00 B0 1D          17935 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      008430 00 00 B0 26          17936 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      008434 00 02                17937 	.dw	2
      008436 78                   17938 	.db	120
      008437 04                   17939 	.sleb128	4
      008438 00 00 B0 0D          17940 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      00843C 00 00 B0 1D          17941 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      008440 00 02                17942 	.dw	2
      008442 78                   17943 	.db	120
      008443 04                   17944 	.sleb128	4
      008444 00 00 B0 0B          17945 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)
      008448 00 00 B0 0D          17946 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      00844C 00 02                17947 	.dw	2
      00844E 78                   17948 	.db	120
      00844F 01                   17949 	.sleb128	1
      008450 00 00 00 00          17950 	.dw	0,0
      008454 00 00 00 00          17951 	.dw	0,0
      008458 00 00 B0 0A          17952 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      00845C 00 00 B0 0B          17953 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$223)
      008460 00 02                17954 	.dw	2
      008462 78                   17955 	.db	120
      008463 01                   17956 	.sleb128	1
      008464 00 00 AF A7          17957 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      008468 00 00 B0 0A          17958 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      00846C 00 02                17959 	.dw	2
      00846E 78                   17960 	.db	120
      00846F 04                   17961 	.sleb128	4
      008470 00 00 AF A2          17962 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      008474 00 00 AF A7          17963 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      008478 00 02                17964 	.dw	2
      00847A 78                   17965 	.db	120
      00847B 0A                   17966 	.sleb128	10
      00847C 00 00 AF A0          17967 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      008480 00 00 AF A2          17968 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      008484 00 02                17969 	.dw	2
      008486 78                   17970 	.db	120
      008487 09                   17971 	.sleb128	9
      008488 00 00 AF 9E          17972 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      00848C 00 00 AF A0          17973 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      008490 00 02                17974 	.dw	2
      008492 78                   17975 	.db	120
      008493 08                   17976 	.sleb128	8
      008494 00 00 AF 9C          17977 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      008498 00 00 AF 9E          17978 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      00849C 00 02                17979 	.dw	2
      00849E 78                   17980 	.db	120
      00849F 07                   17981 	.sleb128	7
      0084A0 00 00 AF 9A          17982 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      0084A4 00 00 AF 9C          17983 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      0084A8 00 02                17984 	.dw	2
      0084AA 78                   17985 	.db	120
      0084AB 05                   17986 	.sleb128	5
      0084AC 00 00 AF 91          17987 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      0084B0 00 00 AF 9A          17988 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      0084B4 00 02                17989 	.dw	2
      0084B6 78                   17990 	.db	120
      0084B7 04                   17991 	.sleb128	4
      0084B8 00 00 AF 88          17992 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      0084BC 00 00 AF 91          17993 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      0084C0 00 02                17994 	.dw	2
      0084C2 78                   17995 	.db	120
      0084C3 04                   17996 	.sleb128	4
      0084C4 00 00 AF 83          17997 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      0084C8 00 00 AF 88          17998 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      0084CC 00 02                17999 	.dw	2
      0084CE 78                   18000 	.db	120
      0084CF 0A                   18001 	.sleb128	10
      0084D0 00 00 AF 81          18002 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      0084D4 00 00 AF 83          18003 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      0084D8 00 02                18004 	.dw	2
      0084DA 78                   18005 	.db	120
      0084DB 09                   18006 	.sleb128	9
      0084DC 00 00 AF 7F          18007 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      0084E0 00 00 AF 81          18008 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      0084E4 00 02                18009 	.dw	2
      0084E6 78                   18010 	.db	120
      0084E7 08                   18011 	.sleb128	8
      0084E8 00 00 AF 7D          18012 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      0084EC 00 00 AF 7F          18013 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      0084F0 00 02                18014 	.dw	2
      0084F2 78                   18015 	.db	120
      0084F3 07                   18016 	.sleb128	7
      0084F4 00 00 AF 7B          18017 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      0084F8 00 00 AF 7D          18018 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      0084FC 00 02                18019 	.dw	2
      0084FE 78                   18020 	.db	120
      0084FF 05                   18021 	.sleb128	5
      008500 00 00 AF 72          18022 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      008504 00 00 AF 7B          18023 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      008508 00 02                18024 	.dw	2
      00850A 78                   18025 	.db	120
      00850B 04                   18026 	.sleb128	4
      00850C 00 00 AF 69          18027 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      008510 00 00 AF 72          18028 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      008514 00 02                18029 	.dw	2
      008516 78                   18030 	.db	120
      008517 04                   18031 	.sleb128	4
      008518 00 00 AF 64          18032 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      00851C 00 00 AF 69          18033 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      008520 00 02                18034 	.dw	2
      008522 78                   18035 	.db	120
      008523 0A                   18036 	.sleb128	10
      008524 00 00 AF 62          18037 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      008528 00 00 AF 64          18038 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      00852C 00 02                18039 	.dw	2
      00852E 78                   18040 	.db	120
      00852F 09                   18041 	.sleb128	9
      008530 00 00 AF 60          18042 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      008534 00 00 AF 62          18043 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      008538 00 02                18044 	.dw	2
      00853A 78                   18045 	.db	120
      00853B 08                   18046 	.sleb128	8
      00853C 00 00 AF 5E          18047 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      008540 00 00 AF 60          18048 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      008544 00 02                18049 	.dw	2
      008546 78                   18050 	.db	120
      008547 07                   18051 	.sleb128	7
      008548 00 00 AF 5C          18052 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      00854C 00 00 AF 5E          18053 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      008550 00 02                18054 	.dw	2
      008552 78                   18055 	.db	120
      008553 05                   18056 	.sleb128	5
      008554 00 00 AF 5A          18057 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      008558 00 00 AF 5C          18058 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      00855C 00 02                18059 	.dw	2
      00855E 78                   18060 	.db	120
      00855F 04                   18061 	.sleb128	4
      008560 00 00 AF 4A          18062 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      008564 00 00 AF 5A          18063 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      008568 00 02                18064 	.dw	2
      00856A 78                   18065 	.db	120
      00856B 04                   18066 	.sleb128	4
      00856C 00 00 AF 45          18067 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      008570 00 00 AF 4A          18068 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      008574 00 02                18069 	.dw	2
      008576 78                   18070 	.db	120
      008577 0A                   18071 	.sleb128	10
      008578 00 00 AF 43          18072 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      00857C 00 00 AF 45          18073 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      008580 00 02                18074 	.dw	2
      008582 78                   18075 	.db	120
      008583 09                   18076 	.sleb128	9
      008584 00 00 AF 41          18077 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      008588 00 00 AF 43          18078 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      00858C 00 02                18079 	.dw	2
      00858E 78                   18080 	.db	120
      00858F 08                   18081 	.sleb128	8
      008590 00 00 AF 3F          18082 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      008594 00 00 AF 41          18083 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      008598 00 02                18084 	.dw	2
      00859A 78                   18085 	.db	120
      00859B 07                   18086 	.sleb128	7
      00859C 00 00 AF 3D          18087 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      0085A0 00 00 AF 3F          18088 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      0085A4 00 02                18089 	.dw	2
      0085A6 78                   18090 	.db	120
      0085A7 05                   18091 	.sleb128	5
      0085A8 00 00 AF 3B          18092 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      0085AC 00 00 AF 3D          18093 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      0085B0 00 02                18094 	.dw	2
      0085B2 78                   18095 	.db	120
      0085B3 04                   18096 	.sleb128	4
      0085B4 00 00 AF 2B          18097 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      0085B8 00 00 AF 3B          18098 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      0085BC 00 02                18099 	.dw	2
      0085BE 78                   18100 	.db	120
      0085BF 04                   18101 	.sleb128	4
      0085C0 00 00 AF 26          18102 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      0085C4 00 00 AF 2B          18103 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      0085C8 00 02                18104 	.dw	2
      0085CA 78                   18105 	.db	120
      0085CB 0A                   18106 	.sleb128	10
      0085CC 00 00 AF 24          18107 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      0085D0 00 00 AF 26          18108 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      0085D4 00 02                18109 	.dw	2
      0085D6 78                   18110 	.db	120
      0085D7 09                   18111 	.sleb128	9
      0085D8 00 00 AF 22          18112 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      0085DC 00 00 AF 24          18113 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      0085E0 00 02                18114 	.dw	2
      0085E2 78                   18115 	.db	120
      0085E3 08                   18116 	.sleb128	8
      0085E4 00 00 AF 20          18117 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      0085E8 00 00 AF 22          18118 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      0085EC 00 02                18119 	.dw	2
      0085EE 78                   18120 	.db	120
      0085EF 07                   18121 	.sleb128	7
      0085F0 00 00 AF 1E          18122 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      0085F4 00 00 AF 20          18123 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      0085F8 00 02                18124 	.dw	2
      0085FA 78                   18125 	.db	120
      0085FB 05                   18126 	.sleb128	5
      0085FC 00 00 AF 1C          18127 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      008600 00 00 AF 1E          18128 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      008604 00 02                18129 	.dw	2
      008606 78                   18130 	.db	120
      008607 04                   18131 	.sleb128	4
      008608 00 00 AF 0C          18132 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      00860C 00 00 AF 1C          18133 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      008610 00 02                18134 	.dw	2
      008612 78                   18135 	.db	120
      008613 04                   18136 	.sleb128	4
      008614 00 00 AF 07          18137 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      008618 00 00 AF 0C          18138 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      00861C 00 02                18139 	.dw	2
      00861E 78                   18140 	.db	120
      00861F 0A                   18141 	.sleb128	10
      008620 00 00 AF 05          18142 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      008624 00 00 AF 07          18143 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      008628 00 02                18144 	.dw	2
      00862A 78                   18145 	.db	120
      00862B 09                   18146 	.sleb128	9
      00862C 00 00 AF 03          18147 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      008630 00 00 AF 05          18148 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      008634 00 02                18149 	.dw	2
      008636 78                   18150 	.db	120
      008637 08                   18151 	.sleb128	8
      008638 00 00 AF 01          18152 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      00863C 00 00 AF 03          18153 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      008640 00 02                18154 	.dw	2
      008642 78                   18155 	.db	120
      008643 07                   18156 	.sleb128	7
      008644 00 00 AE FF          18157 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      008648 00 00 AF 01          18158 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      00864C 00 02                18159 	.dw	2
      00864E 78                   18160 	.db	120
      00864F 05                   18161 	.sleb128	5
      008650 00 00 AE FD          18162 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      008654 00 00 AE FF          18163 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      008658 00 02                18164 	.dw	2
      00865A 78                   18165 	.db	120
      00865B 04                   18166 	.sleb128	4
      00865C 00 00 AE ED          18167 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      008660 00 00 AE FD          18168 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      008664 00 02                18169 	.dw	2
      008666 78                   18170 	.db	120
      008667 04                   18171 	.sleb128	4
      008668 00 00 AE E8          18172 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      00866C 00 00 AE ED          18173 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      008670 00 02                18174 	.dw	2
      008672 78                   18175 	.db	120
      008673 0A                   18176 	.sleb128	10
      008674 00 00 AE E6          18177 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      008678 00 00 AE E8          18178 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      00867C 00 02                18179 	.dw	2
      00867E 78                   18180 	.db	120
      00867F 09                   18181 	.sleb128	9
      008680 00 00 AE E4          18182 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      008684 00 00 AE E6          18183 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      008688 00 02                18184 	.dw	2
      00868A 78                   18185 	.db	120
      00868B 08                   18186 	.sleb128	8
      00868C 00 00 AE E2          18187 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      008690 00 00 AE E4          18188 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      008694 00 02                18189 	.dw	2
      008696 78                   18190 	.db	120
      008697 07                   18191 	.sleb128	7
      008698 00 00 AE E0          18192 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      00869C 00 00 AE E2          18193 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      0086A0 00 02                18194 	.dw	2
      0086A2 78                   18195 	.db	120
      0086A3 05                   18196 	.sleb128	5
      0086A4 00 00 AE DE          18197 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      0086A8 00 00 AE E0          18198 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      0086AC 00 02                18199 	.dw	2
      0086AE 78                   18200 	.db	120
      0086AF 04                   18201 	.sleb128	4
      0086B0 00 00 AE D5          18202 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      0086B4 00 00 AE DE          18203 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      0086B8 00 02                18204 	.dw	2
      0086BA 78                   18205 	.db	120
      0086BB 04                   18206 	.sleb128	4
      0086BC 00 00 AE CC          18207 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      0086C0 00 00 AE D5          18208 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      0086C4 00 02                18209 	.dw	2
      0086C6 78                   18210 	.db	120
      0086C7 04                   18211 	.sleb128	4
      0086C8 00 00 AE C3          18212 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      0086CC 00 00 AE CC          18213 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      0086D0 00 02                18214 	.dw	2
      0086D2 78                   18215 	.db	120
      0086D3 04                   18216 	.sleb128	4
      0086D4 00 00 AE BA          18217 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      0086D8 00 00 AE C3          18218 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      0086DC 00 02                18219 	.dw	2
      0086DE 78                   18220 	.db	120
      0086DF 04                   18221 	.sleb128	4
      0086E0 00 00 AE AA          18222 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      0086E4 00 00 AE BA          18223 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      0086E8 00 02                18224 	.dw	2
      0086EA 78                   18225 	.db	120
      0086EB 04                   18226 	.sleb128	4
      0086EC 00 00 AE A8          18227 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)
      0086F0 00 00 AE AA          18228 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      0086F4 00 02                18229 	.dw	2
      0086F6 78                   18230 	.db	120
      0086F7 01                   18231 	.sleb128	1
      0086F8 00 00 00 00          18232 	.dw	0,0
      0086FC 00 00 00 00          18233 	.dw	0,0
      008700 00 00 AE A7          18234 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      008704 00 00 AE A8          18235 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$144)
      008708 00 02                18236 	.dw	2
      00870A 78                   18237 	.db	120
      00870B 01                   18238 	.sleb128	1
      00870C 00 00 AE 44          18239 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      008710 00 00 AE A7          18240 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      008714 00 02                18241 	.dw	2
      008716 78                   18242 	.db	120
      008717 04                   18243 	.sleb128	4
      008718 00 00 AE 3F          18244 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      00871C 00 00 AE 44          18245 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      008720 00 02                18246 	.dw	2
      008722 78                   18247 	.db	120
      008723 0A                   18248 	.sleb128	10
      008724 00 00 AE 3D          18249 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      008728 00 00 AE 3F          18250 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      00872C 00 02                18251 	.dw	2
      00872E 78                   18252 	.db	120
      00872F 09                   18253 	.sleb128	9
      008730 00 00 AE 3B          18254 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      008734 00 00 AE 3D          18255 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      008738 00 02                18256 	.dw	2
      00873A 78                   18257 	.db	120
      00873B 08                   18258 	.sleb128	8
      00873C 00 00 AE 39          18259 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      008740 00 00 AE 3B          18260 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      008744 00 02                18261 	.dw	2
      008746 78                   18262 	.db	120
      008747 07                   18263 	.sleb128	7
      008748 00 00 AE 37          18264 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      00874C 00 00 AE 39          18265 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      008750 00 02                18266 	.dw	2
      008752 78                   18267 	.db	120
      008753 05                   18268 	.sleb128	5
      008754 00 00 AE 2E          18269 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      008758 00 00 AE 37          18270 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      00875C 00 02                18271 	.dw	2
      00875E 78                   18272 	.db	120
      00875F 04                   18273 	.sleb128	4
      008760 00 00 AE 25          18274 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      008764 00 00 AE 2E          18275 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      008768 00 02                18276 	.dw	2
      00876A 78                   18277 	.db	120
      00876B 04                   18278 	.sleb128	4
      00876C 00 00 AE 20          18279 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      008770 00 00 AE 25          18280 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      008774 00 02                18281 	.dw	2
      008776 78                   18282 	.db	120
      008777 0A                   18283 	.sleb128	10
      008778 00 00 AE 1E          18284 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      00877C 00 00 AE 20          18285 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      008780 00 02                18286 	.dw	2
      008782 78                   18287 	.db	120
      008783 09                   18288 	.sleb128	9
      008784 00 00 AE 1C          18289 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      008788 00 00 AE 1E          18290 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      00878C 00 02                18291 	.dw	2
      00878E 78                   18292 	.db	120
      00878F 08                   18293 	.sleb128	8
      008790 00 00 AE 1A          18294 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      008794 00 00 AE 1C          18295 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      008798 00 02                18296 	.dw	2
      00879A 78                   18297 	.db	120
      00879B 07                   18298 	.sleb128	7
      00879C 00 00 AE 18          18299 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      0087A0 00 00 AE 1A          18300 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      0087A4 00 02                18301 	.dw	2
      0087A6 78                   18302 	.db	120
      0087A7 05                   18303 	.sleb128	5
      0087A8 00 00 AE 0F          18304 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      0087AC 00 00 AE 18          18305 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      0087B0 00 02                18306 	.dw	2
      0087B2 78                   18307 	.db	120
      0087B3 04                   18308 	.sleb128	4
      0087B4 00 00 AE 06          18309 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      0087B8 00 00 AE 0F          18310 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      0087BC 00 02                18311 	.dw	2
      0087BE 78                   18312 	.db	120
      0087BF 04                   18313 	.sleb128	4
      0087C0 00 00 AE 01          18314 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      0087C4 00 00 AE 06          18315 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      0087C8 00 02                18316 	.dw	2
      0087CA 78                   18317 	.db	120
      0087CB 0A                   18318 	.sleb128	10
      0087CC 00 00 AD FF          18319 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      0087D0 00 00 AE 01          18320 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      0087D4 00 02                18321 	.dw	2
      0087D6 78                   18322 	.db	120
      0087D7 09                   18323 	.sleb128	9
      0087D8 00 00 AD FD          18324 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      0087DC 00 00 AD FF          18325 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      0087E0 00 02                18326 	.dw	2
      0087E2 78                   18327 	.db	120
      0087E3 08                   18328 	.sleb128	8
      0087E4 00 00 AD FB          18329 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      0087E8 00 00 AD FD          18330 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      0087EC 00 02                18331 	.dw	2
      0087EE 78                   18332 	.db	120
      0087EF 07                   18333 	.sleb128	7
      0087F0 00 00 AD F9          18334 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      0087F4 00 00 AD FB          18335 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      0087F8 00 02                18336 	.dw	2
      0087FA 78                   18337 	.db	120
      0087FB 05                   18338 	.sleb128	5
      0087FC 00 00 AD F7          18339 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      008800 00 00 AD F9          18340 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      008804 00 02                18341 	.dw	2
      008806 78                   18342 	.db	120
      008807 04                   18343 	.sleb128	4
      008808 00 00 AD E7          18344 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      00880C 00 00 AD F7          18345 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      008810 00 02                18346 	.dw	2
      008812 78                   18347 	.db	120
      008813 04                   18348 	.sleb128	4
      008814 00 00 AD E2          18349 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      008818 00 00 AD E7          18350 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      00881C 00 02                18351 	.dw	2
      00881E 78                   18352 	.db	120
      00881F 0A                   18353 	.sleb128	10
      008820 00 00 AD E0          18354 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      008824 00 00 AD E2          18355 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      008828 00 02                18356 	.dw	2
      00882A 78                   18357 	.db	120
      00882B 09                   18358 	.sleb128	9
      00882C 00 00 AD DE          18359 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      008830 00 00 AD E0          18360 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      008834 00 02                18361 	.dw	2
      008836 78                   18362 	.db	120
      008837 08                   18363 	.sleb128	8
      008838 00 00 AD DC          18364 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      00883C 00 00 AD DE          18365 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      008840 00 02                18366 	.dw	2
      008842 78                   18367 	.db	120
      008843 07                   18368 	.sleb128	7
      008844 00 00 AD DA          18369 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      008848 00 00 AD DC          18370 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      00884C 00 02                18371 	.dw	2
      00884E 78                   18372 	.db	120
      00884F 05                   18373 	.sleb128	5
      008850 00 00 AD D8          18374 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      008854 00 00 AD DA          18375 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      008858 00 02                18376 	.dw	2
      00885A 78                   18377 	.db	120
      00885B 04                   18378 	.sleb128	4
      00885C 00 00 AD C8          18379 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      008860 00 00 AD D8          18380 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      008864 00 02                18381 	.dw	2
      008866 78                   18382 	.db	120
      008867 04                   18383 	.sleb128	4
      008868 00 00 AD C3          18384 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      00886C 00 00 AD C8          18385 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      008870 00 02                18386 	.dw	2
      008872 78                   18387 	.db	120
      008873 0A                   18388 	.sleb128	10
      008874 00 00 AD C1          18389 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      008878 00 00 AD C3          18390 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      00887C 00 02                18391 	.dw	2
      00887E 78                   18392 	.db	120
      00887F 09                   18393 	.sleb128	9
      008880 00 00 AD BF          18394 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      008884 00 00 AD C1          18395 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      008888 00 02                18396 	.dw	2
      00888A 78                   18397 	.db	120
      00888B 08                   18398 	.sleb128	8
      00888C 00 00 AD BD          18399 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      008890 00 00 AD BF          18400 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      008894 00 02                18401 	.dw	2
      008896 78                   18402 	.db	120
      008897 07                   18403 	.sleb128	7
      008898 00 00 AD BB          18404 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      00889C 00 00 AD BD          18405 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      0088A0 00 02                18406 	.dw	2
      0088A2 78                   18407 	.db	120
      0088A3 05                   18408 	.sleb128	5
      0088A4 00 00 AD B9          18409 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      0088A8 00 00 AD BB          18410 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      0088AC 00 02                18411 	.dw	2
      0088AE 78                   18412 	.db	120
      0088AF 04                   18413 	.sleb128	4
      0088B0 00 00 AD A9          18414 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      0088B4 00 00 AD B9          18415 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      0088B8 00 02                18416 	.dw	2
      0088BA 78                   18417 	.db	120
      0088BB 04                   18418 	.sleb128	4
      0088BC 00 00 AD A4          18419 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      0088C0 00 00 AD A9          18420 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      0088C4 00 02                18421 	.dw	2
      0088C6 78                   18422 	.db	120
      0088C7 0A                   18423 	.sleb128	10
      0088C8 00 00 AD A2          18424 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      0088CC 00 00 AD A4          18425 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      0088D0 00 02                18426 	.dw	2
      0088D2 78                   18427 	.db	120
      0088D3 09                   18428 	.sleb128	9
      0088D4 00 00 AD A0          18429 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      0088D8 00 00 AD A2          18430 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      0088DC 00 02                18431 	.dw	2
      0088DE 78                   18432 	.db	120
      0088DF 08                   18433 	.sleb128	8
      0088E0 00 00 AD 9E          18434 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      0088E4 00 00 AD A0          18435 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      0088E8 00 02                18436 	.dw	2
      0088EA 78                   18437 	.db	120
      0088EB 07                   18438 	.sleb128	7
      0088EC 00 00 AD 9C          18439 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      0088F0 00 00 AD 9E          18440 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      0088F4 00 02                18441 	.dw	2
      0088F6 78                   18442 	.db	120
      0088F7 05                   18443 	.sleb128	5
      0088F8 00 00 AD 9A          18444 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      0088FC 00 00 AD 9C          18445 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      008900 00 02                18446 	.dw	2
      008902 78                   18447 	.db	120
      008903 04                   18448 	.sleb128	4
      008904 00 00 AD 8A          18449 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      008908 00 00 AD 9A          18450 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      00890C 00 02                18451 	.dw	2
      00890E 78                   18452 	.db	120
      00890F 04                   18453 	.sleb128	4
      008910 00 00 AD 85          18454 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      008914 00 00 AD 8A          18455 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      008918 00 02                18456 	.dw	2
      00891A 78                   18457 	.db	120
      00891B 0A                   18458 	.sleb128	10
      00891C 00 00 AD 83          18459 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      008920 00 00 AD 85          18460 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      008924 00 02                18461 	.dw	2
      008926 78                   18462 	.db	120
      008927 09                   18463 	.sleb128	9
      008928 00 00 AD 81          18464 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      00892C 00 00 AD 83          18465 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      008930 00 02                18466 	.dw	2
      008932 78                   18467 	.db	120
      008933 08                   18468 	.sleb128	8
      008934 00 00 AD 7F          18469 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      008938 00 00 AD 81          18470 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      00893C 00 02                18471 	.dw	2
      00893E 78                   18472 	.db	120
      00893F 07                   18473 	.sleb128	7
      008940 00 00 AD 7D          18474 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      008944 00 00 AD 7F          18475 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      008948 00 02                18476 	.dw	2
      00894A 78                   18477 	.db	120
      00894B 05                   18478 	.sleb128	5
      00894C 00 00 AD 7B          18479 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      008950 00 00 AD 7D          18480 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      008954 00 02                18481 	.dw	2
      008956 78                   18482 	.db	120
      008957 04                   18483 	.sleb128	4
      008958 00 00 AD 72          18484 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      00895C 00 00 AD 7B          18485 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      008960 00 02                18486 	.dw	2
      008962 78                   18487 	.db	120
      008963 04                   18488 	.sleb128	4
      008964 00 00 AD 69          18489 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      008968 00 00 AD 72          18490 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      00896C 00 02                18491 	.dw	2
      00896E 78                   18492 	.db	120
      00896F 04                   18493 	.sleb128	4
      008970 00 00 AD 60          18494 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      008974 00 00 AD 69          18495 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      008978 00 02                18496 	.dw	2
      00897A 78                   18497 	.db	120
      00897B 04                   18498 	.sleb128	4
      00897C 00 00 AD 57          18499 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      008980 00 00 AD 60          18500 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      008984 00 02                18501 	.dw	2
      008986 78                   18502 	.db	120
      008987 04                   18503 	.sleb128	4
      008988 00 00 AD 47          18504 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      00898C 00 00 AD 57          18505 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      008990 00 02                18506 	.dw	2
      008992 78                   18507 	.db	120
      008993 04                   18508 	.sleb128	4
      008994 00 00 AD 45          18509 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)
      008998 00 00 AD 47          18510 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      00899C 00 02                18511 	.dw	2
      00899E 78                   18512 	.db	120
      00899F 01                   18513 	.sleb128	1
      0089A0 00 00 00 00          18514 	.dw	0,0
      0089A4 00 00 00 00          18515 	.dw	0,0
      0089A8 00 00 AD 1E          18516 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      0089AC 00 00 AD 45          18517 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$65)
      0089B0 00 02                18518 	.dw	2
      0089B2 78                   18519 	.db	120
      0089B3 01                   18520 	.sleb128	1
      0089B4 00 00 AD 19          18521 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      0089B8 00 00 AD 1E          18522 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      0089BC 00 02                18523 	.dw	2
      0089BE 78                   18524 	.db	120
      0089BF 07                   18525 	.sleb128	7
      0089C0 00 00 AD 17          18526 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      0089C4 00 00 AD 19          18527 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      0089C8 00 02                18528 	.dw	2
      0089CA 78                   18529 	.db	120
      0089CB 06                   18530 	.sleb128	6
      0089CC 00 00 AD 15          18531 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      0089D0 00 00 AD 17          18532 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      0089D4 00 02                18533 	.dw	2
      0089D6 78                   18534 	.db	120
      0089D7 05                   18535 	.sleb128	5
      0089D8 00 00 AD 13          18536 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      0089DC 00 00 AD 15          18537 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      0089E0 00 02                18538 	.dw	2
      0089E2 78                   18539 	.db	120
      0089E3 04                   18540 	.sleb128	4
      0089E4 00 00 AD 11          18541 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      0089E8 00 00 AD 13          18542 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      0089EC 00 02                18543 	.dw	2
      0089EE 78                   18544 	.db	120
      0089EF 02                   18545 	.sleb128	2
      0089F0 00 00 AD 0F          18546 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      0089F4 00 00 AD 11          18547 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      0089F8 00 02                18548 	.dw	2
      0089FA 78                   18549 	.db	120
      0089FB 01                   18550 	.sleb128	1
      0089FC 00 00 AD 06          18551 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      008A00 00 00 AD 0F          18552 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      008A04 00 02                18553 	.dw	2
      008A06 78                   18554 	.db	120
      008A07 01                   18555 	.sleb128	1
      008A08 00 00 AC FD          18556 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      008A0C 00 00 AD 06          18557 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      008A10 00 02                18558 	.dw	2
      008A12 78                   18559 	.db	120
      008A13 01                   18560 	.sleb128	1
      008A14 00 00 AC F4          18561 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      008A18 00 00 AC FD          18562 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      008A1C 00 02                18563 	.dw	2
      008A1E 78                   18564 	.db	120
      008A1F 01                   18565 	.sleb128	1
      008A20 00 00 AC E4          18566 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)
      008A24 00 00 AC F4          18567 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      008A28 00 02                18568 	.dw	2
      008A2A 78                   18569 	.db	120
      008A2B 01                   18570 	.sleb128	1
      008A2C 00 00 00 00          18571 	.dw	0,0
      008A30 00 00 00 00          18572 	.dw	0,0
      008A34 00 00 AC 4B          18573 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)
      008A38 00 00 AC E4          18574 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$42)
      008A3C 00 02                18575 	.dw	2
      008A3E 78                   18576 	.db	120
      008A3F 01                   18577 	.sleb128	1
      008A40 00 00 00 00          18578 	.dw	0,0
      008A44 00 00 00 00          18579 	.dw	0,0
                                  18580 
                                  18581 	.area .debug_abbrev (NOLOAD)
      0007C9                      18582 Ldebug_abbrev:
      0007C9 04                   18583 	.uleb128	4
      0007CA 05                   18584 	.uleb128	5
      0007CB 00                   18585 	.db	0
      0007CC 02                   18586 	.uleb128	2
      0007CD 0A                   18587 	.uleb128	10
      0007CE 03                   18588 	.uleb128	3
      0007CF 08                   18589 	.uleb128	8
      0007D0 49                   18590 	.uleb128	73
      0007D1 13                   18591 	.uleb128	19
      0007D2 00                   18592 	.uleb128	0
      0007D3 00                   18593 	.uleb128	0
      0007D4 0C                   18594 	.uleb128	12
      0007D5 01                   18595 	.uleb128	1
      0007D6 01                   18596 	.db	1
      0007D7 01                   18597 	.uleb128	1
      0007D8 13                   18598 	.uleb128	19
      0007D9 0B                   18599 	.uleb128	11
      0007DA 0B                   18600 	.uleb128	11
      0007DB 49                   18601 	.uleb128	73
      0007DC 13                   18602 	.uleb128	19
      0007DD 00                   18603 	.uleb128	0
      0007DE 00                   18604 	.uleb128	0
      0007DF 03                   18605 	.uleb128	3
      0007E0 2E                   18606 	.uleb128	46
      0007E1 01                   18607 	.db	1
      0007E2 01                   18608 	.uleb128	1
      0007E3 13                   18609 	.uleb128	19
      0007E4 03                   18610 	.uleb128	3
      0007E5 08                   18611 	.uleb128	8
      0007E6 11                   18612 	.uleb128	17
      0007E7 01                   18613 	.uleb128	1
      0007E8 12                   18614 	.uleb128	18
      0007E9 01                   18615 	.uleb128	1
      0007EA 3F                   18616 	.uleb128	63
      0007EB 0C                   18617 	.uleb128	12
      0007EC 40                   18618 	.uleb128	64
      0007ED 06                   18619 	.uleb128	6
      0007EE 00                   18620 	.uleb128	0
      0007EF 00                   18621 	.uleb128	0
      0007F0 07                   18622 	.uleb128	7
      0007F1 34                   18623 	.uleb128	52
      0007F2 00                   18624 	.db	0
      0007F3 02                   18625 	.uleb128	2
      0007F4 0A                   18626 	.uleb128	10
      0007F5 03                   18627 	.uleb128	3
      0007F6 08                   18628 	.uleb128	8
      0007F7 49                   18629 	.uleb128	73
      0007F8 13                   18630 	.uleb128	19
      0007F9 00                   18631 	.uleb128	0
      0007FA 00                   18632 	.uleb128	0
      0007FB 0A                   18633 	.uleb128	10
      0007FC 2E                   18634 	.uleb128	46
      0007FD 01                   18635 	.db	1
      0007FE 01                   18636 	.uleb128	1
      0007FF 13                   18637 	.uleb128	19
      000800 03                   18638 	.uleb128	3
      000801 08                   18639 	.uleb128	8
      000802 11                   18640 	.uleb128	17
      000803 01                   18641 	.uleb128	1
      000804 12                   18642 	.uleb128	18
      000805 01                   18643 	.uleb128	1
      000806 3F                   18644 	.uleb128	63
      000807 0C                   18645 	.uleb128	12
      000808 40                   18646 	.uleb128	64
      000809 06                   18647 	.uleb128	6
      00080A 49                   18648 	.uleb128	73
      00080B 13                   18649 	.uleb128	19
      00080C 00                   18650 	.uleb128	0
      00080D 00                   18651 	.uleb128	0
      00080E 0B                   18652 	.uleb128	11
      00080F 26                   18653 	.uleb128	38
      000810 00                   18654 	.db	0
      000811 49                   18655 	.uleb128	73
      000812 13                   18656 	.uleb128	19
      000813 00                   18657 	.uleb128	0
      000814 00                   18658 	.uleb128	0
      000815 09                   18659 	.uleb128	9
      000816 0B                   18660 	.uleb128	11
      000817 01                   18661 	.db	1
      000818 11                   18662 	.uleb128	17
      000819 01                   18663 	.uleb128	1
      00081A 00                   18664 	.uleb128	0
      00081B 00                   18665 	.uleb128	0
      00081C 01                   18666 	.uleb128	1
      00081D 11                   18667 	.uleb128	17
      00081E 01                   18668 	.db	1
      00081F 03                   18669 	.uleb128	3
      000820 08                   18670 	.uleb128	8
      000821 10                   18671 	.uleb128	16
      000822 06                   18672 	.uleb128	6
      000823 13                   18673 	.uleb128	19
      000824 0B                   18674 	.uleb128	11
      000825 25                   18675 	.uleb128	37
      000826 08                   18676 	.uleb128	8
      000827 00                   18677 	.uleb128	0
      000828 00                   18678 	.uleb128	0
      000829 06                   18679 	.uleb128	6
      00082A 0B                   18680 	.uleb128	11
      00082B 00                   18681 	.db	0
      00082C 11                   18682 	.uleb128	17
      00082D 01                   18683 	.uleb128	1
      00082E 12                   18684 	.uleb128	18
      00082F 01                   18685 	.uleb128	1
      000830 00                   18686 	.uleb128	0
      000831 00                   18687 	.uleb128	0
      000832 08                   18688 	.uleb128	8
      000833 0B                   18689 	.uleb128	11
      000834 01                   18690 	.db	1
      000835 01                   18691 	.uleb128	1
      000836 13                   18692 	.uleb128	19
      000837 11                   18693 	.uleb128	17
      000838 01                   18694 	.uleb128	1
      000839 00                   18695 	.uleb128	0
      00083A 00                   18696 	.uleb128	0
      00083B 02                   18697 	.uleb128	2
      00083C 2E                   18698 	.uleb128	46
      00083D 00                   18699 	.db	0
      00083E 03                   18700 	.uleb128	3
      00083F 08                   18701 	.uleb128	8
      000840 11                   18702 	.uleb128	17
      000841 01                   18703 	.uleb128	1
      000842 12                   18704 	.uleb128	18
      000843 01                   18705 	.uleb128	1
      000844 3F                   18706 	.uleb128	63
      000845 0C                   18707 	.uleb128	12
      000846 40                   18708 	.uleb128	64
      000847 06                   18709 	.uleb128	6
      000848 00                   18710 	.uleb128	0
      000849 00                   18711 	.uleb128	0
      00084A 0D                   18712 	.uleb128	13
      00084B 21                   18713 	.uleb128	33
      00084C 00                   18714 	.db	0
      00084D 2F                   18715 	.uleb128	47
      00084E 0B                   18716 	.uleb128	11
      00084F 00                   18717 	.uleb128	0
      000850 00                   18718 	.uleb128	0
      000851 05                   18719 	.uleb128	5
      000852 24                   18720 	.uleb128	36
      000853 00                   18721 	.db	0
      000854 03                   18722 	.uleb128	3
      000855 08                   18723 	.uleb128	8
      000856 0B                   18724 	.uleb128	11
      000857 0B                   18725 	.uleb128	11
      000858 3E                   18726 	.uleb128	62
      000859 0B                   18727 	.uleb128	11
      00085A 00                   18728 	.uleb128	0
      00085B 00                   18729 	.uleb128	0
      00085C 00                   18730 	.uleb128	0
                                  18731 
                                  18732 	.area .debug_info (NOLOAD)
      0039B8 00 00 1D 69          18733 	.dw	0,Ldebug_info_end-Ldebug_info_start
      0039BC                      18734 Ldebug_info_start:
      0039BC 00 02                18735 	.dw	2
      0039BE 00 00 07 C9          18736 	.dw	0,(Ldebug_abbrev)
      0039C2 04                   18737 	.db	4
      0039C3 01                   18738 	.uleb128	1
      0039C4 2E 2E 2F 53 50 4C 2F 18739 	.ascii "../SPL/src/stm8s_tim1.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 31
             2E 63
      0039DB 00                   18740 	.db	0
      0039DC 00 00 2B C1          18741 	.dw	0,(Ldebug_line_start+-4)
      0039E0 01                   18742 	.db	1
      0039E1 53 44 43 43 20 76 65 18743 	.ascii "SDCC version 4.1.0 #12072"
             72 73 69 6F 6E 20 34
             2E 31 2E 30 20 23 31
             32 30 37 32
      0039FA 00                   18744 	.db	0
      0039FB 02                   18745 	.uleb128	2
      0039FC 54 49 4D 31 5F 44 65 18746 	.ascii "TIM1_DeInit"
             49 6E 69 74
      003A07 00                   18747 	.db	0
      003A08 00 00 AC 4B          18748 	.dw	0,(_TIM1_DeInit)
      003A0C 00 00 AC E4          18749 	.dw	0,(XG$TIM1_DeInit$0$0+1)
      003A10 01                   18750 	.db	1
      003A11 00 00 8A 34          18751 	.dw	0,(Ldebug_loc_start+12760)
      003A15 03                   18752 	.uleb128	3
      003A16 00 00 00 E5          18753 	.dw	0,229
      003A1A 54 49 4D 31 5F 54 69 18754 	.ascii "TIM1_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      003A2B 00                   18755 	.db	0
      003A2C 00 00 AC E4          18756 	.dw	0,(_TIM1_TimeBaseInit)
      003A30 00 00 AD 45          18757 	.dw	0,(XG$TIM1_TimeBaseInit$0$0+1)
      003A34 01                   18758 	.db	1
      003A35 00 00 89 A8          18759 	.dw	0,(Ldebug_loc_start+12620)
      003A39 04                   18760 	.uleb128	4
      003A3A 02                   18761 	.db	2
      003A3B 91                   18762 	.db	145
      003A3C 02                   18763 	.sleb128	2
      003A3D 54 49 4D 31 5F 50 72 18764 	.ascii "TIM1_Prescaler"
             65 73 63 61 6C 65 72
      003A4B 00                   18765 	.db	0
      003A4C 00 00 00 E5          18766 	.dw	0,229
      003A50 04                   18767 	.uleb128	4
      003A51 02                   18768 	.db	2
      003A52 91                   18769 	.db	145
      003A53 04                   18770 	.sleb128	4
      003A54 54 49 4D 31 5F 43 6F 18771 	.ascii "TIM1_CounterMode"
             75 6E 74 65 72 4D 6F
             64 65
      003A64 00                   18772 	.db	0
      003A65 00 00 00 F5          18773 	.dw	0,245
      003A69 04                   18774 	.uleb128	4
      003A6A 02                   18775 	.db	2
      003A6B 91                   18776 	.db	145
      003A6C 05                   18777 	.sleb128	5
      003A6D 54 49 4D 31 5F 50 65 18778 	.ascii "TIM1_Period"
             72 69 6F 64
      003A78 00                   18779 	.db	0
      003A79 00 00 00 E5          18780 	.dw	0,229
      003A7D 04                   18781 	.uleb128	4
      003A7E 02                   18782 	.db	2
      003A7F 91                   18783 	.db	145
      003A80 07                   18784 	.sleb128	7
      003A81 54 49 4D 31 5F 52 65 18785 	.ascii "TIM1_RepetitionCounter"
             70 65 74 69 74 69 6F
             6E 43 6F 75 6E 74 65
             72
      003A97 00                   18786 	.db	0
      003A98 00 00 00 F5          18787 	.dw	0,245
      003A9C 00                   18788 	.uleb128	0
      003A9D 05                   18789 	.uleb128	5
      003A9E 75 6E 73 69 67 6E 65 18790 	.ascii "unsigned int"
             64 20 69 6E 74
      003AAA 00                   18791 	.db	0
      003AAB 02                   18792 	.db	2
      003AAC 07                   18793 	.db	7
      003AAD 05                   18794 	.uleb128	5
      003AAE 75 6E 73 69 67 6E 65 18795 	.ascii "unsigned char"
             64 20 63 68 61 72
      003ABB 00                   18796 	.db	0
      003ABC 01                   18797 	.db	1
      003ABD 08                   18798 	.db	8
      003ABE 03                   18799 	.uleb128	3
      003ABF 00 00 01 E4          18800 	.dw	0,484
      003AC3 54 49 4D 31 5F 4F 43 18801 	.ascii "TIM1_OC1Init"
             31 49 6E 69 74
      003ACF 00                   18802 	.db	0
      003AD0 00 00 AD 45          18803 	.dw	0,(_TIM1_OC1Init)
      003AD4 00 00 AE A8          18804 	.dw	0,(XG$TIM1_OC1Init$0$0+1)
      003AD8 01                   18805 	.db	1
      003AD9 00 00 87 00          18806 	.dw	0,(Ldebug_loc_start+11940)
      003ADD 04                   18807 	.uleb128	4
      003ADE 02                   18808 	.db	2
      003ADF 91                   18809 	.db	145
      003AE0 02                   18810 	.sleb128	2
      003AE1 54 49 4D 31 5F 4F 43 18811 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      003AEC 00                   18812 	.db	0
      003AED 00 00 00 F5          18813 	.dw	0,245
      003AF1 04                   18814 	.uleb128	4
      003AF2 02                   18815 	.db	2
      003AF3 91                   18816 	.db	145
      003AF4 03                   18817 	.sleb128	3
      003AF5 54 49 4D 31 5F 4F 75 18818 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      003B05 00                   18819 	.db	0
      003B06 00 00 00 F5          18820 	.dw	0,245
      003B0A 04                   18821 	.uleb128	4
      003B0B 02                   18822 	.db	2
      003B0C 91                   18823 	.db	145
      003B0D 04                   18824 	.sleb128	4
      003B0E 54 49 4D 31 5F 4F 75 18825 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      003B1F 00                   18826 	.db	0
      003B20 00 00 00 F5          18827 	.dw	0,245
      003B24 04                   18828 	.uleb128	4
      003B25 02                   18829 	.db	2
      003B26 91                   18830 	.db	145
      003B27 05                   18831 	.sleb128	5
      003B28 54 49 4D 31 5F 50 75 18832 	.ascii "TIM1_Pulse"
             6C 73 65
      003B32 00                   18833 	.db	0
      003B33 00 00 00 E5          18834 	.dw	0,229
      003B37 04                   18835 	.uleb128	4
      003B38 02                   18836 	.db	2
      003B39 91                   18837 	.db	145
      003B3A 07                   18838 	.sleb128	7
      003B3B 54 49 4D 31 5F 4F 43 18839 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      003B4A 00                   18840 	.db	0
      003B4B 00 00 00 F5          18841 	.dw	0,245
      003B4F 04                   18842 	.uleb128	4
      003B50 02                   18843 	.db	2
      003B51 91                   18844 	.db	145
      003B52 08                   18845 	.sleb128	8
      003B53 54 49 4D 31 5F 4F 43 18846 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      003B63 00                   18847 	.db	0
      003B64 00 00 00 F5          18848 	.dw	0,245
      003B68 04                   18849 	.uleb128	4
      003B69 02                   18850 	.db	2
      003B6A 91                   18851 	.db	145
      003B6B 09                   18852 	.sleb128	9
      003B6C 54 49 4D 31 5F 4F 43 18853 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      003B7C 00                   18854 	.db	0
      003B7D 00 00 00 F5          18855 	.dw	0,245
      003B81 04                   18856 	.uleb128	4
      003B82 02                   18857 	.db	2
      003B83 91                   18858 	.db	145
      003B84 0A                   18859 	.sleb128	10
      003B85 54 49 4D 31 5F 4F 43 18860 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      003B96 00                   18861 	.db	0
      003B97 00 00 00 F5          18862 	.dw	0,245
      003B9B 00                   18863 	.uleb128	0
      003B9C 03                   18864 	.uleb128	3
      003B9D 00 00 02 C2          18865 	.dw	0,706
      003BA1 54 49 4D 31 5F 4F 43 18866 	.ascii "TIM1_OC2Init"
             32 49 6E 69 74
      003BAD 00                   18867 	.db	0
      003BAE 00 00 AE A8          18868 	.dw	0,(_TIM1_OC2Init)
      003BB2 00 00 B0 0B          18869 	.dw	0,(XG$TIM1_OC2Init$0$0+1)
      003BB6 01                   18870 	.db	1
      003BB7 00 00 84 58          18871 	.dw	0,(Ldebug_loc_start+11260)
      003BBB 04                   18872 	.uleb128	4
      003BBC 02                   18873 	.db	2
      003BBD 91                   18874 	.db	145
      003BBE 02                   18875 	.sleb128	2
      003BBF 54 49 4D 31 5F 4F 43 18876 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      003BCA 00                   18877 	.db	0
      003BCB 00 00 00 F5          18878 	.dw	0,245
      003BCF 04                   18879 	.uleb128	4
      003BD0 02                   18880 	.db	2
      003BD1 91                   18881 	.db	145
      003BD2 03                   18882 	.sleb128	3
      003BD3 54 49 4D 31 5F 4F 75 18883 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      003BE3 00                   18884 	.db	0
      003BE4 00 00 00 F5          18885 	.dw	0,245
      003BE8 04                   18886 	.uleb128	4
      003BE9 02                   18887 	.db	2
      003BEA 91                   18888 	.db	145
      003BEB 04                   18889 	.sleb128	4
      003BEC 54 49 4D 31 5F 4F 75 18890 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      003BFD 00                   18891 	.db	0
      003BFE 00 00 00 F5          18892 	.dw	0,245
      003C02 04                   18893 	.uleb128	4
      003C03 02                   18894 	.db	2
      003C04 91                   18895 	.db	145
      003C05 05                   18896 	.sleb128	5
      003C06 54 49 4D 31 5F 50 75 18897 	.ascii "TIM1_Pulse"
             6C 73 65
      003C10 00                   18898 	.db	0
      003C11 00 00 00 E5          18899 	.dw	0,229
      003C15 04                   18900 	.uleb128	4
      003C16 02                   18901 	.db	2
      003C17 91                   18902 	.db	145
      003C18 07                   18903 	.sleb128	7
      003C19 54 49 4D 31 5F 4F 43 18904 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      003C28 00                   18905 	.db	0
      003C29 00 00 00 F5          18906 	.dw	0,245
      003C2D 04                   18907 	.uleb128	4
      003C2E 02                   18908 	.db	2
      003C2F 91                   18909 	.db	145
      003C30 08                   18910 	.sleb128	8
      003C31 54 49 4D 31 5F 4F 43 18911 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      003C41 00                   18912 	.db	0
      003C42 00 00 00 F5          18913 	.dw	0,245
      003C46 04                   18914 	.uleb128	4
      003C47 02                   18915 	.db	2
      003C48 91                   18916 	.db	145
      003C49 09                   18917 	.sleb128	9
      003C4A 54 49 4D 31 5F 4F 43 18918 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      003C5A 00                   18919 	.db	0
      003C5B 00 00 00 F5          18920 	.dw	0,245
      003C5F 04                   18921 	.uleb128	4
      003C60 02                   18922 	.db	2
      003C61 91                   18923 	.db	145
      003C62 0A                   18924 	.sleb128	10
      003C63 54 49 4D 31 5F 4F 43 18925 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      003C74 00                   18926 	.db	0
      003C75 00 00 00 F5          18927 	.dw	0,245
      003C79 00                   18928 	.uleb128	0
      003C7A 03                   18929 	.uleb128	3
      003C7B 00 00 03 A0          18930 	.dw	0,928
      003C7F 54 49 4D 31 5F 4F 43 18931 	.ascii "TIM1_OC3Init"
             33 49 6E 69 74
      003C8B 00                   18932 	.db	0
      003C8C 00 00 B0 0B          18933 	.dw	0,(_TIM1_OC3Init)
      003C90 00 00 B1 6E          18934 	.dw	0,(XG$TIM1_OC3Init$0$0+1)
      003C94 01                   18935 	.db	1
      003C95 00 00 81 B0          18936 	.dw	0,(Ldebug_loc_start+10580)
      003C99 04                   18937 	.uleb128	4
      003C9A 02                   18938 	.db	2
      003C9B 91                   18939 	.db	145
      003C9C 02                   18940 	.sleb128	2
      003C9D 54 49 4D 31 5F 4F 43 18941 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      003CA8 00                   18942 	.db	0
      003CA9 00 00 00 F5          18943 	.dw	0,245
      003CAD 04                   18944 	.uleb128	4
      003CAE 02                   18945 	.db	2
      003CAF 91                   18946 	.db	145
      003CB0 03                   18947 	.sleb128	3
      003CB1 54 49 4D 31 5F 4F 75 18948 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      003CC1 00                   18949 	.db	0
      003CC2 00 00 00 F5          18950 	.dw	0,245
      003CC6 04                   18951 	.uleb128	4
      003CC7 02                   18952 	.db	2
      003CC8 91                   18953 	.db	145
      003CC9 04                   18954 	.sleb128	4
      003CCA 54 49 4D 31 5F 4F 75 18955 	.ascii "TIM1_OutputNState"
             74 70 75 74 4E 53 74
             61 74 65
      003CDB 00                   18956 	.db	0
      003CDC 00 00 00 F5          18957 	.dw	0,245
      003CE0 04                   18958 	.uleb128	4
      003CE1 02                   18959 	.db	2
      003CE2 91                   18960 	.db	145
      003CE3 05                   18961 	.sleb128	5
      003CE4 54 49 4D 31 5F 50 75 18962 	.ascii "TIM1_Pulse"
             6C 73 65
      003CEE 00                   18963 	.db	0
      003CEF 00 00 00 E5          18964 	.dw	0,229
      003CF3 04                   18965 	.uleb128	4
      003CF4 02                   18966 	.db	2
      003CF5 91                   18967 	.db	145
      003CF6 07                   18968 	.sleb128	7
      003CF7 54 49 4D 31 5F 4F 43 18969 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      003D06 00                   18970 	.db	0
      003D07 00 00 00 F5          18971 	.dw	0,245
      003D0B 04                   18972 	.uleb128	4
      003D0C 02                   18973 	.db	2
      003D0D 91                   18974 	.db	145
      003D0E 08                   18975 	.sleb128	8
      003D0F 54 49 4D 31 5F 4F 43 18976 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      003D1F 00                   18977 	.db	0
      003D20 00 00 00 F5          18978 	.dw	0,245
      003D24 04                   18979 	.uleb128	4
      003D25 02                   18980 	.db	2
      003D26 91                   18981 	.db	145
      003D27 09                   18982 	.sleb128	9
      003D28 54 49 4D 31 5F 4F 43 18983 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      003D38 00                   18984 	.db	0
      003D39 00 00 00 F5          18985 	.dw	0,245
      003D3D 04                   18986 	.uleb128	4
      003D3E 02                   18987 	.db	2
      003D3F 91                   18988 	.db	145
      003D40 0A                   18989 	.sleb128	10
      003D41 54 49 4D 31 5F 4F 43 18990 	.ascii "TIM1_OCNIdleState"
             4E 49 64 6C 65 53 74
             61 74 65
      003D52 00                   18991 	.db	0
      003D53 00 00 00 F5          18992 	.dw	0,245
      003D57 00                   18993 	.uleb128	0
      003D58 03                   18994 	.uleb128	3
      003D59 00 00 04 43          18995 	.dw	0,1091
      003D5D 54 49 4D 31 5F 4F 43 18996 	.ascii "TIM1_OC4Init"
             34 49 6E 69 74
      003D69 00                   18997 	.db	0
      003D6A 00 00 B1 6E          18998 	.dw	0,(_TIM1_OC4Init)
      003D6E 00 00 B2 5B          18999 	.dw	0,(XG$TIM1_OC4Init$0$0+1)
      003D72 01                   19000 	.db	1
      003D73 00 00 80 04          19001 	.dw	0,(Ldebug_loc_start+10152)
      003D77 04                   19002 	.uleb128	4
      003D78 02                   19003 	.db	2
      003D79 91                   19004 	.db	145
      003D7A 02                   19005 	.sleb128	2
      003D7B 54 49 4D 31 5F 4F 43 19006 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      003D86 00                   19007 	.db	0
      003D87 00 00 00 F5          19008 	.dw	0,245
      003D8B 04                   19009 	.uleb128	4
      003D8C 02                   19010 	.db	2
      003D8D 91                   19011 	.db	145
      003D8E 03                   19012 	.sleb128	3
      003D8F 54 49 4D 31 5F 4F 75 19013 	.ascii "TIM1_OutputState"
             74 70 75 74 53 74 61
             74 65
      003D9F 00                   19014 	.db	0
      003DA0 00 00 00 F5          19015 	.dw	0,245
      003DA4 04                   19016 	.uleb128	4
      003DA5 02                   19017 	.db	2
      003DA6 91                   19018 	.db	145
      003DA7 04                   19019 	.sleb128	4
      003DA8 54 49 4D 31 5F 50 75 19020 	.ascii "TIM1_Pulse"
             6C 73 65
      003DB2 00                   19021 	.db	0
      003DB3 00 00 00 E5          19022 	.dw	0,229
      003DB7 04                   19023 	.uleb128	4
      003DB8 02                   19024 	.db	2
      003DB9 91                   19025 	.db	145
      003DBA 06                   19026 	.sleb128	6
      003DBB 54 49 4D 31 5F 4F 43 19027 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      003DCA 00                   19028 	.db	0
      003DCB 00 00 00 F5          19029 	.dw	0,245
      003DCF 04                   19030 	.uleb128	4
      003DD0 02                   19031 	.db	2
      003DD1 91                   19032 	.db	145
      003DD2 07                   19033 	.sleb128	7
      003DD3 54 49 4D 31 5F 4F 43 19034 	.ascii "TIM1_OCIdleState"
             49 64 6C 65 53 74 61
             74 65
      003DE3 00                   19035 	.db	0
      003DE4 00 00 00 F5          19036 	.dw	0,245
      003DE8 06                   19037 	.uleb128	6
      003DE9 00 00 B2 41          19038 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$348)
      003DED 00 00 B2 46          19039 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$350)
      003DF1 06                   19040 	.uleb128	6
      003DF2 00 00 B2 49          19041 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$351)
      003DF6 00 00 B2 4E          19042 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$353)
      003DFA 00                   19043 	.uleb128	0
      003DFB 03                   19044 	.uleb128	3
      003DFC 00 00 04 F5          19045 	.dw	0,1269
      003E00 54 49 4D 31 5F 42 44 19046 	.ascii "TIM1_BDTRConfig"
             54 52 43 6F 6E 66 69
             67
      003E0F 00                   19047 	.db	0
      003E10 00 00 B2 5B          19048 	.dw	0,(_TIM1_BDTRConfig)
      003E14 00 00 B3 21          19049 	.dw	0,(XG$TIM1_BDTRConfig$0$0+1)
      003E18 01                   19050 	.db	1
      003E19 00 00 7E 1C          19051 	.dw	0,(Ldebug_loc_start+9664)
      003E1D 04                   19052 	.uleb128	4
      003E1E 02                   19053 	.db	2
      003E1F 91                   19054 	.db	145
      003E20 02                   19055 	.sleb128	2
      003E21 54 49 4D 31 5F 4F 53 19056 	.ascii "TIM1_OSSIState"
             53 49 53 74 61 74 65
      003E2F 00                   19057 	.db	0
      003E30 00 00 00 F5          19058 	.dw	0,245
      003E34 04                   19059 	.uleb128	4
      003E35 02                   19060 	.db	2
      003E36 91                   19061 	.db	145
      003E37 03                   19062 	.sleb128	3
      003E38 54 49 4D 31 5F 4C 6F 19063 	.ascii "TIM1_LockLevel"
             63 6B 4C 65 76 65 6C
      003E46 00                   19064 	.db	0
      003E47 00 00 00 F5          19065 	.dw	0,245
      003E4B 04                   19066 	.uleb128	4
      003E4C 02                   19067 	.db	2
      003E4D 91                   19068 	.db	145
      003E4E 04                   19069 	.sleb128	4
      003E4F 54 49 4D 31 5F 44 65 19070 	.ascii "TIM1_DeadTime"
             61 64 54 69 6D 65
      003E5C 00                   19071 	.db	0
      003E5D 00 00 00 F5          19072 	.dw	0,245
      003E61 04                   19073 	.uleb128	4
      003E62 02                   19074 	.db	2
      003E63 91                   19075 	.db	145
      003E64 05                   19076 	.sleb128	5
      003E65 54 49 4D 31 5F 42 72 19077 	.ascii "TIM1_Break"
             65 61 6B
      003E6F 00                   19078 	.db	0
      003E70 00 00 00 F5          19079 	.dw	0,245
      003E74 04                   19080 	.uleb128	4
      003E75 02                   19081 	.db	2
      003E76 91                   19082 	.db	145
      003E77 06                   19083 	.sleb128	6
      003E78 54 49 4D 31 5F 42 72 19084 	.ascii "TIM1_BreakPolarity"
             65 61 6B 50 6F 6C 61
             72 69 74 79
      003E8A 00                   19085 	.db	0
      003E8B 00 00 00 F5          19086 	.dw	0,245
      003E8F 04                   19087 	.uleb128	4
      003E90 02                   19088 	.db	2
      003E91 91                   19089 	.db	145
      003E92 07                   19090 	.sleb128	7
      003E93 54 49 4D 31 5F 41 75 19091 	.ascii "TIM1_AutomaticOutput"
             74 6F 6D 61 74 69 63
             4F 75 74 70 75 74
      003EA7 00                   19092 	.db	0
      003EA8 00 00 00 F5          19093 	.dw	0,245
      003EAC 00                   19094 	.uleb128	0
      003EAD 03                   19095 	.uleb128	3
      003EAE 00 00 05 AD          19096 	.dw	0,1453
      003EB2 54 49 4D 31 5F 49 43 19097 	.ascii "TIM1_ICInit"
             49 6E 69 74
      003EBD 00                   19098 	.db	0
      003EBE 00 00 B3 21          19099 	.dw	0,(_TIM1_ICInit)
      003EC2 00 00 B4 72          19100 	.dw	0,(XG$TIM1_ICInit$0$0+1)
      003EC6 01                   19101 	.db	1
      003EC7 00 00 7A F0          19102 	.dw	0,(Ldebug_loc_start+8852)
      003ECB 04                   19103 	.uleb128	4
      003ECC 02                   19104 	.db	2
      003ECD 91                   19105 	.db	145
      003ECE 02                   19106 	.sleb128	2
      003ECF 54 49 4D 31 5F 43 68 19107 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      003EDB 00                   19108 	.db	0
      003EDC 00 00 00 F5          19109 	.dw	0,245
      003EE0 04                   19110 	.uleb128	4
      003EE1 02                   19111 	.db	2
      003EE2 91                   19112 	.db	145
      003EE3 03                   19113 	.sleb128	3
      003EE4 54 49 4D 31 5F 49 43 19114 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      003EF3 00                   19115 	.db	0
      003EF4 00 00 00 F5          19116 	.dw	0,245
      003EF8 04                   19117 	.uleb128	4
      003EF9 02                   19118 	.db	2
      003EFA 91                   19119 	.db	145
      003EFB 04                   19120 	.sleb128	4
      003EFC 54 49 4D 31 5F 49 43 19121 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      003F0C 00                   19122 	.db	0
      003F0D 00 00 00 F5          19123 	.dw	0,245
      003F11 04                   19124 	.uleb128	4
      003F12 02                   19125 	.db	2
      003F13 91                   19126 	.db	145
      003F14 05                   19127 	.sleb128	5
      003F15 54 49 4D 31 5F 49 43 19128 	.ascii "TIM1_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      003F25 00                   19129 	.db	0
      003F26 00 00 00 F5          19130 	.dw	0,245
      003F2A 04                   19131 	.uleb128	4
      003F2B 02                   19132 	.db	2
      003F2C 91                   19133 	.db	145
      003F2D 06                   19134 	.sleb128	6
      003F2E 54 49 4D 31 5F 49 43 19135 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      003F3B 00                   19136 	.db	0
      003F3C 00 00 00 F5          19137 	.dw	0,245
      003F40 06                   19138 	.uleb128	6
      003F41 00 00 B4 03          19139 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$462)
      003F45 00 00 B4 18          19140 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$471)
      003F49 06                   19141 	.uleb128	6
      003F4A 00 00 B4 23          19142 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$473)
      003F4E 00 00 B4 38          19143 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$482)
      003F52 06                   19144 	.uleb128	6
      003F53 00 00 B4 43          19145 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$484)
      003F57 00 00 B4 58          19146 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$493)
      003F5B 06                   19147 	.uleb128	6
      003F5C 00 00 B4 5B          19148 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$494)
      003F60 00 00 B4 70          19149 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$503)
      003F64 00                   19150 	.uleb128	0
      003F65 03                   19151 	.uleb128	3
      003F66 00 00 06 A2          19152 	.dw	0,1698
      003F6A 54 49 4D 31 5F 50 57 19153 	.ascii "TIM1_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      003F79 00                   19154 	.db	0
      003F7A 00 00 B4 72          19155 	.dw	0,(_TIM1_PWMIConfig)
      003F7E 00 00 B5 A6          19156 	.dw	0,(XG$TIM1_PWMIConfig$0$0+1)
      003F82 01                   19157 	.db	1
      003F83 00 00 78 24          19158 	.dw	0,(Ldebug_loc_start+8136)
      003F87 04                   19159 	.uleb128	4
      003F88 02                   19160 	.db	2
      003F89 91                   19161 	.db	145
      003F8A 02                   19162 	.sleb128	2
      003F8B 54 49 4D 31 5F 43 68 19163 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      003F97 00                   19164 	.db	0
      003F98 00 00 00 F5          19165 	.dw	0,245
      003F9C 04                   19166 	.uleb128	4
      003F9D 02                   19167 	.db	2
      003F9E 91                   19168 	.db	145
      003F9F 03                   19169 	.sleb128	3
      003FA0 54 49 4D 31 5F 49 43 19170 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      003FAF 00                   19171 	.db	0
      003FB0 00 00 00 F5          19172 	.dw	0,245
      003FB4 04                   19173 	.uleb128	4
      003FB5 02                   19174 	.db	2
      003FB6 91                   19175 	.db	145
      003FB7 04                   19176 	.sleb128	4
      003FB8 54 49 4D 31 5F 49 43 19177 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      003FC8 00                   19178 	.db	0
      003FC9 00 00 00 F5          19179 	.dw	0,245
      003FCD 04                   19180 	.uleb128	4
      003FCE 02                   19181 	.db	2
      003FCF 91                   19182 	.db	145
      003FD0 05                   19183 	.sleb128	5
      003FD1 54 49 4D 31 5F 49 43 19184 	.ascii "TIM1_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      003FE1 00                   19185 	.db	0
      003FE2 00 00 00 F5          19186 	.dw	0,245
      003FE6 04                   19187 	.uleb128	4
      003FE7 02                   19188 	.db	2
      003FE8 91                   19189 	.db	145
      003FE9 06                   19190 	.sleb128	6
      003FEA 54 49 4D 31 5F 49 43 19191 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      003FF7 00                   19192 	.db	0
      003FF8 00 00 00 F5          19193 	.dw	0,245
      003FFC 06                   19194 	.uleb128	6
      003FFD 00 00 B5 2A          19195 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$548)
      004001 00 00 B5 2E          19196 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$550)
      004005 06                   19197 	.uleb128	6
      004006 00 00 B5 31          19198 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$551)
      00400A 00 00 B5 33          19199 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$553)
      00400E 06                   19200 	.uleb128	6
      00400F 00 00 B5 3B          19201 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$555)
      004013 00 00 B5 3F          19202 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$557)
      004017 06                   19203 	.uleb128	6
      004018 00 00 B5 42          19204 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$558)
      00401C 00 00 B5 46          19205 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$560)
      004020 06                   19206 	.uleb128	6
      004021 00 00 B5 4D          19207 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$562)
      004025 00 00 B5 77          19208 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$579)
      004029 06                   19209 	.uleb128	6
      00402A 00 00 B5 7A          19210 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$580)
      00402E 00 00 B5 A4          19211 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$597)
      004032 07                   19212 	.uleb128	7
      004033 02                   19213 	.db	2
      004034 91                   19214 	.db	145
      004035 7E                   19215 	.sleb128	-2
      004036 69 63 70 6F 6C 61 72 19216 	.ascii "icpolarity"
             69 74 79
      004040 00                   19217 	.db	0
      004041 00 00 00 F5          19218 	.dw	0,245
      004045 07                   19219 	.uleb128	7
      004046 02                   19220 	.db	2
      004047 91                   19221 	.db	145
      004048 7F                   19222 	.sleb128	-1
      004049 69 63 73 65 6C 65 63 19223 	.ascii "icselection"
             74 69 6F 6E
      004054 00                   19224 	.db	0
      004055 00 00 00 F5          19225 	.dw	0,245
      004059 00                   19226 	.uleb128	0
      00405A 03                   19227 	.uleb128	3
      00405B 00 00 06 E1          19228 	.dw	0,1761
      00405F 54 49 4D 31 5F 43 6D 19229 	.ascii "TIM1_Cmd"
             64
      004067 00                   19230 	.db	0
      004068 00 00 B5 A6          19231 	.dw	0,(_TIM1_Cmd)
      00406C 00 00 B5 DC          19232 	.dw	0,(XG$TIM1_Cmd$0$0+1)
      004070 01                   19233 	.db	1
      004071 00 00 77 BC          19234 	.dw	0,(Ldebug_loc_start+8032)
      004075 04                   19235 	.uleb128	4
      004076 02                   19236 	.db	2
      004077 91                   19237 	.db	145
      004078 02                   19238 	.sleb128	2
      004079 4E 65 77 53 74 61 74 19239 	.ascii "NewState"
             65
      004081 00                   19240 	.db	0
      004082 00 00 00 F5          19241 	.dw	0,245
      004086 06                   19242 	.uleb128	6
      004087 00 00 B5 CE          19243 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$614)
      00408B 00 00 B5 D3          19244 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$616)
      00408F 06                   19245 	.uleb128	6
      004090 00 00 B5 D6          19246 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$617)
      004094 00 00 B5 DB          19247 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$619)
      004098 00                   19248 	.uleb128	0
      004099 03                   19249 	.uleb128	3
      00409A 00 00 07 2B          19250 	.dw	0,1835
      00409E 54 49 4D 31 5F 43 74 19251 	.ascii "TIM1_CtrlPWMOutputs"
             72 6C 50 57 4D 4F 75
             74 70 75 74 73
      0040B1 00                   19252 	.db	0
      0040B2 00 00 B5 DC          19253 	.dw	0,(_TIM1_CtrlPWMOutputs)
      0040B6 00 00 B6 12          19254 	.dw	0,(XG$TIM1_CtrlPWMOutputs$0$0+1)
      0040BA 01                   19255 	.db	1
      0040BB 00 00 77 54          19256 	.dw	0,(Ldebug_loc_start+7928)
      0040BF 04                   19257 	.uleb128	4
      0040C0 02                   19258 	.db	2
      0040C1 91                   19259 	.db	145
      0040C2 02                   19260 	.sleb128	2
      0040C3 4E 65 77 53 74 61 74 19261 	.ascii "NewState"
             65
      0040CB 00                   19262 	.db	0
      0040CC 00 00 00 F5          19263 	.dw	0,245
      0040D0 06                   19264 	.uleb128	6
      0040D1 00 00 B6 04          19265 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$635)
      0040D5 00 00 B6 09          19266 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$637)
      0040D9 06                   19267 	.uleb128	6
      0040DA 00 00 B6 0C          19268 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$638)
      0040DE 00 00 B6 11          19269 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$640)
      0040E2 00                   19270 	.uleb128	0
      0040E3 03                   19271 	.uleb128	3
      0040E4 00 00 07 7F          19272 	.dw	0,1919
      0040E8 54 49 4D 31 5F 49 54 19273 	.ascii "TIM1_ITConfig"
             43 6F 6E 66 69 67
      0040F5 00                   19274 	.db	0
      0040F6 00 00 B6 12          19275 	.dw	0,(_TIM1_ITConfig)
      0040FA 00 00 B6 67          19276 	.dw	0,(XG$TIM1_ITConfig$0$0+1)
      0040FE 01                   19277 	.db	1
      0040FF 00 00 76 74          19278 	.dw	0,(Ldebug_loc_start+7704)
      004103 04                   19279 	.uleb128	4
      004104 02                   19280 	.db	2
      004105 91                   19281 	.db	145
      004106 02                   19282 	.sleb128	2
      004107 54 49 4D 31 5F 49 54 19283 	.ascii "TIM1_IT"
      00410E 00                   19284 	.db	0
      00410F 00 00 00 F5          19285 	.dw	0,245
      004113 04                   19286 	.uleb128	4
      004114 02                   19287 	.db	2
      004115 91                   19288 	.db	145
      004116 03                   19289 	.sleb128	3
      004117 4E 65 77 53 74 61 74 19290 	.ascii "NewState"
             65
      00411F 00                   19291 	.db	0
      004120 00 00 00 F5          19292 	.dw	0,245
      004124 06                   19293 	.uleb128	6
      004125 00 00 B6 51          19294 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$664)
      004129 00 00 B6 56          19295 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$666)
      00412D 06                   19296 	.uleb128	6
      00412E 00 00 B6 59          19297 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$667)
      004132 00 00 B6 65          19298 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$671)
      004136 00                   19299 	.uleb128	0
      004137 02                   19300 	.uleb128	2
      004138 54 49 4D 31 5F 49 6E 19301 	.ascii "TIM1_InternalClockConfig"
             74 65 72 6E 61 6C 43
             6C 6F 63 6B 43 6F 6E
             66 69 67
      004150 00                   19302 	.db	0
      004151 00 00 B6 67          19303 	.dw	0,(_TIM1_InternalClockConfig)
      004155 00 00 B6 70          19304 	.dw	0,(XG$TIM1_InternalClockConfig$0$0+1)
      004159 01                   19305 	.db	1
      00415A 00 00 76 60          19306 	.dw	0,(Ldebug_loc_start+7684)
      00415E 03                   19307 	.uleb128	3
      00415F 00 00 08 20          19308 	.dw	0,2080
      004163 54 49 4D 31 5F 45 54 19309 	.ascii "TIM1_ETRClockMode1Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 31 43 6F 6E
             66 69 67
      00417B 00                   19310 	.db	0
      00417C 00 00 B6 70          19311 	.dw	0,(_TIM1_ETRClockMode1Config)
      004180 00 00 B6 D9          19312 	.dw	0,(XG$TIM1_ETRClockMode1Config$0$0+1)
      004184 01                   19313 	.db	1
      004185 00 00 75 5C          19314 	.dw	0,(Ldebug_loc_start+7424)
      004189 04                   19315 	.uleb128	4
      00418A 02                   19316 	.db	2
      00418B 91                   19317 	.db	145
      00418C 02                   19318 	.sleb128	2
      00418D 54 49 4D 31 5F 45 78 19319 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      0041A1 00                   19320 	.db	0
      0041A2 00 00 00 F5          19321 	.dw	0,245
      0041A6 04                   19322 	.uleb128	4
      0041A7 02                   19323 	.db	2
      0041A8 91                   19324 	.db	145
      0041A9 03                   19325 	.sleb128	3
      0041AA 54 49 4D 31 5F 45 78 19326 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      0041BD 00                   19327 	.db	0
      0041BE 00 00 00 F5          19328 	.dw	0,245
      0041C2 04                   19329 	.uleb128	4
      0041C3 02                   19330 	.db	2
      0041C4 91                   19331 	.db	145
      0041C5 04                   19332 	.sleb128	4
      0041C6 45 78 74 54 52 47 46 19333 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      0041D2 00                   19334 	.db	0
      0041D3 00 00 00 F5          19335 	.dw	0,245
      0041D7 00                   19336 	.uleb128	0
      0041D8 03                   19337 	.uleb128	3
      0041D9 00 00 08 9A          19338 	.dw	0,2202
      0041DD 54 49 4D 31 5F 45 54 19339 	.ascii "TIM1_ETRClockMode2Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 32 43 6F 6E
             66 69 67
      0041F5 00                   19340 	.db	0
      0041F6 00 00 B6 D9          19341 	.dw	0,(_TIM1_ETRClockMode2Config)
      0041FA 00 00 B7 40          19342 	.dw	0,(XG$TIM1_ETRClockMode2Config$0$0+1)
      0041FE 01                   19343 	.db	1
      0041FF 00 00 74 58          19344 	.dw	0,(Ldebug_loc_start+7164)
      004203 04                   19345 	.uleb128	4
      004204 02                   19346 	.db	2
      004205 91                   19347 	.db	145
      004206 02                   19348 	.sleb128	2
      004207 54 49 4D 31 5F 45 78 19349 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      00421B 00                   19350 	.db	0
      00421C 00 00 00 F5          19351 	.dw	0,245
      004220 04                   19352 	.uleb128	4
      004221 02                   19353 	.db	2
      004222 91                   19354 	.db	145
      004223 03                   19355 	.sleb128	3
      004224 54 49 4D 31 5F 45 78 19356 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      004237 00                   19357 	.db	0
      004238 00 00 00 F5          19358 	.dw	0,245
      00423C 04                   19359 	.uleb128	4
      00423D 02                   19360 	.db	2
      00423E 91                   19361 	.db	145
      00423F 04                   19362 	.sleb128	4
      004240 45 78 74 54 52 47 46 19363 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      00424C 00                   19364 	.db	0
      00424D 00 00 00 F5          19365 	.dw	0,245
      004251 00                   19366 	.uleb128	0
      004252 03                   19367 	.uleb128	3
      004253 00 00 09 0A          19368 	.dw	0,2314
      004257 54 49 4D 31 5F 45 54 19369 	.ascii "TIM1_ETRConfig"
             52 43 6F 6E 66 69 67
      004265 00                   19370 	.db	0
      004266 00 00 B7 40          19371 	.dw	0,(_TIM1_ETRConfig)
      00426A 00 00 B7 6B          19372 	.dw	0,(XG$TIM1_ETRConfig$0$0+1)
      00426E 01                   19373 	.db	1
      00426F 00 00 73 E4          19374 	.dw	0,(Ldebug_loc_start+7048)
      004273 04                   19375 	.uleb128	4
      004274 02                   19376 	.db	2
      004275 91                   19377 	.db	145
      004276 02                   19378 	.sleb128	2
      004277 54 49 4D 31 5F 45 78 19379 	.ascii "TIM1_ExtTRGPrescaler"
             74 54 52 47 50 72 65
             73 63 61 6C 65 72
      00428B 00                   19380 	.db	0
      00428C 00 00 00 F5          19381 	.dw	0,245
      004290 04                   19382 	.uleb128	4
      004291 02                   19383 	.db	2
      004292 91                   19384 	.db	145
      004293 03                   19385 	.sleb128	3
      004294 54 49 4D 31 5F 45 78 19386 	.ascii "TIM1_ExtTRGPolarity"
             74 54 52 47 50 6F 6C
             61 72 69 74 79
      0042A7 00                   19387 	.db	0
      0042A8 00 00 00 F5          19388 	.dw	0,245
      0042AC 04                   19389 	.uleb128	4
      0042AD 02                   19390 	.db	2
      0042AE 91                   19391 	.db	145
      0042AF 04                   19392 	.sleb128	4
      0042B0 45 78 74 54 52 47 46 19393 	.ascii "ExtTRGFilter"
             69 6C 74 65 72
      0042BC 00                   19394 	.db	0
      0042BD 00 00 00 F5          19395 	.dw	0,245
      0042C1 00                   19396 	.uleb128	0
      0042C2 03                   19397 	.uleb128	3
      0042C3 00 00 09 96          19398 	.dw	0,2454
      0042C7 54 49 4D 31 5F 54 49 19399 	.ascii "TIM1_TIxExternalClockConfig"
             78 45 78 74 65 72 6E
             61 6C 43 6C 6F 63 6B
             43 6F 6E 66 69 67
      0042E2 00                   19400 	.db	0
      0042E3 00 00 B7 6B          19401 	.dw	0,(_TIM1_TIxExternalClockConfig)
      0042E7 00 00 B8 0F          19402 	.dw	0,(XG$TIM1_TIxExternalClockConfig$0$0+1)
      0042EB 01                   19403 	.db	1
      0042EC 00 00 72 38          19404 	.dw	0,(Ldebug_loc_start+6620)
      0042F0 04                   19405 	.uleb128	4
      0042F1 02                   19406 	.db	2
      0042F2 91                   19407 	.db	145
      0042F3 02                   19408 	.sleb128	2
      0042F4 54 49 4D 31 5F 54 49 19409 	.ascii "TIM1_TIxExternalCLKSource"
             78 45 78 74 65 72 6E
             61 6C 43 4C 4B 53 6F
             75 72 63 65
      00430D 00                   19410 	.db	0
      00430E 00 00 00 F5          19411 	.dw	0,245
      004312 04                   19412 	.uleb128	4
      004313 02                   19413 	.db	2
      004314 91                   19414 	.db	145
      004315 03                   19415 	.sleb128	3
      004316 54 49 4D 31 5F 49 43 19416 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      004325 00                   19417 	.db	0
      004326 00 00 00 F5          19418 	.dw	0,245
      00432A 04                   19419 	.uleb128	4
      00432B 02                   19420 	.db	2
      00432C 91                   19421 	.db	145
      00432D 04                   19422 	.sleb128	4
      00432E 49 43 46 69 6C 74 65 19423 	.ascii "ICFilter"
             72
      004336 00                   19424 	.db	0
      004337 00 00 00 F5          19425 	.dw	0,245
      00433B 06                   19426 	.uleb128	6
      00433C 00 00 B7 E1          19427 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$785)
      004340 00 00 B7 EE          19428 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$791)
      004344 06                   19429 	.uleb128	6
      004345 00 00 B7 F1          19430 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$792)
      004349 00 00 B7 FE          19431 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$798)
      00434D 00                   19432 	.uleb128	0
      00434E 03                   19433 	.uleb128	3
      00434F 00 00 09 E1          19434 	.dw	0,2529
      004353 54 49 4D 31 5F 53 65 19435 	.ascii "TIM1_SelectInputTrigger"
             6C 65 63 74 49 6E 70
             75 74 54 72 69 67 67
             65 72
      00436A 00                   19436 	.db	0
      00436B 00 00 B8 0F          19437 	.dw	0,(_TIM1_SelectInputTrigger)
      00436F 00 00 B8 5D          19438 	.dw	0,(XG$TIM1_SelectInputTrigger$0$0+1)
      004373 01                   19439 	.db	1
      004374 00 00 71 A0          19440 	.dw	0,(Ldebug_loc_start+6468)
      004378 04                   19441 	.uleb128	4
      004379 02                   19442 	.db	2
      00437A 91                   19443 	.db	145
      00437B 02                   19444 	.sleb128	2
      00437C 54 49 4D 31 5F 49 6E 19445 	.ascii "TIM1_InputTriggerSource"
             70 75 74 54 72 69 67
             67 65 72 53 6F 75 72
             63 65
      004393 00                   19446 	.db	0
      004394 00 00 00 F5          19447 	.dw	0,245
      004398 00                   19448 	.uleb128	0
      004399 03                   19449 	.uleb128	3
      00439A 00 00 0A 30          19450 	.dw	0,2608
      00439E 54 49 4D 31 5F 55 70 19451 	.ascii "TIM1_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      0043B6 00                   19452 	.db	0
      0043B7 00 00 B8 5D          19453 	.dw	0,(_TIM1_UpdateDisableConfig)
      0043BB 00 00 B8 93          19454 	.dw	0,(XG$TIM1_UpdateDisableConfig$0$0+1)
      0043BF 01                   19455 	.db	1
      0043C0 00 00 71 38          19456 	.dw	0,(Ldebug_loc_start+6364)
      0043C4 04                   19457 	.uleb128	4
      0043C5 02                   19458 	.db	2
      0043C6 91                   19459 	.db	145
      0043C7 02                   19460 	.sleb128	2
      0043C8 4E 65 77 53 74 61 74 19461 	.ascii "NewState"
             65
      0043D0 00                   19462 	.db	0
      0043D1 00 00 00 F5          19463 	.dw	0,245
      0043D5 06                   19464 	.uleb128	6
      0043D6 00 00 B8 85          19465 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$837)
      0043DA 00 00 B8 8A          19466 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$839)
      0043DE 06                   19467 	.uleb128	6
      0043DF 00 00 B8 8D          19468 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$840)
      0043E3 00 00 B8 92          19469 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$842)
      0043E7 00                   19470 	.uleb128	0
      0043E8 03                   19471 	.uleb128	3
      0043E9 00 00 0A 88          19472 	.dw	0,2696
      0043ED 54 49 4D 31 5F 55 70 19473 	.ascii "TIM1_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      004405 00                   19474 	.db	0
      004406 00 00 B8 93          19475 	.dw	0,(_TIM1_UpdateRequestConfig)
      00440A 00 00 B8 C9          19476 	.dw	0,(XG$TIM1_UpdateRequestConfig$0$0+1)
      00440E 01                   19477 	.db	1
      00440F 00 00 70 D0          19478 	.dw	0,(Ldebug_loc_start+6260)
      004413 04                   19479 	.uleb128	4
      004414 02                   19480 	.db	2
      004415 91                   19481 	.db	145
      004416 02                   19482 	.sleb128	2
      004417 54 49 4D 31 5F 55 70 19483 	.ascii "TIM1_UpdateSource"
             64 61 74 65 53 6F 75
             72 63 65
      004428 00                   19484 	.db	0
      004429 00 00 00 F5          19485 	.dw	0,245
      00442D 06                   19486 	.uleb128	6
      00442E 00 00 B8 BB          19487 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$858)
      004432 00 00 B8 C0          19488 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$860)
      004436 06                   19489 	.uleb128	6
      004437 00 00 B8 C3          19490 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$861)
      00443B 00 00 B8 C8          19491 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$863)
      00443F 00                   19492 	.uleb128	0
      004440 03                   19493 	.uleb128	3
      004441 00 00 0A D4          19494 	.dw	0,2772
      004445 54 49 4D 31 5F 53 65 19495 	.ascii "TIM1_SelectHallSensor"
             6C 65 63 74 48 61 6C
             6C 53 65 6E 73 6F 72
      00445A 00                   19496 	.db	0
      00445B 00 00 B8 C9          19497 	.dw	0,(_TIM1_SelectHallSensor)
      00445F 00 00 B8 FF          19498 	.dw	0,(XG$TIM1_SelectHallSensor$0$0+1)
      004463 01                   19499 	.db	1
      004464 00 00 70 68          19500 	.dw	0,(Ldebug_loc_start+6156)
      004468 04                   19501 	.uleb128	4
      004469 02                   19502 	.db	2
      00446A 91                   19503 	.db	145
      00446B 02                   19504 	.sleb128	2
      00446C 4E 65 77 53 74 61 74 19505 	.ascii "NewState"
             65
      004474 00                   19506 	.db	0
      004475 00 00 00 F5          19507 	.dw	0,245
      004479 06                   19508 	.uleb128	6
      00447A 00 00 B8 F1          19509 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$879)
      00447E 00 00 B8 F6          19510 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$881)
      004482 06                   19511 	.uleb128	6
      004483 00 00 B8 F9          19512 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$882)
      004487 00 00 B8 FE          19513 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$884)
      00448B 00                   19514 	.uleb128	0
      00448C 03                   19515 	.uleb128	3
      00448D 00 00 0B 25          19516 	.dw	0,2853
      004491 54 49 4D 31 5F 53 65 19517 	.ascii "TIM1_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      0044A8 00                   19518 	.db	0
      0044A9 00 00 B8 FF          19519 	.dw	0,(_TIM1_SelectOnePulseMode)
      0044AD 00 00 B9 35          19520 	.dw	0,(XG$TIM1_SelectOnePulseMode$0$0+1)
      0044B1 01                   19521 	.db	1
      0044B2 00 00 70 00          19522 	.dw	0,(Ldebug_loc_start+6052)
      0044B6 04                   19523 	.uleb128	4
      0044B7 02                   19524 	.db	2
      0044B8 91                   19525 	.db	145
      0044B9 02                   19526 	.sleb128	2
      0044BA 54 49 4D 31 5F 4F 50 19527 	.ascii "TIM1_OPMode"
             4D 6F 64 65
      0044C5 00                   19528 	.db	0
      0044C6 00 00 00 F5          19529 	.dw	0,245
      0044CA 06                   19530 	.uleb128	6
      0044CB 00 00 B9 27          19531 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$900)
      0044CF 00 00 B9 2C          19532 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$902)
      0044D3 06                   19533 	.uleb128	6
      0044D4 00 00 B9 2F          19534 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$903)
      0044D8 00 00 B9 34          19535 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$905)
      0044DC 00                   19536 	.uleb128	0
      0044DD 03                   19537 	.uleb128	3
      0044DE 00 00 0B 69          19538 	.dw	0,2921
      0044E2 54 49 4D 31 5F 53 65 19539 	.ascii "TIM1_SelectOutputTrigger"
             6C 65 63 74 4F 75 74
             70 75 74 54 72 69 67
             67 65 72
      0044FA 00                   19540 	.db	0
      0044FB 00 00 B9 35          19541 	.dw	0,(_TIM1_SelectOutputTrigger)
      0044FF 00 00 B9 8C          19542 	.dw	0,(XG$TIM1_SelectOutputTrigger$0$0+1)
      004503 01                   19543 	.db	1
      004504 00 00 6F 5C          19544 	.dw	0,(Ldebug_loc_start+5888)
      004508 04                   19545 	.uleb128	4
      004509 02                   19546 	.db	2
      00450A 91                   19547 	.db	145
      00450B 02                   19548 	.sleb128	2
      00450C 54 49 4D 31 5F 54 52 19549 	.ascii "TIM1_TRGOSource"
             47 4F 53 6F 75 72 63
             65
      00451B 00                   19550 	.db	0
      00451C 00 00 00 F5          19551 	.dw	0,245
      004520 00                   19552 	.uleb128	0
      004521 03                   19553 	.uleb128	3
      004522 00 00 0B A8          19554 	.dw	0,2984
      004526 54 49 4D 31 5F 53 65 19555 	.ascii "TIM1_SelectSlaveMode"
             6C 65 63 74 53 6C 61
             76 65 4D 6F 64 65
      00453A 00                   19556 	.db	0
      00453B 00 00 B9 8C          19557 	.dw	0,(_TIM1_SelectSlaveMode)
      00453F 00 00 B9 CA          19558 	.dw	0,(XG$TIM1_SelectSlaveMode$0$0+1)
      004543 01                   19559 	.db	1
      004544 00 00 6E D0          19560 	.dw	0,(Ldebug_loc_start+5748)
      004548 04                   19561 	.uleb128	4
      004549 02                   19562 	.db	2
      00454A 91                   19563 	.db	145
      00454B 02                   19564 	.sleb128	2
      00454C 54 49 4D 31 5F 53 6C 19565 	.ascii "TIM1_SlaveMode"
             61 76 65 4D 6F 64 65
      00455A 00                   19566 	.db	0
      00455B 00 00 00 F5          19567 	.dw	0,245
      00455F 00                   19568 	.uleb128	0
      004560 03                   19569 	.uleb128	3
      004561 00 00 0B F9          19570 	.dw	0,3065
      004565 54 49 4D 31 5F 53 65 19571 	.ascii "TIM1_SelectMasterSlaveMode"
             6C 65 63 74 4D 61 73
             74 65 72 53 6C 61 76
             65 4D 6F 64 65
      00457F 00                   19572 	.db	0
      004580 00 00 B9 CA          19573 	.dw	0,(_TIM1_SelectMasterSlaveMode)
      004584 00 00 BA 00          19574 	.dw	0,(XG$TIM1_SelectMasterSlaveMode$0$0+1)
      004588 01                   19575 	.db	1
      004589 00 00 6E 68          19576 	.dw	0,(Ldebug_loc_start+5644)
      00458D 04                   19577 	.uleb128	4
      00458E 02                   19578 	.db	2
      00458F 91                   19579 	.db	145
      004590 02                   19580 	.sleb128	2
      004591 4E 65 77 53 74 61 74 19581 	.ascii "NewState"
             65
      004599 00                   19582 	.db	0
      00459A 00 00 00 F5          19583 	.dw	0,245
      00459E 06                   19584 	.uleb128	6
      00459F 00 00 B9 F2          19585 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$959)
      0045A3 00 00 B9 F7          19586 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$961)
      0045A7 06                   19587 	.uleb128	6
      0045A8 00 00 B9 FA          19588 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$962)
      0045AC 00 00 B9 FF          19589 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$964)
      0045B0 00                   19590 	.uleb128	0
      0045B1 03                   19591 	.uleb128	3
      0045B2 00 00 0C 97          19592 	.dw	0,3223
      0045B6 54 49 4D 31 5F 45 6E 19593 	.ascii "TIM1_EncoderInterfaceConfig"
             63 6F 64 65 72 49 6E
             74 65 72 66 61 63 65
             43 6F 6E 66 69 67
      0045D1 00                   19594 	.db	0
      0045D2 00 00 BA 00          19595 	.dw	0,(_TIM1_EncoderInterfaceConfig)
      0045D6 00 00 BA B2          19596 	.dw	0,(XG$TIM1_EncoderInterfaceConfig$0$0+1)
      0045DA 01                   19597 	.db	1
      0045DB 00 00 6D 40          19598 	.dw	0,(Ldebug_loc_start+5348)
      0045DF 04                   19599 	.uleb128	4
      0045E0 02                   19600 	.db	2
      0045E1 91                   19601 	.db	145
      0045E2 02                   19602 	.sleb128	2
      0045E3 54 49 4D 31 5F 45 6E 19603 	.ascii "TIM1_EncoderMode"
             63 6F 64 65 72 4D 6F
             64 65
      0045F3 00                   19604 	.db	0
      0045F4 00 00 00 F5          19605 	.dw	0,245
      0045F8 04                   19606 	.uleb128	4
      0045F9 02                   19607 	.db	2
      0045FA 91                   19608 	.db	145
      0045FB 03                   19609 	.sleb128	3
      0045FC 54 49 4D 31 5F 49 43 19610 	.ascii "TIM1_IC1Polarity"
             31 50 6F 6C 61 72 69
             74 79
      00460C 00                   19611 	.db	0
      00460D 00 00 00 F5          19612 	.dw	0,245
      004611 04                   19613 	.uleb128	4
      004612 02                   19614 	.db	2
      004613 91                   19615 	.db	145
      004614 04                   19616 	.sleb128	4
      004615 54 49 4D 31 5F 49 43 19617 	.ascii "TIM1_IC2Polarity"
             32 50 6F 6C 61 72 69
             74 79
      004625 00                   19618 	.db	0
      004626 00 00 00 F5          19619 	.dw	0,245
      00462A 06                   19620 	.uleb128	6
      00462B 00 00 BA 6F          19621 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$998)
      00462F 00 00 BA 74          19622 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1000)
      004633 06                   19623 	.uleb128	6
      004634 00 00 BA 77          19624 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1001)
      004638 00 00 BA 7C          19625 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1003)
      00463C 06                   19626 	.uleb128	6
      00463D 00 00 BA 86          19627 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1006)
      004641 00 00 BA 8B          19628 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1008)
      004645 06                   19629 	.uleb128	6
      004646 00 00 BA 8E          19630 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1009)
      00464A 00 00 BA 93          19631 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1011)
      00464E 00                   19632 	.uleb128	0
      00464F 03                   19633 	.uleb128	3
      004650 00 00 0C EC          19634 	.dw	0,3308
      004654 54 49 4D 31 5F 50 72 19635 	.ascii "TIM1_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      004668 00                   19636 	.db	0
      004669 00 00 BA B2          19637 	.dw	0,(_TIM1_PrescalerConfig)
      00466D 00 00 BA E2          19638 	.dw	0,(XG$TIM1_PrescalerConfig$0$0+1)
      004671 01                   19639 	.db	1
      004672 00 00 6C D8          19640 	.dw	0,(Ldebug_loc_start+5244)
      004676 04                   19641 	.uleb128	4
      004677 02                   19642 	.db	2
      004678 91                   19643 	.db	145
      004679 02                   19644 	.sleb128	2
      00467A 50 72 65 73 63 61 6C 19645 	.ascii "Prescaler"
             65 72
      004683 00                   19646 	.db	0
      004684 00 00 00 E5          19647 	.dw	0,229
      004688 04                   19648 	.uleb128	4
      004689 02                   19649 	.db	2
      00468A 91                   19650 	.db	145
      00468B 04                   19651 	.sleb128	4
      00468C 54 49 4D 31 5F 50 53 19652 	.ascii "TIM1_PSCReloadMode"
             43 52 65 6C 6F 61 64
             4D 6F 64 65
      00469E 00                   19653 	.db	0
      00469F 00 00 00 F5          19654 	.dw	0,245
      0046A3 00                   19655 	.uleb128	0
      0046A4 03                   19656 	.uleb128	3
      0046A5 00 00 0D 2F          19657 	.dw	0,3375
      0046A9 54 49 4D 31 5F 43 6F 19658 	.ascii "TIM1_CounterModeConfig"
             75 6E 74 65 72 4D 6F
             64 65 43 6F 6E 66 69
             67
      0046BF 00                   19659 	.db	0
      0046C0 00 00 BA E2          19660 	.dw	0,(_TIM1_CounterModeConfig)
      0046C4 00 00 BB 27          19661 	.dw	0,(XG$TIM1_CounterModeConfig$0$0+1)
      0046C8 01                   19662 	.db	1
      0046C9 00 00 6C 4C          19663 	.dw	0,(Ldebug_loc_start+5104)
      0046CD 04                   19664 	.uleb128	4
      0046CE 02                   19665 	.db	2
      0046CF 91                   19666 	.db	145
      0046D0 02                   19667 	.sleb128	2
      0046D1 54 49 4D 31 5F 43 6F 19668 	.ascii "TIM1_CounterMode"
             75 6E 74 65 72 4D 6F
             64 65
      0046E1 00                   19669 	.db	0
      0046E2 00 00 00 F5          19670 	.dw	0,245
      0046E6 00                   19671 	.uleb128	0
      0046E7 03                   19672 	.uleb128	3
      0046E8 00 00 0D 71          19673 	.dw	0,3441
      0046EC 54 49 4D 31 5F 46 6F 19674 	.ascii "TIM1_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      004700 00                   19675 	.db	0
      004701 00 00 BB 27          19676 	.dw	0,(_TIM1_ForcedOC1Config)
      004705 00 00 BB 53          19677 	.dw	0,(XG$TIM1_ForcedOC1Config$0$0+1)
      004709 01                   19678 	.db	1
      00470A 00 00 6B D8          19679 	.dw	0,(Ldebug_loc_start+4988)
      00470E 04                   19680 	.uleb128	4
      00470F 02                   19681 	.db	2
      004710 91                   19682 	.db	145
      004711 02                   19683 	.sleb128	2
      004712 54 49 4D 31 5F 46 6F 19684 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      004723 00                   19685 	.db	0
      004724 00 00 00 F5          19686 	.dw	0,245
      004728 00                   19687 	.uleb128	0
      004729 03                   19688 	.uleb128	3
      00472A 00 00 0D B3          19689 	.dw	0,3507
      00472E 54 49 4D 31 5F 46 6F 19690 	.ascii "TIM1_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      004742 00                   19691 	.db	0
      004743 00 00 BB 53          19692 	.dw	0,(_TIM1_ForcedOC2Config)
      004747 00 00 BB 7F          19693 	.dw	0,(XG$TIM1_ForcedOC2Config$0$0+1)
      00474B 01                   19694 	.db	1
      00474C 00 00 6B 64          19695 	.dw	0,(Ldebug_loc_start+4872)
      004750 04                   19696 	.uleb128	4
      004751 02                   19697 	.db	2
      004752 91                   19698 	.db	145
      004753 02                   19699 	.sleb128	2
      004754 54 49 4D 31 5F 46 6F 19700 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      004765 00                   19701 	.db	0
      004766 00 00 00 F5          19702 	.dw	0,245
      00476A 00                   19703 	.uleb128	0
      00476B 03                   19704 	.uleb128	3
      00476C 00 00 0D F5          19705 	.dw	0,3573
      004770 54 49 4D 31 5F 46 6F 19706 	.ascii "TIM1_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      004784 00                   19707 	.db	0
      004785 00 00 BB 7F          19708 	.dw	0,(_TIM1_ForcedOC3Config)
      004789 00 00 BB AB          19709 	.dw	0,(XG$TIM1_ForcedOC3Config$0$0+1)
      00478D 01                   19710 	.db	1
      00478E 00 00 6A F0          19711 	.dw	0,(Ldebug_loc_start+4756)
      004792 04                   19712 	.uleb128	4
      004793 02                   19713 	.db	2
      004794 91                   19714 	.db	145
      004795 02                   19715 	.sleb128	2
      004796 54 49 4D 31 5F 46 6F 19716 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      0047A7 00                   19717 	.db	0
      0047A8 00 00 00 F5          19718 	.dw	0,245
      0047AC 00                   19719 	.uleb128	0
      0047AD 03                   19720 	.uleb128	3
      0047AE 00 00 0E 37          19721 	.dw	0,3639
      0047B2 54 49 4D 31 5F 46 6F 19722 	.ascii "TIM1_ForcedOC4Config"
             72 63 65 64 4F 43 34
             43 6F 6E 66 69 67
      0047C6 00                   19723 	.db	0
      0047C7 00 00 BB AB          19724 	.dw	0,(_TIM1_ForcedOC4Config)
      0047CB 00 00 BB D7          19725 	.dw	0,(XG$TIM1_ForcedOC4Config$0$0+1)
      0047CF 01                   19726 	.db	1
      0047D0 00 00 6A 7C          19727 	.dw	0,(Ldebug_loc_start+4640)
      0047D4 04                   19728 	.uleb128	4
      0047D5 02                   19729 	.db	2
      0047D6 91                   19730 	.db	145
      0047D7 02                   19731 	.sleb128	2
      0047D8 54 49 4D 31 5F 46 6F 19732 	.ascii "TIM1_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      0047E9 00                   19733 	.db	0
      0047EA 00 00 00 F5          19734 	.dw	0,245
      0047EE 00                   19735 	.uleb128	0
      0047EF 03                   19736 	.uleb128	3
      0047F0 00 00 0E 83          19737 	.dw	0,3715
      0047F4 54 49 4D 31 5F 41 52 19738 	.ascii "TIM1_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      004809 00                   19739 	.db	0
      00480A 00 00 BB D7          19740 	.dw	0,(_TIM1_ARRPreloadConfig)
      00480E 00 00 BC 0D          19741 	.dw	0,(XG$TIM1_ARRPreloadConfig$0$0+1)
      004812 01                   19742 	.db	1
      004813 00 00 6A 14          19743 	.dw	0,(Ldebug_loc_start+4536)
      004817 04                   19744 	.uleb128	4
      004818 02                   19745 	.db	2
      004819 91                   19746 	.db	145
      00481A 02                   19747 	.sleb128	2
      00481B 4E 65 77 53 74 61 74 19748 	.ascii "NewState"
             65
      004823 00                   19749 	.db	0
      004824 00 00 00 F5          19750 	.dw	0,245
      004828 06                   19751 	.uleb128	6
      004829 00 00 BB FF          19752 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1129)
      00482D 00 00 BC 04          19753 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1131)
      004831 06                   19754 	.uleb128	6
      004832 00 00 BC 07          19755 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1132)
      004836 00 00 BC 0C          19756 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1134)
      00483A 00                   19757 	.uleb128	0
      00483B 03                   19758 	.uleb128	3
      00483C 00 00 0E C8          19759 	.dw	0,3784
      004840 54 49 4D 31 5F 53 65 19760 	.ascii "TIM1_SelectCOM"
             6C 65 63 74 43 4F 4D
      00484E 00                   19761 	.db	0
      00484F 00 00 BC 0D          19762 	.dw	0,(_TIM1_SelectCOM)
      004853 00 00 BC 43          19763 	.dw	0,(XG$TIM1_SelectCOM$0$0+1)
      004857 01                   19764 	.db	1
      004858 00 00 69 AC          19765 	.dw	0,(Ldebug_loc_start+4432)
      00485C 04                   19766 	.uleb128	4
      00485D 02                   19767 	.db	2
      00485E 91                   19768 	.db	145
      00485F 02                   19769 	.sleb128	2
      004860 4E 65 77 53 74 61 74 19770 	.ascii "NewState"
             65
      004868 00                   19771 	.db	0
      004869 00 00 00 F5          19772 	.dw	0,245
      00486D 06                   19773 	.uleb128	6
      00486E 00 00 BC 35          19774 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1150)
      004872 00 00 BC 3A          19775 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1152)
      004876 06                   19776 	.uleb128	6
      004877 00 00 BC 3D          19777 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1153)
      00487B 00 00 BC 42          19778 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1155)
      00487F 00                   19779 	.uleb128	0
      004880 03                   19780 	.uleb128	3
      004881 00 00 0F 14          19781 	.dw	0,3860
      004885 54 49 4D 31 5F 43 43 19782 	.ascii "TIM1_CCPreloadControl"
             50 72 65 6C 6F 61 64
             43 6F 6E 74 72 6F 6C
      00489A 00                   19783 	.db	0
      00489B 00 00 BC 43          19784 	.dw	0,(_TIM1_CCPreloadControl)
      00489F 00 00 BC 79          19785 	.dw	0,(XG$TIM1_CCPreloadControl$0$0+1)
      0048A3 01                   19786 	.db	1
      0048A4 00 00 69 44          19787 	.dw	0,(Ldebug_loc_start+4328)
      0048A8 04                   19788 	.uleb128	4
      0048A9 02                   19789 	.db	2
      0048AA 91                   19790 	.db	145
      0048AB 02                   19791 	.sleb128	2
      0048AC 4E 65 77 53 74 61 74 19792 	.ascii "NewState"
             65
      0048B4 00                   19793 	.db	0
      0048B5 00 00 00 F5          19794 	.dw	0,245
      0048B9 06                   19795 	.uleb128	6
      0048BA 00 00 BC 6B          19796 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1171)
      0048BE 00 00 BC 70          19797 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1173)
      0048C2 06                   19798 	.uleb128	6
      0048C3 00 00 BC 73          19799 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1174)
      0048C7 00 00 BC 78          19800 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1176)
      0048CB 00                   19801 	.uleb128	0
      0048CC 03                   19802 	.uleb128	3
      0048CD 00 00 0F 60          19803 	.dw	0,3936
      0048D1 54 49 4D 31 5F 4F 43 19804 	.ascii "TIM1_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0048E6 00                   19805 	.db	0
      0048E7 00 00 BC 79          19806 	.dw	0,(_TIM1_OC1PreloadConfig)
      0048EB 00 00 BC AF          19807 	.dw	0,(XG$TIM1_OC1PreloadConfig$0$0+1)
      0048EF 01                   19808 	.db	1
      0048F0 00 00 68 DC          19809 	.dw	0,(Ldebug_loc_start+4224)
      0048F4 04                   19810 	.uleb128	4
      0048F5 02                   19811 	.db	2
      0048F6 91                   19812 	.db	145
      0048F7 02                   19813 	.sleb128	2
      0048F8 4E 65 77 53 74 61 74 19814 	.ascii "NewState"
             65
      004900 00                   19815 	.db	0
      004901 00 00 00 F5          19816 	.dw	0,245
      004905 06                   19817 	.uleb128	6
      004906 00 00 BC A1          19818 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1192)
      00490A 00 00 BC A6          19819 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1194)
      00490E 06                   19820 	.uleb128	6
      00490F 00 00 BC A9          19821 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1195)
      004913 00 00 BC AE          19822 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1197)
      004917 00                   19823 	.uleb128	0
      004918 03                   19824 	.uleb128	3
      004919 00 00 0F AC          19825 	.dw	0,4012
      00491D 54 49 4D 31 5F 4F 43 19826 	.ascii "TIM1_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      004932 00                   19827 	.db	0
      004933 00 00 BC AF          19828 	.dw	0,(_TIM1_OC2PreloadConfig)
      004937 00 00 BC E5          19829 	.dw	0,(XG$TIM1_OC2PreloadConfig$0$0+1)
      00493B 01                   19830 	.db	1
      00493C 00 00 68 74          19831 	.dw	0,(Ldebug_loc_start+4120)
      004940 04                   19832 	.uleb128	4
      004941 02                   19833 	.db	2
      004942 91                   19834 	.db	145
      004943 02                   19835 	.sleb128	2
      004944 4E 65 77 53 74 61 74 19836 	.ascii "NewState"
             65
      00494C 00                   19837 	.db	0
      00494D 00 00 00 F5          19838 	.dw	0,245
      004951 06                   19839 	.uleb128	6
      004952 00 00 BC D7          19840 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1213)
      004956 00 00 BC DC          19841 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1215)
      00495A 06                   19842 	.uleb128	6
      00495B 00 00 BC DF          19843 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1216)
      00495F 00 00 BC E4          19844 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1218)
      004963 00                   19845 	.uleb128	0
      004964 03                   19846 	.uleb128	3
      004965 00 00 0F F8          19847 	.dw	0,4088
      004969 54 49 4D 31 5F 4F 43 19848 	.ascii "TIM1_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00497E 00                   19849 	.db	0
      00497F 00 00 BC E5          19850 	.dw	0,(_TIM1_OC3PreloadConfig)
      004983 00 00 BD 1B          19851 	.dw	0,(XG$TIM1_OC3PreloadConfig$0$0+1)
      004987 01                   19852 	.db	1
      004988 00 00 68 0C          19853 	.dw	0,(Ldebug_loc_start+4016)
      00498C 04                   19854 	.uleb128	4
      00498D 02                   19855 	.db	2
      00498E 91                   19856 	.db	145
      00498F 02                   19857 	.sleb128	2
      004990 4E 65 77 53 74 61 74 19858 	.ascii "NewState"
             65
      004998 00                   19859 	.db	0
      004999 00 00 00 F5          19860 	.dw	0,245
      00499D 06                   19861 	.uleb128	6
      00499E 00 00 BD 0D          19862 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1234)
      0049A2 00 00 BD 12          19863 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1236)
      0049A6 06                   19864 	.uleb128	6
      0049A7 00 00 BD 15          19865 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1237)
      0049AB 00 00 BD 1A          19866 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1239)
      0049AF 00                   19867 	.uleb128	0
      0049B0 03                   19868 	.uleb128	3
      0049B1 00 00 10 44          19869 	.dw	0,4164
      0049B5 54 49 4D 31 5F 4F 43 19870 	.ascii "TIM1_OC4PreloadConfig"
             34 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0049CA 00                   19871 	.db	0
      0049CB 00 00 BD 1B          19872 	.dw	0,(_TIM1_OC4PreloadConfig)
      0049CF 00 00 BD 51          19873 	.dw	0,(XG$TIM1_OC4PreloadConfig$0$0+1)
      0049D3 01                   19874 	.db	1
      0049D4 00 00 67 A4          19875 	.dw	0,(Ldebug_loc_start+3912)
      0049D8 04                   19876 	.uleb128	4
      0049D9 02                   19877 	.db	2
      0049DA 91                   19878 	.db	145
      0049DB 02                   19879 	.sleb128	2
      0049DC 4E 65 77 53 74 61 74 19880 	.ascii "NewState"
             65
      0049E4 00                   19881 	.db	0
      0049E5 00 00 00 F5          19882 	.dw	0,245
      0049E9 06                   19883 	.uleb128	6
      0049EA 00 00 BD 43          19884 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1255)
      0049EE 00 00 BD 48          19885 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1257)
      0049F2 06                   19886 	.uleb128	6
      0049F3 00 00 BD 4B          19887 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1258)
      0049F7 00 00 BD 50          19888 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1260)
      0049FB 00                   19889 	.uleb128	0
      0049FC 03                   19890 	.uleb128	3
      0049FD 00 00 10 8D          19891 	.dw	0,4237
      004A01 54 49 4D 31 5F 4F 43 19892 	.ascii "TIM1_OC1FastConfig"
             31 46 61 73 74 43 6F
             6E 66 69 67
      004A13 00                   19893 	.db	0
      004A14 00 00 BD 51          19894 	.dw	0,(_TIM1_OC1FastConfig)
      004A18 00 00 BD 87          19895 	.dw	0,(XG$TIM1_OC1FastConfig$0$0+1)
      004A1C 01                   19896 	.db	1
      004A1D 00 00 67 3C          19897 	.dw	0,(Ldebug_loc_start+3808)
      004A21 04                   19898 	.uleb128	4
      004A22 02                   19899 	.db	2
      004A23 91                   19900 	.db	145
      004A24 02                   19901 	.sleb128	2
      004A25 4E 65 77 53 74 61 74 19902 	.ascii "NewState"
             65
      004A2D 00                   19903 	.db	0
      004A2E 00 00 00 F5          19904 	.dw	0,245
      004A32 06                   19905 	.uleb128	6
      004A33 00 00 BD 79          19906 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1276)
      004A37 00 00 BD 7E          19907 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1278)
      004A3B 06                   19908 	.uleb128	6
      004A3C 00 00 BD 81          19909 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1279)
      004A40 00 00 BD 86          19910 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1281)
      004A44 00                   19911 	.uleb128	0
      004A45 03                   19912 	.uleb128	3
      004A46 00 00 10 D6          19913 	.dw	0,4310
      004A4A 54 49 4D 31 5F 4F 43 19914 	.ascii "TIM1_OC2FastConfig"
             32 46 61 73 74 43 6F
             6E 66 69 67
      004A5C 00                   19915 	.db	0
      004A5D 00 00 BD 87          19916 	.dw	0,(_TIM1_OC2FastConfig)
      004A61 00 00 BD BD          19917 	.dw	0,(XG$TIM1_OC2FastConfig$0$0+1)
      004A65 01                   19918 	.db	1
      004A66 00 00 66 D4          19919 	.dw	0,(Ldebug_loc_start+3704)
      004A6A 04                   19920 	.uleb128	4
      004A6B 02                   19921 	.db	2
      004A6C 91                   19922 	.db	145
      004A6D 02                   19923 	.sleb128	2
      004A6E 4E 65 77 53 74 61 74 19924 	.ascii "NewState"
             65
      004A76 00                   19925 	.db	0
      004A77 00 00 00 F5          19926 	.dw	0,245
      004A7B 06                   19927 	.uleb128	6
      004A7C 00 00 BD AF          19928 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1297)
      004A80 00 00 BD B4          19929 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1299)
      004A84 06                   19930 	.uleb128	6
      004A85 00 00 BD B7          19931 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1300)
      004A89 00 00 BD BC          19932 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1302)
      004A8D 00                   19933 	.uleb128	0
      004A8E 03                   19934 	.uleb128	3
      004A8F 00 00 11 1F          19935 	.dw	0,4383
      004A93 54 49 4D 31 5F 4F 43 19936 	.ascii "TIM1_OC3FastConfig"
             33 46 61 73 74 43 6F
             6E 66 69 67
      004AA5 00                   19937 	.db	0
      004AA6 00 00 BD BD          19938 	.dw	0,(_TIM1_OC3FastConfig)
      004AAA 00 00 BD F3          19939 	.dw	0,(XG$TIM1_OC3FastConfig$0$0+1)
      004AAE 01                   19940 	.db	1
      004AAF 00 00 66 6C          19941 	.dw	0,(Ldebug_loc_start+3600)
      004AB3 04                   19942 	.uleb128	4
      004AB4 02                   19943 	.db	2
      004AB5 91                   19944 	.db	145
      004AB6 02                   19945 	.sleb128	2
      004AB7 4E 65 77 53 74 61 74 19946 	.ascii "NewState"
             65
      004ABF 00                   19947 	.db	0
      004AC0 00 00 00 F5          19948 	.dw	0,245
      004AC4 06                   19949 	.uleb128	6
      004AC5 00 00 BD E5          19950 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1318)
      004AC9 00 00 BD EA          19951 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1320)
      004ACD 06                   19952 	.uleb128	6
      004ACE 00 00 BD ED          19953 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1321)
      004AD2 00 00 BD F2          19954 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1323)
      004AD6 00                   19955 	.uleb128	0
      004AD7 03                   19956 	.uleb128	3
      004AD8 00 00 11 68          19957 	.dw	0,4456
      004ADC 54 49 4D 31 5F 4F 43 19958 	.ascii "TIM1_OC4FastConfig"
             34 46 61 73 74 43 6F
             6E 66 69 67
      004AEE 00                   19959 	.db	0
      004AEF 00 00 BD F3          19960 	.dw	0,(_TIM1_OC4FastConfig)
      004AF3 00 00 BE 29          19961 	.dw	0,(XG$TIM1_OC4FastConfig$0$0+1)
      004AF7 01                   19962 	.db	1
      004AF8 00 00 66 04          19963 	.dw	0,(Ldebug_loc_start+3496)
      004AFC 04                   19964 	.uleb128	4
      004AFD 02                   19965 	.db	2
      004AFE 91                   19966 	.db	145
      004AFF 02                   19967 	.sleb128	2
      004B00 4E 65 77 53 74 61 74 19968 	.ascii "NewState"
             65
      004B08 00                   19969 	.db	0
      004B09 00 00 00 F5          19970 	.dw	0,245
      004B0D 06                   19971 	.uleb128	6
      004B0E 00 00 BE 1B          19972 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1339)
      004B12 00 00 BE 20          19973 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1341)
      004B16 06                   19974 	.uleb128	6
      004B17 00 00 BE 23          19975 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1342)
      004B1B 00 00 BE 28          19976 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1344)
      004B1F 00                   19977 	.uleb128	0
      004B20 03                   19978 	.uleb128	3
      004B21 00 00 11 A7          19979 	.dw	0,4519
      004B25 54 49 4D 31 5F 47 65 19980 	.ascii "TIM1_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      004B37 00                   19981 	.db	0
      004B38 00 00 BE 29          19982 	.dw	0,(_TIM1_GenerateEvent)
      004B3C 00 00 BE 46          19983 	.dw	0,(XG$TIM1_GenerateEvent$0$0+1)
      004B40 01                   19984 	.db	1
      004B41 00 00 65 A8          19985 	.dw	0,(Ldebug_loc_start+3404)
      004B45 04                   19986 	.uleb128	4
      004B46 02                   19987 	.db	2
      004B47 91                   19988 	.db	145
      004B48 02                   19989 	.sleb128	2
      004B49 54 49 4D 31 5F 45 76 19990 	.ascii "TIM1_EventSource"
             65 6E 74 53 6F 75 72
             63 65
      004B59 00                   19991 	.db	0
      004B5A 00 00 00 F5          19992 	.dw	0,245
      004B5E 00                   19993 	.uleb128	0
      004B5F 03                   19994 	.uleb128	3
      004B60 00 00 11 FB          19995 	.dw	0,4603
      004B64 54 49 4D 31 5F 4F 43 19996 	.ascii "TIM1_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      004B7A 00                   19997 	.db	0
      004B7B 00 00 BE 46          19998 	.dw	0,(_TIM1_OC1PolarityConfig)
      004B7F 00 00 BE 7D          19999 	.dw	0,(XG$TIM1_OC1PolarityConfig$0$0+1)
      004B83 01                   20000 	.db	1
      004B84 00 00 65 40          20001 	.dw	0,(Ldebug_loc_start+3300)
      004B88 04                   20002 	.uleb128	4
      004B89 02                   20003 	.db	2
      004B8A 91                   20004 	.db	145
      004B8B 02                   20005 	.sleb128	2
      004B8C 54 49 4D 31 5F 4F 43 20006 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      004B9B 00                   20007 	.db	0
      004B9C 00 00 00 F5          20008 	.dw	0,245
      004BA0 06                   20009 	.uleb128	6
      004BA1 00 00 BE 6F          20010 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1373)
      004BA5 00 00 BE 74          20011 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1375)
      004BA9 06                   20012 	.uleb128	6
      004BAA 00 00 BE 77          20013 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1376)
      004BAE 00 00 BE 7C          20014 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1378)
      004BB2 00                   20015 	.uleb128	0
      004BB3 03                   20016 	.uleb128	3
      004BB4 00 00 12 51          20017 	.dw	0,4689
      004BB8 54 49 4D 31 5F 4F 43 20018 	.ascii "TIM1_OC1NPolarityConfig"
             31 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      004BCF 00                   20019 	.db	0
      004BD0 00 00 BE 7D          20020 	.dw	0,(_TIM1_OC1NPolarityConfig)
      004BD4 00 00 BE B4          20021 	.dw	0,(XG$TIM1_OC1NPolarityConfig$0$0+1)
      004BD8 01                   20022 	.db	1
      004BD9 00 00 64 D8          20023 	.dw	0,(Ldebug_loc_start+3196)
      004BDD 04                   20024 	.uleb128	4
      004BDE 02                   20025 	.db	2
      004BDF 91                   20026 	.db	145
      004BE0 02                   20027 	.sleb128	2
      004BE1 54 49 4D 31 5F 4F 43 20028 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      004BF1 00                   20029 	.db	0
      004BF2 00 00 00 F5          20030 	.dw	0,245
      004BF6 06                   20031 	.uleb128	6
      004BF7 00 00 BE A6          20032 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1394)
      004BFB 00 00 BE AB          20033 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1396)
      004BFF 06                   20034 	.uleb128	6
      004C00 00 00 BE AE          20035 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1397)
      004C04 00 00 BE B3          20036 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1399)
      004C08 00                   20037 	.uleb128	0
      004C09 03                   20038 	.uleb128	3
      004C0A 00 00 12 A5          20039 	.dw	0,4773
      004C0E 54 49 4D 31 5F 4F 43 20040 	.ascii "TIM1_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      004C24 00                   20041 	.db	0
      004C25 00 00 BE B4          20042 	.dw	0,(_TIM1_OC2PolarityConfig)
      004C29 00 00 BE EB          20043 	.dw	0,(XG$TIM1_OC2PolarityConfig$0$0+1)
      004C2D 01                   20044 	.db	1
      004C2E 00 00 64 70          20045 	.dw	0,(Ldebug_loc_start+3092)
      004C32 04                   20046 	.uleb128	4
      004C33 02                   20047 	.db	2
      004C34 91                   20048 	.db	145
      004C35 02                   20049 	.sleb128	2
      004C36 54 49 4D 31 5F 4F 43 20050 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      004C45 00                   20051 	.db	0
      004C46 00 00 00 F5          20052 	.dw	0,245
      004C4A 06                   20053 	.uleb128	6
      004C4B 00 00 BE DD          20054 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1415)
      004C4F 00 00 BE E2          20055 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1417)
      004C53 06                   20056 	.uleb128	6
      004C54 00 00 BE E5          20057 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1418)
      004C58 00 00 BE EA          20058 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1420)
      004C5C 00                   20059 	.uleb128	0
      004C5D 03                   20060 	.uleb128	3
      004C5E 00 00 12 FB          20061 	.dw	0,4859
      004C62 54 49 4D 31 5F 4F 43 20062 	.ascii "TIM1_OC2NPolarityConfig"
             32 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      004C79 00                   20063 	.db	0
      004C7A 00 00 BE EB          20064 	.dw	0,(_TIM1_OC2NPolarityConfig)
      004C7E 00 00 BF 22          20065 	.dw	0,(XG$TIM1_OC2NPolarityConfig$0$0+1)
      004C82 01                   20066 	.db	1
      004C83 00 00 64 08          20067 	.dw	0,(Ldebug_loc_start+2988)
      004C87 04                   20068 	.uleb128	4
      004C88 02                   20069 	.db	2
      004C89 91                   20070 	.db	145
      004C8A 02                   20071 	.sleb128	2
      004C8B 54 49 4D 31 5F 4F 43 20072 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      004C9B 00                   20073 	.db	0
      004C9C 00 00 00 F5          20074 	.dw	0,245
      004CA0 06                   20075 	.uleb128	6
      004CA1 00 00 BF 14          20076 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1436)
      004CA5 00 00 BF 19          20077 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1438)
      004CA9 06                   20078 	.uleb128	6
      004CAA 00 00 BF 1C          20079 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1439)
      004CAE 00 00 BF 21          20080 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1441)
      004CB2 00                   20081 	.uleb128	0
      004CB3 03                   20082 	.uleb128	3
      004CB4 00 00 13 4F          20083 	.dw	0,4943
      004CB8 54 49 4D 31 5F 4F 43 20084 	.ascii "TIM1_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      004CCE 00                   20085 	.db	0
      004CCF 00 00 BF 22          20086 	.dw	0,(_TIM1_OC3PolarityConfig)
      004CD3 00 00 BF 59          20087 	.dw	0,(XG$TIM1_OC3PolarityConfig$0$0+1)
      004CD7 01                   20088 	.db	1
      004CD8 00 00 63 A0          20089 	.dw	0,(Ldebug_loc_start+2884)
      004CDC 04                   20090 	.uleb128	4
      004CDD 02                   20091 	.db	2
      004CDE 91                   20092 	.db	145
      004CDF 02                   20093 	.sleb128	2
      004CE0 54 49 4D 31 5F 4F 43 20094 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      004CEF 00                   20095 	.db	0
      004CF0 00 00 00 F5          20096 	.dw	0,245
      004CF4 06                   20097 	.uleb128	6
      004CF5 00 00 BF 4B          20098 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1457)
      004CF9 00 00 BF 50          20099 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1459)
      004CFD 06                   20100 	.uleb128	6
      004CFE 00 00 BF 53          20101 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1460)
      004D02 00 00 BF 58          20102 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1462)
      004D06 00                   20103 	.uleb128	0
      004D07 03                   20104 	.uleb128	3
      004D08 00 00 13 A5          20105 	.dw	0,5029
      004D0C 54 49 4D 31 5F 4F 43 20106 	.ascii "TIM1_OC3NPolarityConfig"
             33 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      004D23 00                   20107 	.db	0
      004D24 00 00 BF 59          20108 	.dw	0,(_TIM1_OC3NPolarityConfig)
      004D28 00 00 BF 90          20109 	.dw	0,(XG$TIM1_OC3NPolarityConfig$0$0+1)
      004D2C 01                   20110 	.db	1
      004D2D 00 00 63 38          20111 	.dw	0,(Ldebug_loc_start+2780)
      004D31 04                   20112 	.uleb128	4
      004D32 02                   20113 	.db	2
      004D33 91                   20114 	.db	145
      004D34 02                   20115 	.sleb128	2
      004D35 54 49 4D 31 5F 4F 43 20116 	.ascii "TIM1_OCNPolarity"
             4E 50 6F 6C 61 72 69
             74 79
      004D45 00                   20117 	.db	0
      004D46 00 00 00 F5          20118 	.dw	0,245
      004D4A 06                   20119 	.uleb128	6
      004D4B 00 00 BF 82          20120 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1478)
      004D4F 00 00 BF 87          20121 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1480)
      004D53 06                   20122 	.uleb128	6
      004D54 00 00 BF 8A          20123 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1481)
      004D58 00 00 BF 8F          20124 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1483)
      004D5C 00                   20125 	.uleb128	0
      004D5D 03                   20126 	.uleb128	3
      004D5E 00 00 13 F9          20127 	.dw	0,5113
      004D62 54 49 4D 31 5F 4F 43 20128 	.ascii "TIM1_OC4PolarityConfig"
             34 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      004D78 00                   20129 	.db	0
      004D79 00 00 BF 90          20130 	.dw	0,(_TIM1_OC4PolarityConfig)
      004D7D 00 00 BF C7          20131 	.dw	0,(XG$TIM1_OC4PolarityConfig$0$0+1)
      004D81 01                   20132 	.db	1
      004D82 00 00 62 D0          20133 	.dw	0,(Ldebug_loc_start+2676)
      004D86 04                   20134 	.uleb128	4
      004D87 02                   20135 	.db	2
      004D88 91                   20136 	.db	145
      004D89 02                   20137 	.sleb128	2
      004D8A 54 49 4D 31 5F 4F 43 20138 	.ascii "TIM1_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      004D99 00                   20139 	.db	0
      004D9A 00 00 00 F5          20140 	.dw	0,245
      004D9E 06                   20141 	.uleb128	6
      004D9F 00 00 BF B9          20142 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1499)
      004DA3 00 00 BF BE          20143 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1501)
      004DA7 06                   20144 	.uleb128	6
      004DA8 00 00 BF C1          20145 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1502)
      004DAC 00 00 BF C6          20146 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1504)
      004DB0 00                   20147 	.uleb128	0
      004DB1 03                   20148 	.uleb128	3
      004DB2 00 00 14 AA          20149 	.dw	0,5290
      004DB6 54 49 4D 31 5F 43 43 20150 	.ascii "TIM1_CCxCmd"
             78 43 6D 64
      004DC1 00                   20151 	.db	0
      004DC2 00 00 BF C7          20152 	.dw	0,(_TIM1_CCxCmd)
      004DC6 00 00 C0 AF          20153 	.dw	0,(XG$TIM1_CCxCmd$0$0+1)
      004DCA 01                   20154 	.db	1
      004DCB 00 00 61 E4          20155 	.dw	0,(Ldebug_loc_start+2440)
      004DCF 04                   20156 	.uleb128	4
      004DD0 02                   20157 	.db	2
      004DD1 91                   20158 	.db	145
      004DD2 02                   20159 	.sleb128	2
      004DD3 54 49 4D 31 5F 43 68 20160 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      004DDF 00                   20161 	.db	0
      004DE0 00 00 00 F5          20162 	.dw	0,245
      004DE4 04                   20163 	.uleb128	4
      004DE5 02                   20164 	.db	2
      004DE6 91                   20165 	.db	145
      004DE7 03                   20166 	.sleb128	3
      004DE8 4E 65 77 53 74 61 74 20167 	.ascii "NewState"
             65
      004DF0 00                   20168 	.db	0
      004DF1 00 00 00 F5          20169 	.dw	0,245
      004DF5 08                   20170 	.uleb128	8
      004DF6 00 00 14 59          20171 	.dw	0,5209
      004DFA 00 00 C0 3A          20172 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1531)
      004DFE 06                   20173 	.uleb128	6
      004DFF 00 00 C0 41          20174 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1533)
      004E03 00 00 C0 46          20175 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1535)
      004E07 06                   20176 	.uleb128	6
      004E08 00 00 C0 49          20177 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1536)
      004E0C 00 00 C0 4E          20178 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1538)
      004E10 00                   20179 	.uleb128	0
      004E11 08                   20180 	.uleb128	8
      004E12 00 00 14 75          20181 	.dw	0,5237
      004E16 00 00 C0 5C          20182 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1541)
      004E1A 06                   20183 	.uleb128	6
      004E1B 00 00 C0 63          20184 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1543)
      004E1F 00 00 C0 68          20185 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1545)
      004E23 06                   20186 	.uleb128	6
      004E24 00 00 C0 6B          20187 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1546)
      004E28 00 00 C0 70          20188 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1548)
      004E2C 00                   20189 	.uleb128	0
      004E2D 08                   20190 	.uleb128	8
      004E2E 00 00 14 91          20191 	.dw	0,5265
      004E32 00 00 C0 82          20192 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1551)
      004E36 06                   20193 	.uleb128	6
      004E37 00 00 C0 89          20194 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1553)
      004E3B 00 00 C0 8E          20195 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1555)
      004E3F 06                   20196 	.uleb128	6
      004E40 00 00 C0 91          20197 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1556)
      004E44 00 00 C0 96          20198 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1558)
      004E48 00                   20199 	.uleb128	0
      004E49 09                   20200 	.uleb128	9
      004E4A 00 00 C0 99          20201 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1559)
      004E4E 06                   20202 	.uleb128	6
      004E4F 00 00 C0 A0          20203 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1561)
      004E53 00 00 C0 A5          20204 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1563)
      004E57 06                   20205 	.uleb128	6
      004E58 00 00 C0 A8          20206 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1564)
      004E5C 00 00 C0 AD          20207 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1566)
      004E60 00                   20208 	.uleb128	0
      004E61 00                   20209 	.uleb128	0
      004E62 03                   20210 	.uleb128	3
      004E63 00 00 15 40          20211 	.dw	0,5440
      004E67 54 49 4D 31 5F 43 43 20212 	.ascii "TIM1_CCxNCmd"
             78 4E 43 6D 64
      004E73 00                   20213 	.db	0
      004E74 00 00 C0 AF          20214 	.dw	0,(_TIM1_CCxNCmd)
      004E78 00 00 C1 5E          20215 	.dw	0,(XG$TIM1_CCxNCmd$0$0+1)
      004E7C 01                   20216 	.db	1
      004E7D 00 00 61 04          20217 	.dw	0,(Ldebug_loc_start+2216)
      004E81 04                   20218 	.uleb128	4
      004E82 02                   20219 	.db	2
      004E83 91                   20220 	.db	145
      004E84 02                   20221 	.sleb128	2
      004E85 54 49 4D 31 5F 43 68 20222 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      004E91 00                   20223 	.db	0
      004E92 00 00 00 F5          20224 	.dw	0,245
      004E96 04                   20225 	.uleb128	4
      004E97 02                   20226 	.db	2
      004E98 91                   20227 	.db	145
      004E99 03                   20228 	.sleb128	3
      004E9A 4E 65 77 53 74 61 74 20229 	.ascii "NewState"
             65
      004EA2 00                   20230 	.db	0
      004EA3 00 00 00 F5          20231 	.dw	0,245
      004EA7 08                   20232 	.uleb128	8
      004EA8 00 00 15 0B          20233 	.dw	0,5387
      004EAC 00 00 C1 0C          20234 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1593)
      004EB0 06                   20235 	.uleb128	6
      004EB1 00 00 C1 13          20236 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1595)
      004EB5 00 00 C1 18          20237 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1597)
      004EB9 06                   20238 	.uleb128	6
      004EBA 00 00 C1 1B          20239 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1598)
      004EBE 00 00 C1 20          20240 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1600)
      004EC2 00                   20241 	.uleb128	0
      004EC3 08                   20242 	.uleb128	8
      004EC4 00 00 15 27          20243 	.dw	0,5415
      004EC8 00 00 C1 2E          20244 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1603)
      004ECC 06                   20245 	.uleb128	6
      004ECD 00 00 C1 35          20246 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1605)
      004ED1 00 00 C1 3A          20247 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1607)
      004ED5 06                   20248 	.uleb128	6
      004ED6 00 00 C1 3D          20249 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1608)
      004EDA 00 00 C1 42          20250 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1610)
      004EDE 00                   20251 	.uleb128	0
      004EDF 09                   20252 	.uleb128	9
      004EE0 00 00 C1 48          20253 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1612)
      004EE4 06                   20254 	.uleb128	6
      004EE5 00 00 C1 4F          20255 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1614)
      004EE9 00 00 C1 54          20256 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1616)
      004EED 06                   20257 	.uleb128	6
      004EEE 00 00 C1 57          20258 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1617)
      004EF2 00 00 C1 5C          20259 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1619)
      004EF6 00                   20260 	.uleb128	0
      004EF7 00                   20261 	.uleb128	0
      004EF8 03                   20262 	.uleb128	3
      004EF9 00 00 15 B0          20263 	.dw	0,5552
      004EFD 54 49 4D 31 5F 53 65 20264 	.ascii "TIM1_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      004F0C 00                   20265 	.db	0
      004F0D 00 00 C1 5E          20266 	.dw	0,(_TIM1_SelectOCxM)
      004F11 00 00 C2 68          20267 	.dw	0,(XG$TIM1_SelectOCxM$0$0+1)
      004F15 01                   20268 	.db	1
      004F16 00 00 5F D0          20269 	.dw	0,(Ldebug_loc_start+1908)
      004F1A 04                   20270 	.uleb128	4
      004F1B 02                   20271 	.db	2
      004F1C 91                   20272 	.db	145
      004F1D 02                   20273 	.sleb128	2
      004F1E 54 49 4D 31 5F 43 68 20274 	.ascii "TIM1_Channel"
             61 6E 6E 65 6C
      004F2A 00                   20275 	.db	0
      004F2B 00 00 00 F5          20276 	.dw	0,245
      004F2F 04                   20277 	.uleb128	4
      004F30 02                   20278 	.db	2
      004F31 91                   20279 	.db	145
      004F32 03                   20280 	.sleb128	3
      004F33 54 49 4D 31 5F 4F 43 20281 	.ascii "TIM1_OCMode"
             4D 6F 64 65
      004F3E 00                   20282 	.db	0
      004F3F 00 00 00 F5          20283 	.dw	0,245
      004F43 06                   20284 	.uleb128	6
      004F44 00 00 C2 05          20285 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1652)
      004F48 00 00 C2 17          20286 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1656)
      004F4C 06                   20287 	.uleb128	6
      004F4D 00 00 C2 22          20288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1658)
      004F51 00 00 C2 34          20289 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1662)
      004F55 06                   20290 	.uleb128	6
      004F56 00 00 C2 43          20291 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1665)
      004F5A 00 00 C2 53          20292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1669)
      004F5E 06                   20293 	.uleb128	6
      004F5F 00 00 C2 56          20294 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1670)
      004F63 00 00 C2 66          20295 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1674)
      004F67 00                   20296 	.uleb128	0
      004F68 03                   20297 	.uleb128	3
      004F69 00 00 15 E3          20298 	.dw	0,5603
      004F6D 54 49 4D 31 5F 53 65 20299 	.ascii "TIM1_SetCounter"
             74 43 6F 75 6E 74 65
             72
      004F7C 00                   20300 	.db	0
      004F7D 00 00 C2 68          20301 	.dw	0,(_TIM1_SetCounter)
      004F81 00 00 C2 74          20302 	.dw	0,(XG$TIM1_SetCounter$0$0+1)
      004F85 01                   20303 	.db	1
      004F86 00 00 5F BC          20304 	.dw	0,(Ldebug_loc_start+1888)
      004F8A 04                   20305 	.uleb128	4
      004F8B 02                   20306 	.db	2
      004F8C 91                   20307 	.db	145
      004F8D 02                   20308 	.sleb128	2
      004F8E 43 6F 75 6E 74 65 72 20309 	.ascii "Counter"
      004F95 00                   20310 	.db	0
      004F96 00 00 00 E5          20311 	.dw	0,229
      004F9A 00                   20312 	.uleb128	0
      004F9B 03                   20313 	.uleb128	3
      004F9C 00 00 16 1C          20314 	.dw	0,5660
      004FA0 54 49 4D 31 5F 53 65 20315 	.ascii "TIM1_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      004FB2 00                   20316 	.db	0
      004FB3 00 00 C2 74          20317 	.dw	0,(_TIM1_SetAutoreload)
      004FB7 00 00 C2 80          20318 	.dw	0,(XG$TIM1_SetAutoreload$0$0+1)
      004FBB 01                   20319 	.db	1
      004FBC 00 00 5F A8          20320 	.dw	0,(Ldebug_loc_start+1868)
      004FC0 04                   20321 	.uleb128	4
      004FC1 02                   20322 	.db	2
      004FC2 91                   20323 	.db	145
      004FC3 02                   20324 	.sleb128	2
      004FC4 41 75 74 6F 72 65 6C 20325 	.ascii "Autoreload"
             6F 61 64
      004FCE 00                   20326 	.db	0
      004FCF 00 00 00 E5          20327 	.dw	0,229
      004FD3 00                   20328 	.uleb128	0
      004FD4 03                   20329 	.uleb128	3
      004FD5 00 00 16 51          20330 	.dw	0,5713
      004FD9 54 49 4D 31 5F 53 65 20331 	.ascii "TIM1_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      004FE9 00                   20332 	.db	0
      004FEA 00 00 C2 80          20333 	.dw	0,(_TIM1_SetCompare1)
      004FEE 00 00 C2 8C          20334 	.dw	0,(XG$TIM1_SetCompare1$0$0+1)
      004FF2 01                   20335 	.db	1
      004FF3 00 00 5F 94          20336 	.dw	0,(Ldebug_loc_start+1848)
      004FF7 04                   20337 	.uleb128	4
      004FF8 02                   20338 	.db	2
      004FF9 91                   20339 	.db	145
      004FFA 02                   20340 	.sleb128	2
      004FFB 43 6F 6D 70 61 72 65 20341 	.ascii "Compare1"
             31
      005003 00                   20342 	.db	0
      005004 00 00 00 E5          20343 	.dw	0,229
      005008 00                   20344 	.uleb128	0
      005009 03                   20345 	.uleb128	3
      00500A 00 00 16 86          20346 	.dw	0,5766
      00500E 54 49 4D 31 5F 53 65 20347 	.ascii "TIM1_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      00501E 00                   20348 	.db	0
      00501F 00 00 C2 8C          20349 	.dw	0,(_TIM1_SetCompare2)
      005023 00 00 C2 98          20350 	.dw	0,(XG$TIM1_SetCompare2$0$0+1)
      005027 01                   20351 	.db	1
      005028 00 00 5F 80          20352 	.dw	0,(Ldebug_loc_start+1828)
      00502C 04                   20353 	.uleb128	4
      00502D 02                   20354 	.db	2
      00502E 91                   20355 	.db	145
      00502F 02                   20356 	.sleb128	2
      005030 43 6F 6D 70 61 72 65 20357 	.ascii "Compare2"
             32
      005038 00                   20358 	.db	0
      005039 00 00 00 E5          20359 	.dw	0,229
      00503D 00                   20360 	.uleb128	0
      00503E 03                   20361 	.uleb128	3
      00503F 00 00 16 BB          20362 	.dw	0,5819
      005043 54 49 4D 31 5F 53 65 20363 	.ascii "TIM1_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      005053 00                   20364 	.db	0
      005054 00 00 C2 98          20365 	.dw	0,(_TIM1_SetCompare3)
      005058 00 00 C2 A4          20366 	.dw	0,(XG$TIM1_SetCompare3$0$0+1)
      00505C 01                   20367 	.db	1
      00505D 00 00 5F 6C          20368 	.dw	0,(Ldebug_loc_start+1808)
      005061 04                   20369 	.uleb128	4
      005062 02                   20370 	.db	2
      005063 91                   20371 	.db	145
      005064 02                   20372 	.sleb128	2
      005065 43 6F 6D 70 61 72 65 20373 	.ascii "Compare3"
             33
      00506D 00                   20374 	.db	0
      00506E 00 00 00 E5          20375 	.dw	0,229
      005072 00                   20376 	.uleb128	0
      005073 03                   20377 	.uleb128	3
      005074 00 00 16 F0          20378 	.dw	0,5872
      005078 54 49 4D 31 5F 53 65 20379 	.ascii "TIM1_SetCompare4"
             74 43 6F 6D 70 61 72
             65 34
      005088 00                   20380 	.db	0
      005089 00 00 C2 A4          20381 	.dw	0,(_TIM1_SetCompare4)
      00508D 00 00 C2 B0          20382 	.dw	0,(XG$TIM1_SetCompare4$0$0+1)
      005091 01                   20383 	.db	1
      005092 00 00 5F 58          20384 	.dw	0,(Ldebug_loc_start+1788)
      005096 04                   20385 	.uleb128	4
      005097 02                   20386 	.db	2
      005098 91                   20387 	.db	145
      005099 02                   20388 	.sleb128	2
      00509A 43 6F 6D 70 61 72 65 20389 	.ascii "Compare4"
             34
      0050A2 00                   20390 	.db	0
      0050A3 00 00 00 E5          20391 	.dw	0,229
      0050A7 00                   20392 	.uleb128	0
      0050A8 03                   20393 	.uleb128	3
      0050A9 00 00 17 32          20394 	.dw	0,5938
      0050AD 54 49 4D 31 5F 53 65 20395 	.ascii "TIM1_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      0050C1 00                   20396 	.db	0
      0050C2 00 00 C2 B0          20397 	.dw	0,(_TIM1_SetIC1Prescaler)
      0050C6 00 00 C2 EC          20398 	.dw	0,(XG$TIM1_SetIC1Prescaler$0$0+1)
      0050CA 01                   20399 	.db	1
      0050CB 00 00 5E D8          20400 	.dw	0,(Ldebug_loc_start+1660)
      0050CF 04                   20401 	.uleb128	4
      0050D0 02                   20402 	.db	2
      0050D1 91                   20403 	.db	145
      0050D2 02                   20404 	.sleb128	2
      0050D3 54 49 4D 31 5F 49 43 20405 	.ascii "TIM1_IC1Prescaler"
             31 50 72 65 73 63 61
             6C 65 72
      0050E4 00                   20406 	.db	0
      0050E5 00 00 00 F5          20407 	.dw	0,245
      0050E9 00                   20408 	.uleb128	0
      0050EA 03                   20409 	.uleb128	3
      0050EB 00 00 17 74          20410 	.dw	0,6004
      0050EF 54 49 4D 31 5F 53 65 20411 	.ascii "TIM1_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      005103 00                   20412 	.db	0
      005104 00 00 C2 EC          20413 	.dw	0,(_TIM1_SetIC2Prescaler)
      005108 00 00 C3 28          20414 	.dw	0,(XG$TIM1_SetIC2Prescaler$0$0+1)
      00510C 01                   20415 	.db	1
      00510D 00 00 5E 58          20416 	.dw	0,(Ldebug_loc_start+1532)
      005111 04                   20417 	.uleb128	4
      005112 02                   20418 	.db	2
      005113 91                   20419 	.db	145
      005114 02                   20420 	.sleb128	2
      005115 54 49 4D 31 5F 49 43 20421 	.ascii "TIM1_IC2Prescaler"
             32 50 72 65 73 63 61
             6C 65 72
      005126 00                   20422 	.db	0
      005127 00 00 00 F5          20423 	.dw	0,245
      00512B 00                   20424 	.uleb128	0
      00512C 03                   20425 	.uleb128	3
      00512D 00 00 17 B6          20426 	.dw	0,6070
      005131 54 49 4D 31 5F 53 65 20427 	.ascii "TIM1_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      005145 00                   20428 	.db	0
      005146 00 00 C3 28          20429 	.dw	0,(_TIM1_SetIC3Prescaler)
      00514A 00 00 C3 64          20430 	.dw	0,(XG$TIM1_SetIC3Prescaler$0$0+1)
      00514E 01                   20431 	.db	1
      00514F 00 00 5D D8          20432 	.dw	0,(Ldebug_loc_start+1404)
      005153 04                   20433 	.uleb128	4
      005154 02                   20434 	.db	2
      005155 91                   20435 	.db	145
      005156 02                   20436 	.sleb128	2
      005157 54 49 4D 31 5F 49 43 20437 	.ascii "TIM1_IC3Prescaler"
             33 50 72 65 73 63 61
             6C 65 72
      005168 00                   20438 	.db	0
      005169 00 00 00 F5          20439 	.dw	0,245
      00516D 00                   20440 	.uleb128	0
      00516E 03                   20441 	.uleb128	3
      00516F 00 00 17 F8          20442 	.dw	0,6136
      005173 54 49 4D 31 5F 53 65 20443 	.ascii "TIM1_SetIC4Prescaler"
             74 49 43 34 50 72 65
             73 63 61 6C 65 72
      005187 00                   20444 	.db	0
      005188 00 00 C3 64          20445 	.dw	0,(_TIM1_SetIC4Prescaler)
      00518C 00 00 C3 A0          20446 	.dw	0,(XG$TIM1_SetIC4Prescaler$0$0+1)
      005190 01                   20447 	.db	1
      005191 00 00 5D 58          20448 	.dw	0,(Ldebug_loc_start+1276)
      005195 04                   20449 	.uleb128	4
      005196 02                   20450 	.db	2
      005197 91                   20451 	.db	145
      005198 02                   20452 	.sleb128	2
      005199 54 49 4D 31 5F 49 43 20453 	.ascii "TIM1_IC4Prescaler"
             34 50 72 65 73 63 61
             6C 65 72
      0051AA 00                   20454 	.db	0
      0051AB 00 00 00 F5          20455 	.dw	0,245
      0051AF 00                   20456 	.uleb128	0
      0051B0 0A                   20457 	.uleb128	10
      0051B1 00 00 18 54          20458 	.dw	0,6228
      0051B5 54 49 4D 31 5F 47 65 20459 	.ascii "TIM1_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      0051C5 00                   20460 	.db	0
      0051C6 00 00 C3 A0          20461 	.dw	0,(_TIM1_GetCapture1)
      0051CA 00 00 C3 BA          20462 	.dw	0,(XG$TIM1_GetCapture1$0$0+1)
      0051CE 01                   20463 	.db	1
      0051CF 00 00 5D 14          20464 	.dw	0,(Ldebug_loc_start+1208)
      0051D3 00 00 00 E5          20465 	.dw	0,229
      0051D7 07                   20466 	.uleb128	7
      0051D8 06                   20467 	.db	6
      0051D9 52                   20468 	.db	82
      0051DA 93                   20469 	.db	147
      0051DB 01                   20470 	.uleb128	1
      0051DC 51                   20471 	.db	81
      0051DD 93                   20472 	.db	147
      0051DE 01                   20473 	.uleb128	1
      0051DF 74 6D 70 63 63 72 31 20474 	.ascii "tmpccr1"
      0051E6 00                   20475 	.db	0
      0051E7 00 00 00 E5          20476 	.dw	0,229
      0051EB 07                   20477 	.uleb128	7
      0051EC 01                   20478 	.db	1
      0051ED 50                   20479 	.db	80
      0051EE 74 6D 70 63 63 72 31 20480 	.ascii "tmpccr1l"
             6C
      0051F6 00                   20481 	.db	0
      0051F7 00 00 00 F5          20482 	.dw	0,245
      0051FB 07                   20483 	.uleb128	7
      0051FC 01                   20484 	.db	1
      0051FD 52                   20485 	.db	82
      0051FE 74 6D 70 63 63 72 31 20486 	.ascii "tmpccr1h"
             68
      005206 00                   20487 	.db	0
      005207 00 00 00 F5          20488 	.dw	0,245
      00520B 00                   20489 	.uleb128	0
      00520C 0A                   20490 	.uleb128	10
      00520D 00 00 18 B0          20491 	.dw	0,6320
      005211 54 49 4D 31 5F 47 65 20492 	.ascii "TIM1_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      005221 00                   20493 	.db	0
      005222 00 00 C3 BA          20494 	.dw	0,(_TIM1_GetCapture2)
      005226 00 00 C3 D4          20495 	.dw	0,(XG$TIM1_GetCapture2$0$0+1)
      00522A 01                   20496 	.db	1
      00522B 00 00 5C D0          20497 	.dw	0,(Ldebug_loc_start+1140)
      00522F 00 00 00 E5          20498 	.dw	0,229
      005233 07                   20499 	.uleb128	7
      005234 06                   20500 	.db	6
      005235 52                   20501 	.db	82
      005236 93                   20502 	.db	147
      005237 01                   20503 	.uleb128	1
      005238 51                   20504 	.db	81
      005239 93                   20505 	.db	147
      00523A 01                   20506 	.uleb128	1
      00523B 74 6D 70 63 63 72 32 20507 	.ascii "tmpccr2"
      005242 00                   20508 	.db	0
      005243 00 00 00 E5          20509 	.dw	0,229
      005247 07                   20510 	.uleb128	7
      005248 01                   20511 	.db	1
      005249 50                   20512 	.db	80
      00524A 74 6D 70 63 63 72 32 20513 	.ascii "tmpccr2l"
             6C
      005252 00                   20514 	.db	0
      005253 00 00 00 F5          20515 	.dw	0,245
      005257 07                   20516 	.uleb128	7
      005258 01                   20517 	.db	1
      005259 52                   20518 	.db	82
      00525A 74 6D 70 63 63 72 32 20519 	.ascii "tmpccr2h"
             68
      005262 00                   20520 	.db	0
      005263 00 00 00 F5          20521 	.dw	0,245
      005267 00                   20522 	.uleb128	0
      005268 0A                   20523 	.uleb128	10
      005269 00 00 19 0C          20524 	.dw	0,6412
      00526D 54 49 4D 31 5F 47 65 20525 	.ascii "TIM1_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      00527D 00                   20526 	.db	0
      00527E 00 00 C3 D4          20527 	.dw	0,(_TIM1_GetCapture3)
      005282 00 00 C3 EE          20528 	.dw	0,(XG$TIM1_GetCapture3$0$0+1)
      005286 01                   20529 	.db	1
      005287 00 00 5C 8C          20530 	.dw	0,(Ldebug_loc_start+1072)
      00528B 00 00 00 E5          20531 	.dw	0,229
      00528F 07                   20532 	.uleb128	7
      005290 06                   20533 	.db	6
      005291 52                   20534 	.db	82
      005292 93                   20535 	.db	147
      005293 01                   20536 	.uleb128	1
      005294 51                   20537 	.db	81
      005295 93                   20538 	.db	147
      005296 01                   20539 	.uleb128	1
      005297 74 6D 70 63 63 72 33 20540 	.ascii "tmpccr3"
      00529E 00                   20541 	.db	0
      00529F 00 00 00 E5          20542 	.dw	0,229
      0052A3 07                   20543 	.uleb128	7
      0052A4 01                   20544 	.db	1
      0052A5 50                   20545 	.db	80
      0052A6 74 6D 70 63 63 72 33 20546 	.ascii "tmpccr3l"
             6C
      0052AE 00                   20547 	.db	0
      0052AF 00 00 00 F5          20548 	.dw	0,245
      0052B3 07                   20549 	.uleb128	7
      0052B4 01                   20550 	.db	1
      0052B5 52                   20551 	.db	82
      0052B6 74 6D 70 63 63 72 33 20552 	.ascii "tmpccr3h"
             68
      0052BE 00                   20553 	.db	0
      0052BF 00 00 00 F5          20554 	.dw	0,245
      0052C3 00                   20555 	.uleb128	0
      0052C4 0A                   20556 	.uleb128	10
      0052C5 00 00 19 68          20557 	.dw	0,6504
      0052C9 54 49 4D 31 5F 47 65 20558 	.ascii "TIM1_GetCapture4"
             74 43 61 70 74 75 72
             65 34
      0052D9 00                   20559 	.db	0
      0052DA 00 00 C3 EE          20560 	.dw	0,(_TIM1_GetCapture4)
      0052DE 00 00 C4 08          20561 	.dw	0,(XG$TIM1_GetCapture4$0$0+1)
      0052E2 01                   20562 	.db	1
      0052E3 00 00 5C 48          20563 	.dw	0,(Ldebug_loc_start+1004)
      0052E7 00 00 00 E5          20564 	.dw	0,229
      0052EB 07                   20565 	.uleb128	7
      0052EC 06                   20566 	.db	6
      0052ED 52                   20567 	.db	82
      0052EE 93                   20568 	.db	147
      0052EF 01                   20569 	.uleb128	1
      0052F0 51                   20570 	.db	81
      0052F1 93                   20571 	.db	147
      0052F2 01                   20572 	.uleb128	1
      0052F3 74 6D 70 63 63 72 34 20573 	.ascii "tmpccr4"
      0052FA 00                   20574 	.db	0
      0052FB 00 00 00 E5          20575 	.dw	0,229
      0052FF 07                   20576 	.uleb128	7
      005300 01                   20577 	.db	1
      005301 50                   20578 	.db	80
      005302 74 6D 70 63 63 72 34 20579 	.ascii "tmpccr4l"
             6C
      00530A 00                   20580 	.db	0
      00530B 00 00 00 F5          20581 	.dw	0,245
      00530F 07                   20582 	.uleb128	7
      005310 01                   20583 	.db	1
      005311 52                   20584 	.db	82
      005312 74 6D 70 63 63 72 34 20585 	.ascii "tmpccr4h"
             68
      00531A 00                   20586 	.db	0
      00531B 00 00 00 F5          20587 	.dw	0,245
      00531F 00                   20588 	.uleb128	0
      005320 0A                   20589 	.uleb128	10
      005321 00 00 19 A4          20590 	.dw	0,6564
      005325 54 49 4D 31 5F 47 65 20591 	.ascii "TIM1_GetCounter"
             74 43 6F 75 6E 74 65
             72
      005334 00                   20592 	.db	0
      005335 00 00 C4 08          20593 	.dw	0,(_TIM1_GetCounter)
      005339 00 00 C4 21          20594 	.dw	0,(XG$TIM1_GetCounter$0$0+1)
      00533D 01                   20595 	.db	1
      00533E 00 00 5C 1C          20596 	.dw	0,(Ldebug_loc_start+960)
      005342 00 00 00 E5          20597 	.dw	0,229
      005346 07                   20598 	.uleb128	7
      005347 07                   20599 	.db	7
      005348 52                   20600 	.db	82
      005349 93                   20601 	.db	147
      00534A 01                   20602 	.uleb128	1
      00534B 91                   20603 	.db	145
      00534C 7D                   20604 	.sleb128	-3
      00534D 93                   20605 	.db	147
      00534E 01                   20606 	.uleb128	1
      00534F 74 6D 70 63 6E 74 72 20607 	.ascii "tmpcntr"
      005356 00                   20608 	.db	0
      005357 00 00 00 E5          20609 	.dw	0,229
      00535B 00                   20610 	.uleb128	0
      00535C 0A                   20611 	.uleb128	10
      00535D 00 00 19 DF          20612 	.dw	0,6623
      005361 54 49 4D 31 5F 47 65 20613 	.ascii "TIM1_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      005372 00                   20614 	.db	0
      005373 00 00 C4 21          20615 	.dw	0,(_TIM1_GetPrescaler)
      005377 00 00 C4 3A          20616 	.dw	0,(XG$TIM1_GetPrescaler$0$0+1)
      00537B 01                   20617 	.db	1
      00537C 00 00 5B F0          20618 	.dw	0,(Ldebug_loc_start+916)
      005380 00 00 00 E5          20619 	.dw	0,229
      005384 07                   20620 	.uleb128	7
      005385 07                   20621 	.db	7
      005386 52                   20622 	.db	82
      005387 93                   20623 	.db	147
      005388 01                   20624 	.uleb128	1
      005389 91                   20625 	.db	145
      00538A 7D                   20626 	.sleb128	-3
      00538B 93                   20627 	.db	147
      00538C 01                   20628 	.uleb128	1
      00538D 74 65 6D 70          20629 	.ascii "temp"
      005391 00                   20630 	.db	0
      005392 00 00 00 E5          20631 	.dw	0,229
      005396 00                   20632 	.uleb128	0
      005397 0A                   20633 	.uleb128	10
      005398 00 00 1A 65          20634 	.dw	0,6757
      00539C 54 49 4D 31 5F 47 65 20635 	.ascii "TIM1_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      0053AE 00                   20636 	.db	0
      0053AF 00 00 C4 3A          20637 	.dw	0,(_TIM1_GetFlagStatus)
      0053B3 00 00 C4 D4          20638 	.dw	0,(XG$TIM1_GetFlagStatus$0$0+1)
      0053B7 01                   20639 	.db	1
      0053B8 00 00 5A B0          20640 	.dw	0,(Ldebug_loc_start+596)
      0053BC 00 00 00 F5          20641 	.dw	0,245
      0053C0 04                   20642 	.uleb128	4
      0053C1 02                   20643 	.db	2
      0053C2 91                   20644 	.db	145
      0053C3 02                   20645 	.sleb128	2
      0053C4 54 49 4D 31 5F 46 4C 20646 	.ascii "TIM1_FLAG"
             41 47
      0053CD 00                   20647 	.db	0
      0053CE 00 00 1A 65          20648 	.dw	0,6757
      0053D2 06                   20649 	.uleb128	6
      0053D3 00 00 C4 CB          20650 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1893)
      0053D7 00 00 C4 CD          20651 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1895)
      0053DB 06                   20652 	.uleb128	6
      0053DC 00 00 C4 D0          20653 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1896)
      0053E0 00 00 C4 D1          20654 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1898)
      0053E4 07                   20655 	.uleb128	7
      0053E5 01                   20656 	.db	1
      0053E6 50                   20657 	.db	80
      0053E7 62 69 74 73 74 61 74 20658 	.ascii "bitstatus"
             75 73
      0053F0 00                   20659 	.db	0
      0053F1 00 00 00 F5          20660 	.dw	0,245
      0053F5 07                   20661 	.uleb128	7
      0053F6 02                   20662 	.db	2
      0053F7 91                   20663 	.db	145
      0053F8 7F                   20664 	.sleb128	-1
      0053F9 74 69 6D 31 5F 66 6C 20665 	.ascii "tim1_flag_l"
             61 67 5F 6C
      005404 00                   20666 	.db	0
      005405 00 00 00 F5          20667 	.dw	0,245
      005409 07                   20668 	.uleb128	7
      00540A 01                   20669 	.db	1
      00540B 52                   20670 	.db	82
      00540C 74 69 6D 31 5F 66 6C 20671 	.ascii "tim1_flag_h"
             61 67 5F 68
      005417 00                   20672 	.db	0
      005418 00 00 00 F5          20673 	.dw	0,245
      00541C 00                   20674 	.uleb128	0
      00541D 05                   20675 	.uleb128	5
      00541E 75 6E 73 69 67 6E 65 20676 	.ascii "unsigned int"
             64 20 69 6E 74
      00542A 00                   20677 	.db	0
      00542B 02                   20678 	.db	2
      00542C 07                   20679 	.db	7
      00542D 03                   20680 	.uleb128	3
      00542E 00 00 1A A9          20681 	.dw	0,6825
      005432 54 49 4D 31 5F 43 6C 20682 	.ascii "TIM1_ClearFlag"
             65 61 72 46 6C 61 67
      005440 00                   20683 	.db	0
      005441 00 00 C4 D4          20684 	.dw	0,(_TIM1_ClearFlag)
      005445 00 00 C5 09          20685 	.dw	0,(XG$TIM1_ClearFlag$0$0+1)
      005449 01                   20686 	.db	1
      00544A 00 00 5A 3C          20687 	.dw	0,(Ldebug_loc_start+480)
      00544E 04                   20688 	.uleb128	4
      00544F 02                   20689 	.db	2
      005450 91                   20690 	.db	145
      005451 02                   20691 	.sleb128	2
      005452 54 49 4D 31 5F 46 4C 20692 	.ascii "TIM1_FLAG"
             41 47
      00545B 00                   20693 	.db	0
      00545C 00 00 1A 65          20694 	.dw	0,6757
      005460 00                   20695 	.uleb128	0
      005461 0A                   20696 	.uleb128	10
      005462 00 00 1B 2F          20697 	.dw	0,6959
      005466 54 49 4D 31 5F 47 65 20698 	.ascii "TIM1_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      005476 00                   20699 	.db	0
      005477 00 00 C5 09          20700 	.dw	0,(_TIM1_GetITStatus)
      00547B 00 00 C5 82          20701 	.dw	0,(XG$TIM1_GetITStatus$0$0+1)
      00547F 01                   20702 	.db	1
      005480 00 00 59 68          20703 	.dw	0,(Ldebug_loc_start+268)
      005484 00 00 00 F5          20704 	.dw	0,245
      005488 04                   20705 	.uleb128	4
      005489 02                   20706 	.db	2
      00548A 91                   20707 	.db	145
      00548B 02                   20708 	.sleb128	2
      00548C 54 49 4D 31 5F 49 54 20709 	.ascii "TIM1_IT"
      005493 00                   20710 	.db	0
      005494 00 00 00 F5          20711 	.dw	0,245
      005498 06                   20712 	.uleb128	6
      005499 00 00 C5 79          20713 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1941)
      00549D 00 00 C5 7B          20714 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1943)
      0054A1 06                   20715 	.uleb128	6
      0054A2 00 00 C5 7E          20716 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1944)
      0054A6 00 00 C5 7F          20717 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1946)
      0054AA 07                   20718 	.uleb128	7
      0054AB 01                   20719 	.db	1
      0054AC 50                   20720 	.db	80
      0054AD 62 69 74 73 74 61 74 20721 	.ascii "bitstatus"
             75 73
      0054B6 00                   20722 	.db	0
      0054B7 00 00 00 F5          20723 	.dw	0,245
      0054BB 07                   20724 	.uleb128	7
      0054BC 02                   20725 	.db	2
      0054BD 91                   20726 	.db	145
      0054BE 7F                   20727 	.sleb128	-1
      0054BF 54 49 4D 31 5F 69 74 20728 	.ascii "TIM1_itStatus"
             53 74 61 74 75 73
      0054CC 00                   20729 	.db	0
      0054CD 00 00 00 F5          20730 	.dw	0,245
      0054D1 07                   20731 	.uleb128	7
      0054D2 01                   20732 	.db	1
      0054D3 50                   20733 	.db	80
      0054D4 54 49 4D 31 5F 69 74 20734 	.ascii "TIM1_itEnable"
             45 6E 61 62 6C 65
      0054E1 00                   20735 	.db	0
      0054E2 00 00 00 F5          20736 	.dw	0,245
      0054E6 00                   20737 	.uleb128	0
      0054E7 03                   20738 	.uleb128	3
      0054E8 00 00 1B 69          20739 	.dw	0,7017
      0054EC 54 49 4D 31 5F 43 6C 20740 	.ascii "TIM1_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      005502 00                   20741 	.db	0
      005503 00 00 C5 82          20742 	.dw	0,(_TIM1_ClearITPendingBit)
      005507 00 00 C5 9F          20743 	.dw	0,(XG$TIM1_ClearITPendingBit$0$0+1)
      00550B 01                   20744 	.db	1
      00550C 00 00 59 0C          20745 	.dw	0,(Ldebug_loc_start+176)
      005510 04                   20746 	.uleb128	4
      005511 02                   20747 	.db	2
      005512 91                   20748 	.db	145
      005513 02                   20749 	.sleb128	2
      005514 54 49 4D 31 5F 49 54 20750 	.ascii "TIM1_IT"
      00551B 00                   20751 	.db	0
      00551C 00 00 00 F5          20752 	.dw	0,245
      005520 00                   20753 	.uleb128	0
      005521 03                   20754 	.uleb128	3
      005522 00 00 1B E0          20755 	.dw	0,7136
      005526 54 49 31 5F 43 6F 6E 20756 	.ascii "TI1_Config"
             66 69 67
      005530 00                   20757 	.db	0
      005531 00 00 C5 9F          20758 	.dw	0,(_TI1_Config)
      005535 00 00 C5 DC          20759 	.dw	0,(XFstm8s_tim1$TI1_Config$0$0+1)
      005539 00                   20760 	.db	0
      00553A 00 00 58 E0          20761 	.dw	0,(Ldebug_loc_start+132)
      00553E 04                   20762 	.uleb128	4
      00553F 02                   20763 	.db	2
      005540 91                   20764 	.db	145
      005541 02                   20765 	.sleb128	2
      005542 54 49 4D 31 5F 49 43 20766 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      005551 00                   20767 	.db	0
      005552 00 00 00 F5          20768 	.dw	0,245
      005556 04                   20769 	.uleb128	4
      005557 02                   20770 	.db	2
      005558 91                   20771 	.db	145
      005559 03                   20772 	.sleb128	3
      00555A 54 49 4D 31 5F 49 43 20773 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      00556A 00                   20774 	.db	0
      00556B 00 00 00 F5          20775 	.dw	0,245
      00556F 04                   20776 	.uleb128	4
      005570 02                   20777 	.db	2
      005571 91                   20778 	.db	145
      005572 04                   20779 	.sleb128	4
      005573 54 49 4D 31 5F 49 43 20780 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      005580 00                   20781 	.db	0
      005581 00 00 00 F5          20782 	.dw	0,245
      005585 06                   20783 	.uleb128	6
      005586 00 00 C5 C5          20784 	.dw	0,(Sstm8s_tim1$TI1_Config$1973)
      00558A 00 00 C5 CA          20785 	.dw	0,(Sstm8s_tim1$TI1_Config$1975)
      00558E 06                   20786 	.uleb128	6
      00558F 00 00 C5 CD          20787 	.dw	0,(Sstm8s_tim1$TI1_Config$1976)
      005593 00 00 C5 D2          20788 	.dw	0,(Sstm8s_tim1$TI1_Config$1978)
      005597 00                   20789 	.uleb128	0
      005598 03                   20790 	.uleb128	3
      005599 00 00 1C 57          20791 	.dw	0,7255
      00559D 54 49 32 5F 43 6F 6E 20792 	.ascii "TI2_Config"
             66 69 67
      0055A7 00                   20793 	.db	0
      0055A8 00 00 C5 DC          20794 	.dw	0,(_TI2_Config)
      0055AC 00 00 C6 19          20795 	.dw	0,(XFstm8s_tim1$TI2_Config$0$0+1)
      0055B0 00                   20796 	.db	0
      0055B1 00 00 58 B4          20797 	.dw	0,(Ldebug_loc_start+88)
      0055B5 04                   20798 	.uleb128	4
      0055B6 02                   20799 	.db	2
      0055B7 91                   20800 	.db	145
      0055B8 02                   20801 	.sleb128	2
      0055B9 54 49 4D 31 5F 49 43 20802 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      0055C8 00                   20803 	.db	0
      0055C9 00 00 00 F5          20804 	.dw	0,245
      0055CD 04                   20805 	.uleb128	4
      0055CE 02                   20806 	.db	2
      0055CF 91                   20807 	.db	145
      0055D0 03                   20808 	.sleb128	3
      0055D1 54 49 4D 31 5F 49 43 20809 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      0055E1 00                   20810 	.db	0
      0055E2 00 00 00 F5          20811 	.dw	0,245
      0055E6 04                   20812 	.uleb128	4
      0055E7 02                   20813 	.db	2
      0055E8 91                   20814 	.db	145
      0055E9 04                   20815 	.sleb128	4
      0055EA 54 49 4D 31 5F 49 43 20816 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      0055F7 00                   20817 	.db	0
      0055F8 00 00 00 F5          20818 	.dw	0,245
      0055FC 06                   20819 	.uleb128	6
      0055FD 00 00 C6 02          20820 	.dw	0,(Sstm8s_tim1$TI2_Config$1992)
      005601 00 00 C6 07          20821 	.dw	0,(Sstm8s_tim1$TI2_Config$1994)
      005605 06                   20822 	.uleb128	6
      005606 00 00 C6 0A          20823 	.dw	0,(Sstm8s_tim1$TI2_Config$1995)
      00560A 00 00 C6 0F          20824 	.dw	0,(Sstm8s_tim1$TI2_Config$1997)
      00560E 00                   20825 	.uleb128	0
      00560F 03                   20826 	.uleb128	3
      005610 00 00 1C CE          20827 	.dw	0,7374
      005614 54 49 33 5F 43 6F 6E 20828 	.ascii "TI3_Config"
             66 69 67
      00561E 00                   20829 	.db	0
      00561F 00 00 C6 19          20830 	.dw	0,(_TI3_Config)
      005623 00 00 C6 56          20831 	.dw	0,(XFstm8s_tim1$TI3_Config$0$0+1)
      005627 00                   20832 	.db	0
      005628 00 00 58 88          20833 	.dw	0,(Ldebug_loc_start+44)
      00562C 04                   20834 	.uleb128	4
      00562D 02                   20835 	.db	2
      00562E 91                   20836 	.db	145
      00562F 02                   20837 	.sleb128	2
      005630 54 49 4D 31 5F 49 43 20838 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      00563F 00                   20839 	.db	0
      005640 00 00 00 F5          20840 	.dw	0,245
      005644 04                   20841 	.uleb128	4
      005645 02                   20842 	.db	2
      005646 91                   20843 	.db	145
      005647 03                   20844 	.sleb128	3
      005648 54 49 4D 31 5F 49 43 20845 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      005658 00                   20846 	.db	0
      005659 00 00 00 F5          20847 	.dw	0,245
      00565D 04                   20848 	.uleb128	4
      00565E 02                   20849 	.db	2
      00565F 91                   20850 	.db	145
      005660 04                   20851 	.sleb128	4
      005661 54 49 4D 31 5F 49 43 20852 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      00566E 00                   20853 	.db	0
      00566F 00 00 00 F5          20854 	.dw	0,245
      005673 06                   20855 	.uleb128	6
      005674 00 00 C6 3F          20856 	.dw	0,(Sstm8s_tim1$TI3_Config$2011)
      005678 00 00 C6 44          20857 	.dw	0,(Sstm8s_tim1$TI3_Config$2013)
      00567C 06                   20858 	.uleb128	6
      00567D 00 00 C6 47          20859 	.dw	0,(Sstm8s_tim1$TI3_Config$2014)
      005681 00 00 C6 4C          20860 	.dw	0,(Sstm8s_tim1$TI3_Config$2016)
      005685 00                   20861 	.uleb128	0
      005686 03                   20862 	.uleb128	3
      005687 00 00 1D 45          20863 	.dw	0,7493
      00568B 54 49 34 5F 43 6F 6E 20864 	.ascii "TI4_Config"
             66 69 67
      005695 00                   20865 	.db	0
      005696 00 00 C6 56          20866 	.dw	0,(_TI4_Config)
      00569A 00 00 C6 93          20867 	.dw	0,(XFstm8s_tim1$TI4_Config$0$0+1)
      00569E 00                   20868 	.db	0
      00569F 00 00 58 5C          20869 	.dw	0,(Ldebug_loc_start)
      0056A3 04                   20870 	.uleb128	4
      0056A4 02                   20871 	.db	2
      0056A5 91                   20872 	.db	145
      0056A6 02                   20873 	.sleb128	2
      0056A7 54 49 4D 31 5F 49 43 20874 	.ascii "TIM1_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      0056B6 00                   20875 	.db	0
      0056B7 00 00 00 F5          20876 	.dw	0,245
      0056BB 04                   20877 	.uleb128	4
      0056BC 02                   20878 	.db	2
      0056BD 91                   20879 	.db	145
      0056BE 03                   20880 	.sleb128	3
      0056BF 54 49 4D 31 5F 49 43 20881 	.ascii "TIM1_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      0056CF 00                   20882 	.db	0
      0056D0 00 00 00 F5          20883 	.dw	0,245
      0056D4 04                   20884 	.uleb128	4
      0056D5 02                   20885 	.db	2
      0056D6 91                   20886 	.db	145
      0056D7 04                   20887 	.sleb128	4
      0056D8 54 49 4D 31 5F 49 43 20888 	.ascii "TIM1_ICFilter"
             46 69 6C 74 65 72
      0056E5 00                   20889 	.db	0
      0056E6 00 00 00 F5          20890 	.dw	0,245
      0056EA 06                   20891 	.uleb128	6
      0056EB 00 00 C6 7C          20892 	.dw	0,(Sstm8s_tim1$TI4_Config$2030)
      0056EF 00 00 C6 81          20893 	.dw	0,(Sstm8s_tim1$TI4_Config$2032)
      0056F3 06                   20894 	.uleb128	6
      0056F4 00 00 C6 84          20895 	.dw	0,(Sstm8s_tim1$TI4_Config$2033)
      0056F8 00 00 C6 89          20896 	.dw	0,(Sstm8s_tim1$TI4_Config$2035)
      0056FC 00                   20897 	.uleb128	0
      0056FD 0B                   20898 	.uleb128	11
      0056FE 00 00 00 F5          20899 	.dw	0,245
      005702 0C                   20900 	.uleb128	12
      005703 00 00 1D 57          20901 	.dw	0,7511
      005707 18                   20902 	.db	24
      005708 00 00 1D 45          20903 	.dw	0,7493
      00570C 0D                   20904 	.uleb128	13
      00570D 17                   20905 	.db	23
      00570E 00                   20906 	.uleb128	0
      00570F 07                   20907 	.uleb128	7
      005710 05                   20908 	.db	5
      005711 03                   20909 	.db	3
      005712 00 00 81 2C          20910 	.dw	0,(___str_0)
      005716 5F 5F 73 74 72 5F 30 20911 	.ascii "__str_0"
      00571D 00                   20912 	.db	0
      00571E 00 00 1D 4A          20913 	.dw	0,7498
      005722 00                   20914 	.uleb128	0
      005723 00                   20915 	.uleb128	0
      005724 00                   20916 	.uleb128	0
      005725                      20917 Ldebug_info_end:
                                  20918 
                                  20919 	.area .debug_pubnames (NOLOAD)
      000E2D 00 00 06 DC          20920 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000E31                      20921 Ldebug_pubnames_start:
      000E31 00 02                20922 	.dw	2
      000E33 00 00 39 B8          20923 	.dw	0,(Ldebug_info_start-4)
      000E37 00 00 1D 6D          20924 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      000E3B 00 00 00 43          20925 	.dw	0,67
      000E3F 54 49 4D 31 5F 44 65 20926 	.ascii "TIM1_DeInit"
             49 6E 69 74
      000E4A 00                   20927 	.db	0
      000E4B 00 00 00 5D          20928 	.dw	0,93
      000E4F 54 49 4D 31 5F 54 69 20929 	.ascii "TIM1_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000E60 00                   20930 	.db	0
      000E61 00 00 01 06          20931 	.dw	0,262
      000E65 54 49 4D 31 5F 4F 43 20932 	.ascii "TIM1_OC1Init"
             31 49 6E 69 74
      000E71 00                   20933 	.db	0
      000E72 00 00 01 E4          20934 	.dw	0,484
      000E76 54 49 4D 31 5F 4F 43 20935 	.ascii "TIM1_OC2Init"
             32 49 6E 69 74
      000E82 00                   20936 	.db	0
      000E83 00 00 02 C2          20937 	.dw	0,706
      000E87 54 49 4D 31 5F 4F 43 20938 	.ascii "TIM1_OC3Init"
             33 49 6E 69 74
      000E93 00                   20939 	.db	0
      000E94 00 00 03 A0          20940 	.dw	0,928
      000E98 54 49 4D 31 5F 4F 43 20941 	.ascii "TIM1_OC4Init"
             34 49 6E 69 74
      000EA4 00                   20942 	.db	0
      000EA5 00 00 04 43          20943 	.dw	0,1091
      000EA9 54 49 4D 31 5F 42 44 20944 	.ascii "TIM1_BDTRConfig"
             54 52 43 6F 6E 66 69
             67
      000EB8 00                   20945 	.db	0
      000EB9 00 00 04 F5          20946 	.dw	0,1269
      000EBD 54 49 4D 31 5F 49 43 20947 	.ascii "TIM1_ICInit"
             49 6E 69 74
      000EC8 00                   20948 	.db	0
      000EC9 00 00 05 AD          20949 	.dw	0,1453
      000ECD 54 49 4D 31 5F 50 57 20950 	.ascii "TIM1_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      000EDC 00                   20951 	.db	0
      000EDD 00 00 06 A2          20952 	.dw	0,1698
      000EE1 54 49 4D 31 5F 43 6D 20953 	.ascii "TIM1_Cmd"
             64
      000EE9 00                   20954 	.db	0
      000EEA 00 00 06 E1          20955 	.dw	0,1761
      000EEE 54 49 4D 31 5F 43 74 20956 	.ascii "TIM1_CtrlPWMOutputs"
             72 6C 50 57 4D 4F 75
             74 70 75 74 73
      000F01 00                   20957 	.db	0
      000F02 00 00 07 2B          20958 	.dw	0,1835
      000F06 54 49 4D 31 5F 49 54 20959 	.ascii "TIM1_ITConfig"
             43 6F 6E 66 69 67
      000F13 00                   20960 	.db	0
      000F14 00 00 07 7F          20961 	.dw	0,1919
      000F18 54 49 4D 31 5F 49 6E 20962 	.ascii "TIM1_InternalClockConfig"
             74 65 72 6E 61 6C 43
             6C 6F 63 6B 43 6F 6E
             66 69 67
      000F30 00                   20963 	.db	0
      000F31 00 00 07 A6          20964 	.dw	0,1958
      000F35 54 49 4D 31 5F 45 54 20965 	.ascii "TIM1_ETRClockMode1Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 31 43 6F 6E
             66 69 67
      000F4D 00                   20966 	.db	0
      000F4E 00 00 08 20          20967 	.dw	0,2080
      000F52 54 49 4D 31 5F 45 54 20968 	.ascii "TIM1_ETRClockMode2Config"
             52 43 6C 6F 63 6B 4D
             6F 64 65 32 43 6F 6E
             66 69 67
      000F6A 00                   20969 	.db	0
      000F6B 00 00 08 9A          20970 	.dw	0,2202
      000F6F 54 49 4D 31 5F 45 54 20971 	.ascii "TIM1_ETRConfig"
             52 43 6F 6E 66 69 67
      000F7D 00                   20972 	.db	0
      000F7E 00 00 09 0A          20973 	.dw	0,2314
      000F82 54 49 4D 31 5F 54 49 20974 	.ascii "TIM1_TIxExternalClockConfig"
             78 45 78 74 65 72 6E
             61 6C 43 6C 6F 63 6B
             43 6F 6E 66 69 67
      000F9D 00                   20975 	.db	0
      000F9E 00 00 09 96          20976 	.dw	0,2454
      000FA2 54 49 4D 31 5F 53 65 20977 	.ascii "TIM1_SelectInputTrigger"
             6C 65 63 74 49 6E 70
             75 74 54 72 69 67 67
             65 72
      000FB9 00                   20978 	.db	0
      000FBA 00 00 09 E1          20979 	.dw	0,2529
      000FBE 54 49 4D 31 5F 55 70 20980 	.ascii "TIM1_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      000FD6 00                   20981 	.db	0
      000FD7 00 00 0A 30          20982 	.dw	0,2608
      000FDB 54 49 4D 31 5F 55 70 20983 	.ascii "TIM1_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      000FF3 00                   20984 	.db	0
      000FF4 00 00 0A 88          20985 	.dw	0,2696
      000FF8 54 49 4D 31 5F 53 65 20986 	.ascii "TIM1_SelectHallSensor"
             6C 65 63 74 48 61 6C
             6C 53 65 6E 73 6F 72
      00100D 00                   20987 	.db	0
      00100E 00 00 0A D4          20988 	.dw	0,2772
      001012 54 49 4D 31 5F 53 65 20989 	.ascii "TIM1_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      001029 00                   20990 	.db	0
      00102A 00 00 0B 25          20991 	.dw	0,2853
      00102E 54 49 4D 31 5F 53 65 20992 	.ascii "TIM1_SelectOutputTrigger"
             6C 65 63 74 4F 75 74
             70 75 74 54 72 69 67
             67 65 72
      001046 00                   20993 	.db	0
      001047 00 00 0B 69          20994 	.dw	0,2921
      00104B 54 49 4D 31 5F 53 65 20995 	.ascii "TIM1_SelectSlaveMode"
             6C 65 63 74 53 6C 61
             76 65 4D 6F 64 65
      00105F 00                   20996 	.db	0
      001060 00 00 0B A8          20997 	.dw	0,2984
      001064 54 49 4D 31 5F 53 65 20998 	.ascii "TIM1_SelectMasterSlaveMode"
             6C 65 63 74 4D 61 73
             74 65 72 53 6C 61 76
             65 4D 6F 64 65
      00107E 00                   20999 	.db	0
      00107F 00 00 0B F9          21000 	.dw	0,3065
      001083 54 49 4D 31 5F 45 6E 21001 	.ascii "TIM1_EncoderInterfaceConfig"
             63 6F 64 65 72 49 6E
             74 65 72 66 61 63 65
             43 6F 6E 66 69 67
      00109E 00                   21002 	.db	0
      00109F 00 00 0C 97          21003 	.dw	0,3223
      0010A3 54 49 4D 31 5F 50 72 21004 	.ascii "TIM1_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      0010B7 00                   21005 	.db	0
      0010B8 00 00 0C EC          21006 	.dw	0,3308
      0010BC 54 49 4D 31 5F 43 6F 21007 	.ascii "TIM1_CounterModeConfig"
             75 6E 74 65 72 4D 6F
             64 65 43 6F 6E 66 69
             67
      0010D2 00                   21008 	.db	0
      0010D3 00 00 0D 2F          21009 	.dw	0,3375
      0010D7 54 49 4D 31 5F 46 6F 21010 	.ascii "TIM1_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      0010EB 00                   21011 	.db	0
      0010EC 00 00 0D 71          21012 	.dw	0,3441
      0010F0 54 49 4D 31 5F 46 6F 21013 	.ascii "TIM1_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      001104 00                   21014 	.db	0
      001105 00 00 0D B3          21015 	.dw	0,3507
      001109 54 49 4D 31 5F 46 6F 21016 	.ascii "TIM1_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      00111D 00                   21017 	.db	0
      00111E 00 00 0D F5          21018 	.dw	0,3573
      001122 54 49 4D 31 5F 46 6F 21019 	.ascii "TIM1_ForcedOC4Config"
             72 63 65 64 4F 43 34
             43 6F 6E 66 69 67
      001136 00                   21020 	.db	0
      001137 00 00 0E 37          21021 	.dw	0,3639
      00113B 54 49 4D 31 5F 41 52 21022 	.ascii "TIM1_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      001150 00                   21023 	.db	0
      001151 00 00 0E 83          21024 	.dw	0,3715
      001155 54 49 4D 31 5F 53 65 21025 	.ascii "TIM1_SelectCOM"
             6C 65 63 74 43 4F 4D
      001163 00                   21026 	.db	0
      001164 00 00 0E C8          21027 	.dw	0,3784
      001168 54 49 4D 31 5F 43 43 21028 	.ascii "TIM1_CCPreloadControl"
             50 72 65 6C 6F 61 64
             43 6F 6E 74 72 6F 6C
      00117D 00                   21029 	.db	0
      00117E 00 00 0F 14          21030 	.dw	0,3860
      001182 54 49 4D 31 5F 4F 43 21031 	.ascii "TIM1_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      001197 00                   21032 	.db	0
      001198 00 00 0F 60          21033 	.dw	0,3936
      00119C 54 49 4D 31 5F 4F 43 21034 	.ascii "TIM1_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0011B1 00                   21035 	.db	0
      0011B2 00 00 0F AC          21036 	.dw	0,4012
      0011B6 54 49 4D 31 5F 4F 43 21037 	.ascii "TIM1_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0011CB 00                   21038 	.db	0
      0011CC 00 00 0F F8          21039 	.dw	0,4088
      0011D0 54 49 4D 31 5F 4F 43 21040 	.ascii "TIM1_OC4PreloadConfig"
             34 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0011E5 00                   21041 	.db	0
      0011E6 00 00 10 44          21042 	.dw	0,4164
      0011EA 54 49 4D 31 5F 4F 43 21043 	.ascii "TIM1_OC1FastConfig"
             31 46 61 73 74 43 6F
             6E 66 69 67
      0011FC 00                   21044 	.db	0
      0011FD 00 00 10 8D          21045 	.dw	0,4237
      001201 54 49 4D 31 5F 4F 43 21046 	.ascii "TIM1_OC2FastConfig"
             32 46 61 73 74 43 6F
             6E 66 69 67
      001213 00                   21047 	.db	0
      001214 00 00 10 D6          21048 	.dw	0,4310
      001218 54 49 4D 31 5F 4F 43 21049 	.ascii "TIM1_OC3FastConfig"
             33 46 61 73 74 43 6F
             6E 66 69 67
      00122A 00                   21050 	.db	0
      00122B 00 00 11 1F          21051 	.dw	0,4383
      00122F 54 49 4D 31 5F 4F 43 21052 	.ascii "TIM1_OC4FastConfig"
             34 46 61 73 74 43 6F
             6E 66 69 67
      001241 00                   21053 	.db	0
      001242 00 00 11 68          21054 	.dw	0,4456
      001246 54 49 4D 31 5F 47 65 21055 	.ascii "TIM1_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      001258 00                   21056 	.db	0
      001259 00 00 11 A7          21057 	.dw	0,4519
      00125D 54 49 4D 31 5F 4F 43 21058 	.ascii "TIM1_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      001273 00                   21059 	.db	0
      001274 00 00 11 FB          21060 	.dw	0,4603
      001278 54 49 4D 31 5F 4F 43 21061 	.ascii "TIM1_OC1NPolarityConfig"
             31 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      00128F 00                   21062 	.db	0
      001290 00 00 12 51          21063 	.dw	0,4689
      001294 54 49 4D 31 5F 4F 43 21064 	.ascii "TIM1_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0012AA 00                   21065 	.db	0
      0012AB 00 00 12 A5          21066 	.dw	0,4773
      0012AF 54 49 4D 31 5F 4F 43 21067 	.ascii "TIM1_OC2NPolarityConfig"
             32 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      0012C6 00                   21068 	.db	0
      0012C7 00 00 12 FB          21069 	.dw	0,4859
      0012CB 54 49 4D 31 5F 4F 43 21070 	.ascii "TIM1_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0012E1 00                   21071 	.db	0
      0012E2 00 00 13 4F          21072 	.dw	0,4943
      0012E6 54 49 4D 31 5F 4F 43 21073 	.ascii "TIM1_OC3NPolarityConfig"
             33 4E 50 6F 6C 61 72
             69 74 79 43 6F 6E 66
             69 67
      0012FD 00                   21074 	.db	0
      0012FE 00 00 13 A5          21075 	.dw	0,5029
      001302 54 49 4D 31 5F 4F 43 21076 	.ascii "TIM1_OC4PolarityConfig"
             34 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      001318 00                   21077 	.db	0
      001319 00 00 13 F9          21078 	.dw	0,5113
      00131D 54 49 4D 31 5F 43 43 21079 	.ascii "TIM1_CCxCmd"
             78 43 6D 64
      001328 00                   21080 	.db	0
      001329 00 00 14 AA          21081 	.dw	0,5290
      00132D 54 49 4D 31 5F 43 43 21082 	.ascii "TIM1_CCxNCmd"
             78 4E 43 6D 64
      001339 00                   21083 	.db	0
      00133A 00 00 15 40          21084 	.dw	0,5440
      00133E 54 49 4D 31 5F 53 65 21085 	.ascii "TIM1_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      00134D 00                   21086 	.db	0
      00134E 00 00 15 B0          21087 	.dw	0,5552
      001352 54 49 4D 31 5F 53 65 21088 	.ascii "TIM1_SetCounter"
             74 43 6F 75 6E 74 65
             72
      001361 00                   21089 	.db	0
      001362 00 00 15 E3          21090 	.dw	0,5603
      001366 54 49 4D 31 5F 53 65 21091 	.ascii "TIM1_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      001378 00                   21092 	.db	0
      001379 00 00 16 1C          21093 	.dw	0,5660
      00137D 54 49 4D 31 5F 53 65 21094 	.ascii "TIM1_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      00138D 00                   21095 	.db	0
      00138E 00 00 16 51          21096 	.dw	0,5713
      001392 54 49 4D 31 5F 53 65 21097 	.ascii "TIM1_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      0013A2 00                   21098 	.db	0
      0013A3 00 00 16 86          21099 	.dw	0,5766
      0013A7 54 49 4D 31 5F 53 65 21100 	.ascii "TIM1_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      0013B7 00                   21101 	.db	0
      0013B8 00 00 16 BB          21102 	.dw	0,5819
      0013BC 54 49 4D 31 5F 53 65 21103 	.ascii "TIM1_SetCompare4"
             74 43 6F 6D 70 61 72
             65 34
      0013CC 00                   21104 	.db	0
      0013CD 00 00 16 F0          21105 	.dw	0,5872
      0013D1 54 49 4D 31 5F 53 65 21106 	.ascii "TIM1_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      0013E5 00                   21107 	.db	0
      0013E6 00 00 17 32          21108 	.dw	0,5938
      0013EA 54 49 4D 31 5F 53 65 21109 	.ascii "TIM1_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      0013FE 00                   21110 	.db	0
      0013FF 00 00 17 74          21111 	.dw	0,6004
      001403 54 49 4D 31 5F 53 65 21112 	.ascii "TIM1_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      001417 00                   21113 	.db	0
      001418 00 00 17 B6          21114 	.dw	0,6070
      00141C 54 49 4D 31 5F 53 65 21115 	.ascii "TIM1_SetIC4Prescaler"
             74 49 43 34 50 72 65
             73 63 61 6C 65 72
      001430 00                   21116 	.db	0
      001431 00 00 17 F8          21117 	.dw	0,6136
      001435 54 49 4D 31 5F 47 65 21118 	.ascii "TIM1_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      001445 00                   21119 	.db	0
      001446 00 00 18 54          21120 	.dw	0,6228
      00144A 54 49 4D 31 5F 47 65 21121 	.ascii "TIM1_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      00145A 00                   21122 	.db	0
      00145B 00 00 18 B0          21123 	.dw	0,6320
      00145F 54 49 4D 31 5F 47 65 21124 	.ascii "TIM1_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      00146F 00                   21125 	.db	0
      001470 00 00 19 0C          21126 	.dw	0,6412
      001474 54 49 4D 31 5F 47 65 21127 	.ascii "TIM1_GetCapture4"
             74 43 61 70 74 75 72
             65 34
      001484 00                   21128 	.db	0
      001485 00 00 19 68          21129 	.dw	0,6504
      001489 54 49 4D 31 5F 47 65 21130 	.ascii "TIM1_GetCounter"
             74 43 6F 75 6E 74 65
             72
      001498 00                   21131 	.db	0
      001499 00 00 19 A4          21132 	.dw	0,6564
      00149D 54 49 4D 31 5F 47 65 21133 	.ascii "TIM1_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      0014AE 00                   21134 	.db	0
      0014AF 00 00 19 DF          21135 	.dw	0,6623
      0014B3 54 49 4D 31 5F 47 65 21136 	.ascii "TIM1_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      0014C5 00                   21137 	.db	0
      0014C6 00 00 1A 75          21138 	.dw	0,6773
      0014CA 54 49 4D 31 5F 43 6C 21139 	.ascii "TIM1_ClearFlag"
             65 61 72 46 6C 61 67
      0014D8 00                   21140 	.db	0
      0014D9 00 00 1A A9          21141 	.dw	0,6825
      0014DD 54 49 4D 31 5F 47 65 21142 	.ascii "TIM1_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      0014ED 00                   21143 	.db	0
      0014EE 00 00 1B 2F          21144 	.dw	0,6959
      0014F2 54 49 4D 31 5F 43 6C 21145 	.ascii "TIM1_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      001508 00                   21146 	.db	0
      001509 00 00 00 00          21147 	.dw	0,0
      00150D                      21148 Ldebug_pubnames_end:
                                  21149 
                                  21150 	.area .debug_frame (NOLOAD)
      00461B 00 00                21151 	.dw	0
      00461D 00 0E                21152 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      00461F                      21153 Ldebug_CIE0_start:
      00461F FF FF                21154 	.dw	0xffff
      004621 FF FF                21155 	.dw	0xffff
      004623 01                   21156 	.db	1
      004624 00                   21157 	.db	0
      004625 01                   21158 	.uleb128	1
      004626 7F                   21159 	.sleb128	-1
      004627 09                   21160 	.db	9
      004628 0C                   21161 	.db	12
      004629 08                   21162 	.uleb128	8
      00462A 02                   21163 	.uleb128	2
      00462B 89                   21164 	.db	137
      00462C 01                   21165 	.uleb128	1
      00462D                      21166 Ldebug_CIE0_end:
      00462D 00 00 00 21          21167 	.dw	0,33
      004631 00 00 46 1B          21168 	.dw	0,(Ldebug_CIE0_start-4)
      004635 00 00 C6 56          21169 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)	;initial loc
      004639 00 00 00 3D          21170 	.dw	0,Sstm8s_tim1$TI4_Config$2040-Sstm8s_tim1$TI4_Config$2023
      00463D 01                   21171 	.db	1
      00463E 00 00 C6 56          21172 	.dw	0,(Sstm8s_tim1$TI4_Config$2023)
      004642 0E                   21173 	.db	14
      004643 02                   21174 	.uleb128	2
      004644 01                   21175 	.db	1
      004645 00 00 C6 57          21176 	.dw	0,(Sstm8s_tim1$TI4_Config$2024)
      004649 0E                   21177 	.db	14
      00464A 03                   21178 	.uleb128	3
      00464B 01                   21179 	.db	1
      00464C 00 00 C6 92          21180 	.dw	0,(Sstm8s_tim1$TI4_Config$2038)
      004650 0E                   21181 	.db	14
      004651 02                   21182 	.uleb128	2
                                  21183 
                                  21184 	.area .debug_frame (NOLOAD)
      004652 00 00                21185 	.dw	0
      004654 00 0E                21186 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      004656                      21187 Ldebug_CIE1_start:
      004656 FF FF                21188 	.dw	0xffff
      004658 FF FF                21189 	.dw	0xffff
      00465A 01                   21190 	.db	1
      00465B 00                   21191 	.db	0
      00465C 01                   21192 	.uleb128	1
      00465D 7F                   21193 	.sleb128	-1
      00465E 09                   21194 	.db	9
      00465F 0C                   21195 	.db	12
      004660 08                   21196 	.uleb128	8
      004661 02                   21197 	.uleb128	2
      004662 89                   21198 	.db	137
      004663 01                   21199 	.uleb128	1
      004664                      21200 Ldebug_CIE1_end:
      004664 00 00 00 21          21201 	.dw	0,33
      004668 00 00 46 52          21202 	.dw	0,(Ldebug_CIE1_start-4)
      00466C 00 00 C6 19          21203 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)	;initial loc
      004670 00 00 00 3D          21204 	.dw	0,Sstm8s_tim1$TI3_Config$2021-Sstm8s_tim1$TI3_Config$2004
      004674 01                   21205 	.db	1
      004675 00 00 C6 19          21206 	.dw	0,(Sstm8s_tim1$TI3_Config$2004)
      004679 0E                   21207 	.db	14
      00467A 02                   21208 	.uleb128	2
      00467B 01                   21209 	.db	1
      00467C 00 00 C6 1A          21210 	.dw	0,(Sstm8s_tim1$TI3_Config$2005)
      004680 0E                   21211 	.db	14
      004681 03                   21212 	.uleb128	3
      004682 01                   21213 	.db	1
      004683 00 00 C6 55          21214 	.dw	0,(Sstm8s_tim1$TI3_Config$2019)
      004687 0E                   21215 	.db	14
      004688 02                   21216 	.uleb128	2
                                  21217 
                                  21218 	.area .debug_frame (NOLOAD)
      004689 00 00                21219 	.dw	0
      00468B 00 0E                21220 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      00468D                      21221 Ldebug_CIE2_start:
      00468D FF FF                21222 	.dw	0xffff
      00468F FF FF                21223 	.dw	0xffff
      004691 01                   21224 	.db	1
      004692 00                   21225 	.db	0
      004693 01                   21226 	.uleb128	1
      004694 7F                   21227 	.sleb128	-1
      004695 09                   21228 	.db	9
      004696 0C                   21229 	.db	12
      004697 08                   21230 	.uleb128	8
      004698 02                   21231 	.uleb128	2
      004699 89                   21232 	.db	137
      00469A 01                   21233 	.uleb128	1
      00469B                      21234 Ldebug_CIE2_end:
      00469B 00 00 00 21          21235 	.dw	0,33
      00469F 00 00 46 89          21236 	.dw	0,(Ldebug_CIE2_start-4)
      0046A3 00 00 C5 DC          21237 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)	;initial loc
      0046A7 00 00 00 3D          21238 	.dw	0,Sstm8s_tim1$TI2_Config$2002-Sstm8s_tim1$TI2_Config$1985
      0046AB 01                   21239 	.db	1
      0046AC 00 00 C5 DC          21240 	.dw	0,(Sstm8s_tim1$TI2_Config$1985)
      0046B0 0E                   21241 	.db	14
      0046B1 02                   21242 	.uleb128	2
      0046B2 01                   21243 	.db	1
      0046B3 00 00 C5 DD          21244 	.dw	0,(Sstm8s_tim1$TI2_Config$1986)
      0046B7 0E                   21245 	.db	14
      0046B8 03                   21246 	.uleb128	3
      0046B9 01                   21247 	.db	1
      0046BA 00 00 C6 18          21248 	.dw	0,(Sstm8s_tim1$TI2_Config$2000)
      0046BE 0E                   21249 	.db	14
      0046BF 02                   21250 	.uleb128	2
                                  21251 
                                  21252 	.area .debug_frame (NOLOAD)
      0046C0 00 00                21253 	.dw	0
      0046C2 00 0E                21254 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      0046C4                      21255 Ldebug_CIE3_start:
      0046C4 FF FF                21256 	.dw	0xffff
      0046C6 FF FF                21257 	.dw	0xffff
      0046C8 01                   21258 	.db	1
      0046C9 00                   21259 	.db	0
      0046CA 01                   21260 	.uleb128	1
      0046CB 7F                   21261 	.sleb128	-1
      0046CC 09                   21262 	.db	9
      0046CD 0C                   21263 	.db	12
      0046CE 08                   21264 	.uleb128	8
      0046CF 02                   21265 	.uleb128	2
      0046D0 89                   21266 	.db	137
      0046D1 01                   21267 	.uleb128	1
      0046D2                      21268 Ldebug_CIE3_end:
      0046D2 00 00 00 21          21269 	.dw	0,33
      0046D6 00 00 46 C0          21270 	.dw	0,(Ldebug_CIE3_start-4)
      0046DA 00 00 C5 9F          21271 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)	;initial loc
      0046DE 00 00 00 3D          21272 	.dw	0,Sstm8s_tim1$TI1_Config$1983-Sstm8s_tim1$TI1_Config$1966
      0046E2 01                   21273 	.db	1
      0046E3 00 00 C5 9F          21274 	.dw	0,(Sstm8s_tim1$TI1_Config$1966)
      0046E7 0E                   21275 	.db	14
      0046E8 02                   21276 	.uleb128	2
      0046E9 01                   21277 	.db	1
      0046EA 00 00 C5 A0          21278 	.dw	0,(Sstm8s_tim1$TI1_Config$1967)
      0046EE 0E                   21279 	.db	14
      0046EF 03                   21280 	.uleb128	3
      0046F0 01                   21281 	.db	1
      0046F1 00 00 C5 DB          21282 	.dw	0,(Sstm8s_tim1$TI1_Config$1981)
      0046F5 0E                   21283 	.db	14
      0046F6 02                   21284 	.uleb128	2
                                  21285 
                                  21286 	.area .debug_frame (NOLOAD)
      0046F7 00 00                21287 	.dw	0
      0046F9 00 0E                21288 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      0046FB                      21289 Ldebug_CIE4_start:
      0046FB FF FF                21290 	.dw	0xffff
      0046FD FF FF                21291 	.dw	0xffff
      0046FF 01                   21292 	.db	1
      004700 00                   21293 	.db	0
      004701 01                   21294 	.uleb128	1
      004702 7F                   21295 	.sleb128	-1
      004703 09                   21296 	.db	9
      004704 0C                   21297 	.db	12
      004705 08                   21298 	.uleb128	8
      004706 02                   21299 	.uleb128	2
      004707 89                   21300 	.db	137
      004708 01                   21301 	.uleb128	1
      004709                      21302 Ldebug_CIE4_end:
      004709 00 00 00 3D          21303 	.dw	0,61
      00470D 00 00 46 F7          21304 	.dw	0,(Ldebug_CIE4_start-4)
      004711 00 00 C5 82          21305 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)	;initial loc
      004715 00 00 00 1D          21306 	.dw	0,Sstm8s_tim1$TIM1_ClearITPendingBit$1964-Sstm8s_tim1$TIM1_ClearITPendingBit$1953
      004719 01                   21307 	.db	1
      00471A 00 00 C5 82          21308 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1953)
      00471E 0E                   21309 	.db	14
      00471F 02                   21310 	.uleb128	2
      004720 01                   21311 	.db	1
      004721 00 00 C5 8B          21312 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1955)
      004725 0E                   21313 	.db	14
      004726 03                   21314 	.uleb128	3
      004727 01                   21315 	.db	1
      004728 00 00 C5 8D          21316 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1956)
      00472C 0E                   21317 	.db	14
      00472D 04                   21318 	.uleb128	4
      00472E 01                   21319 	.db	1
      00472F 00 00 C5 8F          21320 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1957)
      004733 0E                   21321 	.db	14
      004734 06                   21322 	.uleb128	6
      004735 01                   21323 	.db	1
      004736 00 00 C5 91          21324 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1958)
      00473A 0E                   21325 	.db	14
      00473B 07                   21326 	.uleb128	7
      00473C 01                   21327 	.db	1
      00473D 00 00 C5 93          21328 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1959)
      004741 0E                   21329 	.db	14
      004742 08                   21330 	.uleb128	8
      004743 01                   21331 	.db	1
      004744 00 00 C5 98          21332 	.dw	0,(Sstm8s_tim1$TIM1_ClearITPendingBit$1960)
      004748 0E                   21333 	.db	14
      004749 02                   21334 	.uleb128	2
                                  21335 
                                  21336 	.area .debug_frame (NOLOAD)
      00474A 00 00                21337 	.dw	0
      00474C 00 0E                21338 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      00474E                      21339 Ldebug_CIE5_start:
      00474E FF FF                21340 	.dw	0xffff
      004750 FF FF                21341 	.dw	0xffff
      004752 01                   21342 	.db	1
      004753 00                   21343 	.db	0
      004754 01                   21344 	.uleb128	1
      004755 7F                   21345 	.sleb128	-1
      004756 09                   21346 	.db	9
      004757 0C                   21347 	.db	12
      004758 08                   21348 	.uleb128	8
      004759 02                   21349 	.uleb128	2
      00475A 89                   21350 	.db	137
      00475B 01                   21351 	.uleb128	1
      00475C                      21352 Ldebug_CIE5_end:
      00475C 00 00 00 83          21353 	.dw	0,131
      004760 00 00 47 4A          21354 	.dw	0,(Ldebug_CIE5_start-4)
      004764 00 00 C5 09          21355 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)	;initial loc
      004768 00 00 00 79          21356 	.dw	0,Sstm8s_tim1$TIM1_GetITStatus$1951-Sstm8s_tim1$TIM1_GetITStatus$1921
      00476C 01                   21357 	.db	1
      00476D 00 00 C5 09          21358 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1921)
      004771 0E                   21359 	.db	14
      004772 02                   21360 	.uleb128	2
      004773 01                   21361 	.db	1
      004774 00 00 C5 0A          21362 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1922)
      004778 0E                   21363 	.db	14
      004779 03                   21364 	.uleb128	3
      00477A 01                   21365 	.db	1
      00477B 00 00 C5 12          21366 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1924)
      00477F 0E                   21367 	.db	14
      004780 03                   21368 	.uleb128	3
      004781 01                   21369 	.db	1
      004782 00 00 C5 1B          21370 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1925)
      004786 0E                   21371 	.db	14
      004787 03                   21372 	.uleb128	3
      004788 01                   21373 	.db	1
      004789 00 00 C5 24          21374 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1926)
      00478D 0E                   21375 	.db	14
      00478E 03                   21376 	.uleb128	3
      00478F 01                   21377 	.db	1
      004790 00 00 C5 2D          21378 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1927)
      004794 0E                   21379 	.db	14
      004795 03                   21380 	.uleb128	3
      004796 01                   21381 	.db	1
      004797 00 00 C5 36          21382 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1928)
      00479B 0E                   21383 	.db	14
      00479C 03                   21384 	.uleb128	3
      00479D 01                   21385 	.db	1
      00479E 00 00 C5 3F          21386 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1929)
      0047A2 0E                   21387 	.db	14
      0047A3 03                   21388 	.uleb128	3
      0047A4 01                   21389 	.db	1
      0047A5 00 00 C5 48          21390 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1930)
      0047A9 0E                   21391 	.db	14
      0047AA 03                   21392 	.uleb128	3
      0047AB 01                   21393 	.db	1
      0047AC 00 00 C5 51          21394 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1931)
      0047B0 0E                   21395 	.db	14
      0047B1 03                   21396 	.uleb128	3
      0047B2 01                   21397 	.db	1
      0047B3 00 00 C5 53          21398 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1932)
      0047B7 0E                   21399 	.db	14
      0047B8 04                   21400 	.uleb128	4
      0047B9 01                   21401 	.db	1
      0047BA 00 00 C5 55          21402 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1933)
      0047BE 0E                   21403 	.db	14
      0047BF 05                   21404 	.uleb128	5
      0047C0 01                   21405 	.db	1
      0047C1 00 00 C5 57          21406 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1934)
      0047C5 0E                   21407 	.db	14
      0047C6 07                   21408 	.uleb128	7
      0047C7 01                   21409 	.db	1
      0047C8 00 00 C5 59          21410 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1935)
      0047CC 0E                   21411 	.db	14
      0047CD 08                   21412 	.uleb128	8
      0047CE 01                   21413 	.db	1
      0047CF 00 00 C5 5B          21414 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1936)
      0047D3 0E                   21415 	.db	14
      0047D4 09                   21416 	.uleb128	9
      0047D5 01                   21417 	.db	1
      0047D6 00 00 C5 60          21418 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1937)
      0047DA 0E                   21419 	.db	14
      0047DB 03                   21420 	.uleb128	3
      0047DC 01                   21421 	.db	1
      0047DD 00 00 C5 81          21422 	.dw	0,(Sstm8s_tim1$TIM1_GetITStatus$1949)
      0047E1 0E                   21423 	.db	14
      0047E2 02                   21424 	.uleb128	2
                                  21425 
                                  21426 	.area .debug_frame (NOLOAD)
      0047E3 00 00                21427 	.dw	0
      0047E5 00 0E                21428 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      0047E7                      21429 Ldebug_CIE6_start:
      0047E7 FF FF                21430 	.dw	0xffff
      0047E9 FF FF                21431 	.dw	0xffff
      0047EB 01                   21432 	.db	1
      0047EC 00                   21433 	.db	0
      0047ED 01                   21434 	.uleb128	1
      0047EE 7F                   21435 	.sleb128	-1
      0047EF 09                   21436 	.db	9
      0047F0 0C                   21437 	.db	12
      0047F1 08                   21438 	.uleb128	8
      0047F2 02                   21439 	.uleb128	2
      0047F3 89                   21440 	.db	137
      0047F4 01                   21441 	.uleb128	1
      0047F5                      21442 Ldebug_CIE6_end:
      0047F5 00 00 00 4B          21443 	.dw	0,75
      0047F9 00 00 47 E3          21444 	.dw	0,(Ldebug_CIE6_start-4)
      0047FD 00 00 C4 D4          21445 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)	;initial loc
      004801 00 00 00 35          21446 	.dw	0,Sstm8s_tim1$TIM1_ClearFlag$1919-Sstm8s_tim1$TIM1_ClearFlag$1905
      004805 01                   21447 	.db	1
      004806 00 00 C4 D4          21448 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1905)
      00480A 0E                   21449 	.db	14
      00480B 02                   21450 	.uleb128	2
      00480C 01                   21451 	.db	1
      00480D 00 00 C4 D5          21452 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1906)
      004811 0E                   21453 	.db	14
      004812 04                   21454 	.uleb128	4
      004813 01                   21455 	.db	1
      004814 00 00 C4 EB          21456 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1908)
      004818 0E                   21457 	.db	14
      004819 05                   21458 	.uleb128	5
      00481A 01                   21459 	.db	1
      00481B 00 00 C4 ED          21460 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1909)
      00481F 0E                   21461 	.db	14
      004820 06                   21462 	.uleb128	6
      004821 01                   21463 	.db	1
      004822 00 00 C4 EF          21464 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1910)
      004826 0E                   21465 	.db	14
      004827 08                   21466 	.uleb128	8
      004828 01                   21467 	.db	1
      004829 00 00 C4 F1          21468 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1911)
      00482D 0E                   21469 	.db	14
      00482E 09                   21470 	.uleb128	9
      00482F 01                   21471 	.db	1
      004830 00 00 C4 F3          21472 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1912)
      004834 0E                   21473 	.db	14
      004835 0A                   21474 	.uleb128	10
      004836 01                   21475 	.db	1
      004837 00 00 C4 F8          21476 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1913)
      00483B 0E                   21477 	.db	14
      00483C 04                   21478 	.uleb128	4
      00483D 01                   21479 	.db	1
      00483E 00 00 C5 08          21480 	.dw	0,(Sstm8s_tim1$TIM1_ClearFlag$1917)
      004842 0E                   21481 	.db	14
      004843 02                   21482 	.uleb128	2
                                  21483 
                                  21484 	.area .debug_frame (NOLOAD)
      004844 00 00                21485 	.dw	0
      004846 00 0E                21486 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      004848                      21487 Ldebug_CIE7_start:
      004848 FF FF                21488 	.dw	0xffff
      00484A FF FF                21489 	.dw	0xffff
      00484C 01                   21490 	.db	1
      00484D 00                   21491 	.db	0
      00484E 01                   21492 	.uleb128	1
      00484F 7F                   21493 	.sleb128	-1
      004850 09                   21494 	.db	9
      004851 0C                   21495 	.db	12
      004852 08                   21496 	.uleb128	8
      004853 02                   21497 	.uleb128	2
      004854 89                   21498 	.db	137
      004855 01                   21499 	.uleb128	1
      004856                      21500 Ldebug_CIE7_end:
      004856 00 00 00 C2          21501 	.dw	0,194
      00485A 00 00 48 44          21502 	.dw	0,(Ldebug_CIE7_start-4)
      00485E 00 00 C4 3A          21503 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)	;initial loc
      004862 00 00 00 9A          21504 	.dw	0,Sstm8s_tim1$TIM1_GetFlagStatus$1903-Sstm8s_tim1$TIM1_GetFlagStatus$1864
      004866 01                   21505 	.db	1
      004867 00 00 C4 3A          21506 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1864)
      00486B 0E                   21507 	.db	14
      00486C 02                   21508 	.uleb128	2
      00486D 01                   21509 	.db	1
      00486E 00 00 C4 3B          21510 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1865)
      004872 0E                   21511 	.db	14
      004873 03                   21512 	.uleb128	3
      004874 01                   21513 	.db	1
      004875 00 00 C4 45          21514 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1867)
      004879 0E                   21515 	.db	14
      00487A 03                   21516 	.uleb128	3
      00487B 01                   21517 	.db	1
      00487C 00 00 C4 4D          21518 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1868)
      004880 0E                   21519 	.db	14
      004881 03                   21520 	.uleb128	3
      004882 01                   21521 	.db	1
      004883 00 00 C4 55          21522 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1869)
      004887 0E                   21523 	.db	14
      004888 03                   21524 	.uleb128	3
      004889 01                   21525 	.db	1
      00488A 00 00 C4 5D          21526 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1870)
      00488E 0E                   21527 	.db	14
      00488F 03                   21528 	.uleb128	3
      004890 01                   21529 	.db	1
      004891 00 00 C4 65          21530 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1871)
      004895 0E                   21531 	.db	14
      004896 03                   21532 	.uleb128	3
      004897 01                   21533 	.db	1
      004898 00 00 C4 6D          21534 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1872)
      00489C 0E                   21535 	.db	14
      00489D 03                   21536 	.uleb128	3
      00489E 01                   21537 	.db	1
      00489F 00 00 C4 75          21538 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1873)
      0048A3 0E                   21539 	.db	14
      0048A4 03                   21540 	.uleb128	3
      0048A5 01                   21541 	.db	1
      0048A6 00 00 C4 7D          21542 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1874)
      0048AA 0E                   21543 	.db	14
      0048AB 03                   21544 	.uleb128	3
      0048AC 01                   21545 	.db	1
      0048AD 00 00 C4 85          21546 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1875)
      0048B1 0E                   21547 	.db	14
      0048B2 03                   21548 	.uleb128	3
      0048B3 01                   21549 	.db	1
      0048B4 00 00 C4 8D          21550 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1876)
      0048B8 0E                   21551 	.db	14
      0048B9 03                   21552 	.uleb128	3
      0048BA 01                   21553 	.db	1
      0048BB 00 00 C4 95          21554 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1877)
      0048BF 0E                   21555 	.db	14
      0048C0 03                   21556 	.uleb128	3
      0048C1 01                   21557 	.db	1
      0048C2 00 00 C4 9D          21558 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1878)
      0048C6 0E                   21559 	.db	14
      0048C7 03                   21560 	.uleb128	3
      0048C8 01                   21561 	.db	1
      0048C9 00 00 C4 9E          21562 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1879)
      0048CD 0E                   21563 	.db	14
      0048CE 05                   21564 	.uleb128	5
      0048CF 01                   21565 	.db	1
      0048D0 00 00 C4 A0          21566 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1880)
      0048D4 0E                   21567 	.db	14
      0048D5 06                   21568 	.uleb128	6
      0048D6 01                   21569 	.db	1
      0048D7 00 00 C4 A2          21570 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1881)
      0048DB 0E                   21571 	.db	14
      0048DC 07                   21572 	.uleb128	7
      0048DD 01                   21573 	.db	1
      0048DE 00 00 C4 A4          21574 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1882)
      0048E2 0E                   21575 	.db	14
      0048E3 08                   21576 	.uleb128	8
      0048E4 01                   21577 	.db	1
      0048E5 00 00 C4 A6          21578 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1883)
      0048E9 0E                   21579 	.db	14
      0048EA 09                   21580 	.uleb128	9
      0048EB 01                   21581 	.db	1
      0048EC 00 00 C4 A8          21582 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1884)
      0048F0 0E                   21583 	.db	14
      0048F1 0A                   21584 	.uleb128	10
      0048F2 01                   21585 	.db	1
      0048F3 00 00 C4 AA          21586 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1885)
      0048F7 0E                   21587 	.db	14
      0048F8 0B                   21588 	.uleb128	11
      0048F9 01                   21589 	.db	1
      0048FA 00 00 C4 AF          21590 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1886)
      0048FE 0E                   21591 	.db	14
      0048FF 05                   21592 	.uleb128	5
      004900 01                   21593 	.db	1
      004901 00 00 C4 B0          21594 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1887)
      004905 0E                   21595 	.db	14
      004906 03                   21596 	.uleb128	3
      004907 01                   21597 	.db	1
      004908 00 00 C4 C0          21598 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1891)
      00490C 0E                   21599 	.db	14
      00490D 05                   21600 	.uleb128	5
      00490E 01                   21601 	.db	1
      00490F 00 00 C4 C3          21602 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1892)
      004913 0E                   21603 	.db	14
      004914 03                   21604 	.uleb128	3
      004915 01                   21605 	.db	1
      004916 00 00 C4 D3          21606 	.dw	0,(Sstm8s_tim1$TIM1_GetFlagStatus$1901)
      00491A 0E                   21607 	.db	14
      00491B 02                   21608 	.uleb128	2
                                  21609 
                                  21610 	.area .debug_frame (NOLOAD)
      00491C 00 00                21611 	.dw	0
      00491E 00 0E                21612 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      004920                      21613 Ldebug_CIE8_start:
      004920 FF FF                21614 	.dw	0xffff
      004922 FF FF                21615 	.dw	0xffff
      004924 01                   21616 	.db	1
      004925 00                   21617 	.db	0
      004926 01                   21618 	.uleb128	1
      004927 7F                   21619 	.sleb128	-1
      004928 09                   21620 	.db	9
      004929 0C                   21621 	.db	12
      00492A 08                   21622 	.uleb128	8
      00492B 02                   21623 	.uleb128	2
      00492C 89                   21624 	.db	137
      00492D 01                   21625 	.uleb128	1
      00492E                      21626 Ldebug_CIE8_end:
      00492E 00 00 00 21          21627 	.dw	0,33
      004932 00 00 49 1C          21628 	.dw	0,(Ldebug_CIE8_start-4)
      004936 00 00 C4 21          21629 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)	;initial loc
      00493A 00 00 00 19          21630 	.dw	0,Sstm8s_tim1$TIM1_GetPrescaler$1862-Sstm8s_tim1$TIM1_GetPrescaler$1855
      00493E 01                   21631 	.db	1
      00493F 00 00 C4 21          21632 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1855)
      004943 0E                   21633 	.db	14
      004944 02                   21634 	.uleb128	2
      004945 01                   21635 	.db	1
      004946 00 00 C4 23          21636 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1856)
      00494A 0E                   21637 	.db	14
      00494B 06                   21638 	.uleb128	6
      00494C 01                   21639 	.db	1
      00494D 00 00 C4 39          21640 	.dw	0,(Sstm8s_tim1$TIM1_GetPrescaler$1860)
      004951 0E                   21641 	.db	14
      004952 02                   21642 	.uleb128	2
                                  21643 
                                  21644 	.area .debug_frame (NOLOAD)
      004953 00 00                21645 	.dw	0
      004955 00 0E                21646 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      004957                      21647 Ldebug_CIE9_start:
      004957 FF FF                21648 	.dw	0xffff
      004959 FF FF                21649 	.dw	0xffff
      00495B 01                   21650 	.db	1
      00495C 00                   21651 	.db	0
      00495D 01                   21652 	.uleb128	1
      00495E 7F                   21653 	.sleb128	-1
      00495F 09                   21654 	.db	9
      004960 0C                   21655 	.db	12
      004961 08                   21656 	.uleb128	8
      004962 02                   21657 	.uleb128	2
      004963 89                   21658 	.db	137
      004964 01                   21659 	.uleb128	1
      004965                      21660 Ldebug_CIE9_end:
      004965 00 00 00 21          21661 	.dw	0,33
      004969 00 00 49 53          21662 	.dw	0,(Ldebug_CIE9_start-4)
      00496D 00 00 C4 08          21663 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)	;initial loc
      004971 00 00 00 19          21664 	.dw	0,Sstm8s_tim1$TIM1_GetCounter$1853-Sstm8s_tim1$TIM1_GetCounter$1846
      004975 01                   21665 	.db	1
      004976 00 00 C4 08          21666 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1846)
      00497A 0E                   21667 	.db	14
      00497B 02                   21668 	.uleb128	2
      00497C 01                   21669 	.db	1
      00497D 00 00 C4 0A          21670 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1847)
      004981 0E                   21671 	.db	14
      004982 06                   21672 	.uleb128	6
      004983 01                   21673 	.db	1
      004984 00 00 C4 20          21674 	.dw	0,(Sstm8s_tim1$TIM1_GetCounter$1851)
      004988 0E                   21675 	.db	14
      004989 02                   21676 	.uleb128	2
                                  21677 
                                  21678 	.area .debug_frame (NOLOAD)
      00498A 00 00                21679 	.dw	0
      00498C 00 0E                21680 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      00498E                      21681 Ldebug_CIE10_start:
      00498E FF FF                21682 	.dw	0xffff
      004990 FF FF                21683 	.dw	0xffff
      004992 01                   21684 	.db	1
      004993 00                   21685 	.db	0
      004994 01                   21686 	.uleb128	1
      004995 7F                   21687 	.sleb128	-1
      004996 09                   21688 	.db	9
      004997 0C                   21689 	.db	12
      004998 08                   21690 	.uleb128	8
      004999 02                   21691 	.uleb128	2
      00499A 89                   21692 	.db	137
      00499B 01                   21693 	.uleb128	1
      00499C                      21694 Ldebug_CIE10_end:
      00499C 00 00 00 2F          21695 	.dw	0,47
      0049A0 00 00 49 8A          21696 	.dw	0,(Ldebug_CIE10_start-4)
      0049A4 00 00 C3 EE          21697 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)	;initial loc
      0049A8 00 00 00 1A          21698 	.dw	0,Sstm8s_tim1$TIM1_GetCapture4$1844-Sstm8s_tim1$TIM1_GetCapture4$1832
      0049AC 01                   21699 	.db	1
      0049AD 00 00 C3 EE          21700 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1832)
      0049B1 0E                   21701 	.db	14
      0049B2 02                   21702 	.uleb128	2
      0049B3 01                   21703 	.db	1
      0049B4 00 00 C3 EF          21704 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1833)
      0049B8 0E                   21705 	.db	14
      0049B9 04                   21706 	.uleb128	4
      0049BA 01                   21707 	.db	1
      0049BB 00 00 C3 FD          21708 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1838)
      0049BF 0E                   21709 	.db	14
      0049C0 06                   21710 	.uleb128	6
      0049C1 01                   21711 	.db	1
      0049C2 00 00 C4 00          21712 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1839)
      0049C6 0E                   21713 	.db	14
      0049C7 04                   21714 	.uleb128	4
      0049C8 01                   21715 	.db	1
      0049C9 00 00 C4 07          21716 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture4$1842)
      0049CD 0E                   21717 	.db	14
      0049CE 02                   21718 	.uleb128	2
                                  21719 
                                  21720 	.area .debug_frame (NOLOAD)
      0049CF 00 00                21721 	.dw	0
      0049D1 00 0E                21722 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      0049D3                      21723 Ldebug_CIE11_start:
      0049D3 FF FF                21724 	.dw	0xffff
      0049D5 FF FF                21725 	.dw	0xffff
      0049D7 01                   21726 	.db	1
      0049D8 00                   21727 	.db	0
      0049D9 01                   21728 	.uleb128	1
      0049DA 7F                   21729 	.sleb128	-1
      0049DB 09                   21730 	.db	9
      0049DC 0C                   21731 	.db	12
      0049DD 08                   21732 	.uleb128	8
      0049DE 02                   21733 	.uleb128	2
      0049DF 89                   21734 	.db	137
      0049E0 01                   21735 	.uleb128	1
      0049E1                      21736 Ldebug_CIE11_end:
      0049E1 00 00 00 2F          21737 	.dw	0,47
      0049E5 00 00 49 CF          21738 	.dw	0,(Ldebug_CIE11_start-4)
      0049E9 00 00 C3 D4          21739 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)	;initial loc
      0049ED 00 00 00 1A          21740 	.dw	0,Sstm8s_tim1$TIM1_GetCapture3$1830-Sstm8s_tim1$TIM1_GetCapture3$1818
      0049F1 01                   21741 	.db	1
      0049F2 00 00 C3 D4          21742 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1818)
      0049F6 0E                   21743 	.db	14
      0049F7 02                   21744 	.uleb128	2
      0049F8 01                   21745 	.db	1
      0049F9 00 00 C3 D5          21746 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1819)
      0049FD 0E                   21747 	.db	14
      0049FE 04                   21748 	.uleb128	4
      0049FF 01                   21749 	.db	1
      004A00 00 00 C3 E3          21750 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1824)
      004A04 0E                   21751 	.db	14
      004A05 06                   21752 	.uleb128	6
      004A06 01                   21753 	.db	1
      004A07 00 00 C3 E6          21754 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1825)
      004A0B 0E                   21755 	.db	14
      004A0C 04                   21756 	.uleb128	4
      004A0D 01                   21757 	.db	1
      004A0E 00 00 C3 ED          21758 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture3$1828)
      004A12 0E                   21759 	.db	14
      004A13 02                   21760 	.uleb128	2
                                  21761 
                                  21762 	.area .debug_frame (NOLOAD)
      004A14 00 00                21763 	.dw	0
      004A16 00 0E                21764 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      004A18                      21765 Ldebug_CIE12_start:
      004A18 FF FF                21766 	.dw	0xffff
      004A1A FF FF                21767 	.dw	0xffff
      004A1C 01                   21768 	.db	1
      004A1D 00                   21769 	.db	0
      004A1E 01                   21770 	.uleb128	1
      004A1F 7F                   21771 	.sleb128	-1
      004A20 09                   21772 	.db	9
      004A21 0C                   21773 	.db	12
      004A22 08                   21774 	.uleb128	8
      004A23 02                   21775 	.uleb128	2
      004A24 89                   21776 	.db	137
      004A25 01                   21777 	.uleb128	1
      004A26                      21778 Ldebug_CIE12_end:
      004A26 00 00 00 2F          21779 	.dw	0,47
      004A2A 00 00 4A 14          21780 	.dw	0,(Ldebug_CIE12_start-4)
      004A2E 00 00 C3 BA          21781 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)	;initial loc
      004A32 00 00 00 1A          21782 	.dw	0,Sstm8s_tim1$TIM1_GetCapture2$1816-Sstm8s_tim1$TIM1_GetCapture2$1804
      004A36 01                   21783 	.db	1
      004A37 00 00 C3 BA          21784 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1804)
      004A3B 0E                   21785 	.db	14
      004A3C 02                   21786 	.uleb128	2
      004A3D 01                   21787 	.db	1
      004A3E 00 00 C3 BB          21788 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1805)
      004A42 0E                   21789 	.db	14
      004A43 04                   21790 	.uleb128	4
      004A44 01                   21791 	.db	1
      004A45 00 00 C3 C9          21792 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1810)
      004A49 0E                   21793 	.db	14
      004A4A 06                   21794 	.uleb128	6
      004A4B 01                   21795 	.db	1
      004A4C 00 00 C3 CC          21796 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1811)
      004A50 0E                   21797 	.db	14
      004A51 04                   21798 	.uleb128	4
      004A52 01                   21799 	.db	1
      004A53 00 00 C3 D3          21800 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture2$1814)
      004A57 0E                   21801 	.db	14
      004A58 02                   21802 	.uleb128	2
                                  21803 
                                  21804 	.area .debug_frame (NOLOAD)
      004A59 00 00                21805 	.dw	0
      004A5B 00 0E                21806 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      004A5D                      21807 Ldebug_CIE13_start:
      004A5D FF FF                21808 	.dw	0xffff
      004A5F FF FF                21809 	.dw	0xffff
      004A61 01                   21810 	.db	1
      004A62 00                   21811 	.db	0
      004A63 01                   21812 	.uleb128	1
      004A64 7F                   21813 	.sleb128	-1
      004A65 09                   21814 	.db	9
      004A66 0C                   21815 	.db	12
      004A67 08                   21816 	.uleb128	8
      004A68 02                   21817 	.uleb128	2
      004A69 89                   21818 	.db	137
      004A6A 01                   21819 	.uleb128	1
      004A6B                      21820 Ldebug_CIE13_end:
      004A6B 00 00 00 2F          21821 	.dw	0,47
      004A6F 00 00 4A 59          21822 	.dw	0,(Ldebug_CIE13_start-4)
      004A73 00 00 C3 A0          21823 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)	;initial loc
      004A77 00 00 00 1A          21824 	.dw	0,Sstm8s_tim1$TIM1_GetCapture1$1802-Sstm8s_tim1$TIM1_GetCapture1$1790
      004A7B 01                   21825 	.db	1
      004A7C 00 00 C3 A0          21826 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1790)
      004A80 0E                   21827 	.db	14
      004A81 02                   21828 	.uleb128	2
      004A82 01                   21829 	.db	1
      004A83 00 00 C3 A1          21830 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1791)
      004A87 0E                   21831 	.db	14
      004A88 04                   21832 	.uleb128	4
      004A89 01                   21833 	.db	1
      004A8A 00 00 C3 AF          21834 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1796)
      004A8E 0E                   21835 	.db	14
      004A8F 06                   21836 	.uleb128	6
      004A90 01                   21837 	.db	1
      004A91 00 00 C3 B2          21838 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1797)
      004A95 0E                   21839 	.db	14
      004A96 04                   21840 	.uleb128	4
      004A97 01                   21841 	.db	1
      004A98 00 00 C3 B9          21842 	.dw	0,(Sstm8s_tim1$TIM1_GetCapture1$1800)
      004A9C 0E                   21843 	.db	14
      004A9D 02                   21844 	.uleb128	2
                                  21845 
                                  21846 	.area .debug_frame (NOLOAD)
      004A9E 00 00                21847 	.dw	0
      004AA0 00 0E                21848 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      004AA2                      21849 Ldebug_CIE14_start:
      004AA2 FF FF                21850 	.dw	0xffff
      004AA4 FF FF                21851 	.dw	0xffff
      004AA6 01                   21852 	.db	1
      004AA7 00                   21853 	.db	0
      004AA8 01                   21854 	.uleb128	1
      004AA9 7F                   21855 	.sleb128	-1
      004AAA 09                   21856 	.db	9
      004AAB 0C                   21857 	.db	12
      004AAC 08                   21858 	.uleb128	8
      004AAD 02                   21859 	.uleb128	2
      004AAE 89                   21860 	.db	137
      004AAF 01                   21861 	.uleb128	1
      004AB0                      21862 Ldebug_CIE14_end:
      004AB0 00 00 00 52          21863 	.dw	0,82
      004AB4 00 00 4A 9E          21864 	.dw	0,(Ldebug_CIE14_start-4)
      004AB8 00 00 C3 64          21865 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)	;initial loc
      004ABC 00 00 00 3C          21866 	.dw	0,Sstm8s_tim1$TIM1_SetIC4Prescaler$1788-Sstm8s_tim1$TIM1_SetIC4Prescaler$1773
      004AC0 01                   21867 	.db	1
      004AC1 00 00 C3 64          21868 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1773)
      004AC5 0E                   21869 	.db	14
      004AC6 02                   21870 	.uleb128	2
      004AC7 01                   21871 	.db	1
      004AC8 00 00 C3 74          21872 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1775)
      004ACC 0E                   21873 	.db	14
      004ACD 02                   21874 	.uleb128	2
      004ACE 01                   21875 	.db	1
      004ACF 00 00 C3 7D          21876 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1776)
      004AD3 0E                   21877 	.db	14
      004AD4 02                   21878 	.uleb128	2
      004AD5 01                   21879 	.db	1
      004AD6 00 00 C3 86          21880 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1777)
      004ADA 0E                   21881 	.db	14
      004ADB 02                   21882 	.uleb128	2
      004ADC 01                   21883 	.db	1
      004ADD 00 00 C3 88          21884 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1778)
      004AE1 0E                   21885 	.db	14
      004AE2 03                   21886 	.uleb128	3
      004AE3 01                   21887 	.db	1
      004AE4 00 00 C3 8A          21888 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1779)
      004AE8 0E                   21889 	.db	14
      004AE9 04                   21890 	.uleb128	4
      004AEA 01                   21891 	.db	1
      004AEB 00 00 C3 8C          21892 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1780)
      004AEF 0E                   21893 	.db	14
      004AF0 06                   21894 	.uleb128	6
      004AF1 01                   21895 	.db	1
      004AF2 00 00 C3 8E          21896 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1781)
      004AF6 0E                   21897 	.db	14
      004AF7 07                   21898 	.uleb128	7
      004AF8 01                   21899 	.db	1
      004AF9 00 00 C3 90          21900 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1782)
      004AFD 0E                   21901 	.db	14
      004AFE 08                   21902 	.uleb128	8
      004AFF 01                   21903 	.db	1
      004B00 00 00 C3 95          21904 	.dw	0,(Sstm8s_tim1$TIM1_SetIC4Prescaler$1783)
      004B04 0E                   21905 	.db	14
      004B05 02                   21906 	.uleb128	2
                                  21907 
                                  21908 	.area .debug_frame (NOLOAD)
      004B06 00 00                21909 	.dw	0
      004B08 00 0E                21910 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      004B0A                      21911 Ldebug_CIE15_start:
      004B0A FF FF                21912 	.dw	0xffff
      004B0C FF FF                21913 	.dw	0xffff
      004B0E 01                   21914 	.db	1
      004B0F 00                   21915 	.db	0
      004B10 01                   21916 	.uleb128	1
      004B11 7F                   21917 	.sleb128	-1
      004B12 09                   21918 	.db	9
      004B13 0C                   21919 	.db	12
      004B14 08                   21920 	.uleb128	8
      004B15 02                   21921 	.uleb128	2
      004B16 89                   21922 	.db	137
      004B17 01                   21923 	.uleb128	1
      004B18                      21924 Ldebug_CIE15_end:
      004B18 00 00 00 52          21925 	.dw	0,82
      004B1C 00 00 4B 06          21926 	.dw	0,(Ldebug_CIE15_start-4)
      004B20 00 00 C3 28          21927 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)	;initial loc
      004B24 00 00 00 3C          21928 	.dw	0,Sstm8s_tim1$TIM1_SetIC3Prescaler$1771-Sstm8s_tim1$TIM1_SetIC3Prescaler$1756
      004B28 01                   21929 	.db	1
      004B29 00 00 C3 28          21930 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1756)
      004B2D 0E                   21931 	.db	14
      004B2E 02                   21932 	.uleb128	2
      004B2F 01                   21933 	.db	1
      004B30 00 00 C3 38          21934 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1758)
      004B34 0E                   21935 	.db	14
      004B35 02                   21936 	.uleb128	2
      004B36 01                   21937 	.db	1
      004B37 00 00 C3 41          21938 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1759)
      004B3B 0E                   21939 	.db	14
      004B3C 02                   21940 	.uleb128	2
      004B3D 01                   21941 	.db	1
      004B3E 00 00 C3 4A          21942 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1760)
      004B42 0E                   21943 	.db	14
      004B43 02                   21944 	.uleb128	2
      004B44 01                   21945 	.db	1
      004B45 00 00 C3 4C          21946 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1761)
      004B49 0E                   21947 	.db	14
      004B4A 03                   21948 	.uleb128	3
      004B4B 01                   21949 	.db	1
      004B4C 00 00 C3 4E          21950 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1762)
      004B50 0E                   21951 	.db	14
      004B51 04                   21952 	.uleb128	4
      004B52 01                   21953 	.db	1
      004B53 00 00 C3 50          21954 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1763)
      004B57 0E                   21955 	.db	14
      004B58 06                   21956 	.uleb128	6
      004B59 01                   21957 	.db	1
      004B5A 00 00 C3 52          21958 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1764)
      004B5E 0E                   21959 	.db	14
      004B5F 07                   21960 	.uleb128	7
      004B60 01                   21961 	.db	1
      004B61 00 00 C3 54          21962 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1765)
      004B65 0E                   21963 	.db	14
      004B66 08                   21964 	.uleb128	8
      004B67 01                   21965 	.db	1
      004B68 00 00 C3 59          21966 	.dw	0,(Sstm8s_tim1$TIM1_SetIC3Prescaler$1766)
      004B6C 0E                   21967 	.db	14
      004B6D 02                   21968 	.uleb128	2
                                  21969 
                                  21970 	.area .debug_frame (NOLOAD)
      004B6E 00 00                21971 	.dw	0
      004B70 00 0E                21972 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      004B72                      21973 Ldebug_CIE16_start:
      004B72 FF FF                21974 	.dw	0xffff
      004B74 FF FF                21975 	.dw	0xffff
      004B76 01                   21976 	.db	1
      004B77 00                   21977 	.db	0
      004B78 01                   21978 	.uleb128	1
      004B79 7F                   21979 	.sleb128	-1
      004B7A 09                   21980 	.db	9
      004B7B 0C                   21981 	.db	12
      004B7C 08                   21982 	.uleb128	8
      004B7D 02                   21983 	.uleb128	2
      004B7E 89                   21984 	.db	137
      004B7F 01                   21985 	.uleb128	1
      004B80                      21986 Ldebug_CIE16_end:
      004B80 00 00 00 52          21987 	.dw	0,82
      004B84 00 00 4B 6E          21988 	.dw	0,(Ldebug_CIE16_start-4)
      004B88 00 00 C2 EC          21989 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)	;initial loc
      004B8C 00 00 00 3C          21990 	.dw	0,Sstm8s_tim1$TIM1_SetIC2Prescaler$1754-Sstm8s_tim1$TIM1_SetIC2Prescaler$1739
      004B90 01                   21991 	.db	1
      004B91 00 00 C2 EC          21992 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1739)
      004B95 0E                   21993 	.db	14
      004B96 02                   21994 	.uleb128	2
      004B97 01                   21995 	.db	1
      004B98 00 00 C2 FC          21996 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1741)
      004B9C 0E                   21997 	.db	14
      004B9D 02                   21998 	.uleb128	2
      004B9E 01                   21999 	.db	1
      004B9F 00 00 C3 05          22000 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1742)
      004BA3 0E                   22001 	.db	14
      004BA4 02                   22002 	.uleb128	2
      004BA5 01                   22003 	.db	1
      004BA6 00 00 C3 0E          22004 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1743)
      004BAA 0E                   22005 	.db	14
      004BAB 02                   22006 	.uleb128	2
      004BAC 01                   22007 	.db	1
      004BAD 00 00 C3 10          22008 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1744)
      004BB1 0E                   22009 	.db	14
      004BB2 03                   22010 	.uleb128	3
      004BB3 01                   22011 	.db	1
      004BB4 00 00 C3 12          22012 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1745)
      004BB8 0E                   22013 	.db	14
      004BB9 04                   22014 	.uleb128	4
      004BBA 01                   22015 	.db	1
      004BBB 00 00 C3 14          22016 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1746)
      004BBF 0E                   22017 	.db	14
      004BC0 06                   22018 	.uleb128	6
      004BC1 01                   22019 	.db	1
      004BC2 00 00 C3 16          22020 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1747)
      004BC6 0E                   22021 	.db	14
      004BC7 07                   22022 	.uleb128	7
      004BC8 01                   22023 	.db	1
      004BC9 00 00 C3 18          22024 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1748)
      004BCD 0E                   22025 	.db	14
      004BCE 08                   22026 	.uleb128	8
      004BCF 01                   22027 	.db	1
      004BD0 00 00 C3 1D          22028 	.dw	0,(Sstm8s_tim1$TIM1_SetIC2Prescaler$1749)
      004BD4 0E                   22029 	.db	14
      004BD5 02                   22030 	.uleb128	2
                                  22031 
                                  22032 	.area .debug_frame (NOLOAD)
      004BD6 00 00                22033 	.dw	0
      004BD8 00 0E                22034 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      004BDA                      22035 Ldebug_CIE17_start:
      004BDA FF FF                22036 	.dw	0xffff
      004BDC FF FF                22037 	.dw	0xffff
      004BDE 01                   22038 	.db	1
      004BDF 00                   22039 	.db	0
      004BE0 01                   22040 	.uleb128	1
      004BE1 7F                   22041 	.sleb128	-1
      004BE2 09                   22042 	.db	9
      004BE3 0C                   22043 	.db	12
      004BE4 08                   22044 	.uleb128	8
      004BE5 02                   22045 	.uleb128	2
      004BE6 89                   22046 	.db	137
      004BE7 01                   22047 	.uleb128	1
      004BE8                      22048 Ldebug_CIE17_end:
      004BE8 00 00 00 52          22049 	.dw	0,82
      004BEC 00 00 4B D6          22050 	.dw	0,(Ldebug_CIE17_start-4)
      004BF0 00 00 C2 B0          22051 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)	;initial loc
      004BF4 00 00 00 3C          22052 	.dw	0,Sstm8s_tim1$TIM1_SetIC1Prescaler$1737-Sstm8s_tim1$TIM1_SetIC1Prescaler$1722
      004BF8 01                   22053 	.db	1
      004BF9 00 00 C2 B0          22054 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1722)
      004BFD 0E                   22055 	.db	14
      004BFE 02                   22056 	.uleb128	2
      004BFF 01                   22057 	.db	1
      004C00 00 00 C2 C0          22058 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1724)
      004C04 0E                   22059 	.db	14
      004C05 02                   22060 	.uleb128	2
      004C06 01                   22061 	.db	1
      004C07 00 00 C2 C9          22062 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1725)
      004C0B 0E                   22063 	.db	14
      004C0C 02                   22064 	.uleb128	2
      004C0D 01                   22065 	.db	1
      004C0E 00 00 C2 D2          22066 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1726)
      004C12 0E                   22067 	.db	14
      004C13 02                   22068 	.uleb128	2
      004C14 01                   22069 	.db	1
      004C15 00 00 C2 D4          22070 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1727)
      004C19 0E                   22071 	.db	14
      004C1A 03                   22072 	.uleb128	3
      004C1B 01                   22073 	.db	1
      004C1C 00 00 C2 D6          22074 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1728)
      004C20 0E                   22075 	.db	14
      004C21 04                   22076 	.uleb128	4
      004C22 01                   22077 	.db	1
      004C23 00 00 C2 D8          22078 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1729)
      004C27 0E                   22079 	.db	14
      004C28 06                   22080 	.uleb128	6
      004C29 01                   22081 	.db	1
      004C2A 00 00 C2 DA          22082 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1730)
      004C2E 0E                   22083 	.db	14
      004C2F 07                   22084 	.uleb128	7
      004C30 01                   22085 	.db	1
      004C31 00 00 C2 DC          22086 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1731)
      004C35 0E                   22087 	.db	14
      004C36 08                   22088 	.uleb128	8
      004C37 01                   22089 	.db	1
      004C38 00 00 C2 E1          22090 	.dw	0,(Sstm8s_tim1$TIM1_SetIC1Prescaler$1732)
      004C3C 0E                   22091 	.db	14
      004C3D 02                   22092 	.uleb128	2
                                  22093 
                                  22094 	.area .debug_frame (NOLOAD)
      004C3E 00 00                22095 	.dw	0
      004C40 00 0E                22096 	.dw	Ldebug_CIE18_end-Ldebug_CIE18_start
      004C42                      22097 Ldebug_CIE18_start:
      004C42 FF FF                22098 	.dw	0xffff
      004C44 FF FF                22099 	.dw	0xffff
      004C46 01                   22100 	.db	1
      004C47 00                   22101 	.db	0
      004C48 01                   22102 	.uleb128	1
      004C49 7F                   22103 	.sleb128	-1
      004C4A 09                   22104 	.db	9
      004C4B 0C                   22105 	.db	12
      004C4C 08                   22106 	.uleb128	8
      004C4D 02                   22107 	.uleb128	2
      004C4E 89                   22108 	.db	137
      004C4F 01                   22109 	.uleb128	1
      004C50                      22110 Ldebug_CIE18_end:
      004C50 00 00 00 13          22111 	.dw	0,19
      004C54 00 00 4C 3E          22112 	.dw	0,(Ldebug_CIE18_start-4)
      004C58 00 00 C2 A4          22113 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)	;initial loc
      004C5C 00 00 00 0C          22114 	.dw	0,Sstm8s_tim1$TIM1_SetCompare4$1720-Sstm8s_tim1$TIM1_SetCompare4$1715
      004C60 01                   22115 	.db	1
      004C61 00 00 C2 A4          22116 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare4$1715)
      004C65 0E                   22117 	.db	14
      004C66 02                   22118 	.uleb128	2
                                  22119 
                                  22120 	.area .debug_frame (NOLOAD)
      004C67 00 00                22121 	.dw	0
      004C69 00 0E                22122 	.dw	Ldebug_CIE19_end-Ldebug_CIE19_start
      004C6B                      22123 Ldebug_CIE19_start:
      004C6B FF FF                22124 	.dw	0xffff
      004C6D FF FF                22125 	.dw	0xffff
      004C6F 01                   22126 	.db	1
      004C70 00                   22127 	.db	0
      004C71 01                   22128 	.uleb128	1
      004C72 7F                   22129 	.sleb128	-1
      004C73 09                   22130 	.db	9
      004C74 0C                   22131 	.db	12
      004C75 08                   22132 	.uleb128	8
      004C76 02                   22133 	.uleb128	2
      004C77 89                   22134 	.db	137
      004C78 01                   22135 	.uleb128	1
      004C79                      22136 Ldebug_CIE19_end:
      004C79 00 00 00 13          22137 	.dw	0,19
      004C7D 00 00 4C 67          22138 	.dw	0,(Ldebug_CIE19_start-4)
      004C81 00 00 C2 98          22139 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)	;initial loc
      004C85 00 00 00 0C          22140 	.dw	0,Sstm8s_tim1$TIM1_SetCompare3$1713-Sstm8s_tim1$TIM1_SetCompare3$1708
      004C89 01                   22141 	.db	1
      004C8A 00 00 C2 98          22142 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare3$1708)
      004C8E 0E                   22143 	.db	14
      004C8F 02                   22144 	.uleb128	2
                                  22145 
                                  22146 	.area .debug_frame (NOLOAD)
      004C90 00 00                22147 	.dw	0
      004C92 00 0E                22148 	.dw	Ldebug_CIE20_end-Ldebug_CIE20_start
      004C94                      22149 Ldebug_CIE20_start:
      004C94 FF FF                22150 	.dw	0xffff
      004C96 FF FF                22151 	.dw	0xffff
      004C98 01                   22152 	.db	1
      004C99 00                   22153 	.db	0
      004C9A 01                   22154 	.uleb128	1
      004C9B 7F                   22155 	.sleb128	-1
      004C9C 09                   22156 	.db	9
      004C9D 0C                   22157 	.db	12
      004C9E 08                   22158 	.uleb128	8
      004C9F 02                   22159 	.uleb128	2
      004CA0 89                   22160 	.db	137
      004CA1 01                   22161 	.uleb128	1
      004CA2                      22162 Ldebug_CIE20_end:
      004CA2 00 00 00 13          22163 	.dw	0,19
      004CA6 00 00 4C 90          22164 	.dw	0,(Ldebug_CIE20_start-4)
      004CAA 00 00 C2 8C          22165 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)	;initial loc
      004CAE 00 00 00 0C          22166 	.dw	0,Sstm8s_tim1$TIM1_SetCompare2$1706-Sstm8s_tim1$TIM1_SetCompare2$1701
      004CB2 01                   22167 	.db	1
      004CB3 00 00 C2 8C          22168 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare2$1701)
      004CB7 0E                   22169 	.db	14
      004CB8 02                   22170 	.uleb128	2
                                  22171 
                                  22172 	.area .debug_frame (NOLOAD)
      004CB9 00 00                22173 	.dw	0
      004CBB 00 0E                22174 	.dw	Ldebug_CIE21_end-Ldebug_CIE21_start
      004CBD                      22175 Ldebug_CIE21_start:
      004CBD FF FF                22176 	.dw	0xffff
      004CBF FF FF                22177 	.dw	0xffff
      004CC1 01                   22178 	.db	1
      004CC2 00                   22179 	.db	0
      004CC3 01                   22180 	.uleb128	1
      004CC4 7F                   22181 	.sleb128	-1
      004CC5 09                   22182 	.db	9
      004CC6 0C                   22183 	.db	12
      004CC7 08                   22184 	.uleb128	8
      004CC8 02                   22185 	.uleb128	2
      004CC9 89                   22186 	.db	137
      004CCA 01                   22187 	.uleb128	1
      004CCB                      22188 Ldebug_CIE21_end:
      004CCB 00 00 00 13          22189 	.dw	0,19
      004CCF 00 00 4C B9          22190 	.dw	0,(Ldebug_CIE21_start-4)
      004CD3 00 00 C2 80          22191 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)	;initial loc
      004CD7 00 00 00 0C          22192 	.dw	0,Sstm8s_tim1$TIM1_SetCompare1$1699-Sstm8s_tim1$TIM1_SetCompare1$1694
      004CDB 01                   22193 	.db	1
      004CDC 00 00 C2 80          22194 	.dw	0,(Sstm8s_tim1$TIM1_SetCompare1$1694)
      004CE0 0E                   22195 	.db	14
      004CE1 02                   22196 	.uleb128	2
                                  22197 
                                  22198 	.area .debug_frame (NOLOAD)
      004CE2 00 00                22199 	.dw	0
      004CE4 00 0E                22200 	.dw	Ldebug_CIE22_end-Ldebug_CIE22_start
      004CE6                      22201 Ldebug_CIE22_start:
      004CE6 FF FF                22202 	.dw	0xffff
      004CE8 FF FF                22203 	.dw	0xffff
      004CEA 01                   22204 	.db	1
      004CEB 00                   22205 	.db	0
      004CEC 01                   22206 	.uleb128	1
      004CED 7F                   22207 	.sleb128	-1
      004CEE 09                   22208 	.db	9
      004CEF 0C                   22209 	.db	12
      004CF0 08                   22210 	.uleb128	8
      004CF1 02                   22211 	.uleb128	2
      004CF2 89                   22212 	.db	137
      004CF3 01                   22213 	.uleb128	1
      004CF4                      22214 Ldebug_CIE22_end:
      004CF4 00 00 00 13          22215 	.dw	0,19
      004CF8 00 00 4C E2          22216 	.dw	0,(Ldebug_CIE22_start-4)
      004CFC 00 00 C2 74          22217 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)	;initial loc
      004D00 00 00 00 0C          22218 	.dw	0,Sstm8s_tim1$TIM1_SetAutoreload$1692-Sstm8s_tim1$TIM1_SetAutoreload$1687
      004D04 01                   22219 	.db	1
      004D05 00 00 C2 74          22220 	.dw	0,(Sstm8s_tim1$TIM1_SetAutoreload$1687)
      004D09 0E                   22221 	.db	14
      004D0A 02                   22222 	.uleb128	2
                                  22223 
                                  22224 	.area .debug_frame (NOLOAD)
      004D0B 00 00                22225 	.dw	0
      004D0D 00 0E                22226 	.dw	Ldebug_CIE23_end-Ldebug_CIE23_start
      004D0F                      22227 Ldebug_CIE23_start:
      004D0F FF FF                22228 	.dw	0xffff
      004D11 FF FF                22229 	.dw	0xffff
      004D13 01                   22230 	.db	1
      004D14 00                   22231 	.db	0
      004D15 01                   22232 	.uleb128	1
      004D16 7F                   22233 	.sleb128	-1
      004D17 09                   22234 	.db	9
      004D18 0C                   22235 	.db	12
      004D19 08                   22236 	.uleb128	8
      004D1A 02                   22237 	.uleb128	2
      004D1B 89                   22238 	.db	137
      004D1C 01                   22239 	.uleb128	1
      004D1D                      22240 Ldebug_CIE23_end:
      004D1D 00 00 00 13          22241 	.dw	0,19
      004D21 00 00 4D 0B          22242 	.dw	0,(Ldebug_CIE23_start-4)
      004D25 00 00 C2 68          22243 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)	;initial loc
      004D29 00 00 00 0C          22244 	.dw	0,Sstm8s_tim1$TIM1_SetCounter$1685-Sstm8s_tim1$TIM1_SetCounter$1680
      004D2D 01                   22245 	.db	1
      004D2E 00 00 C2 68          22246 	.dw	0,(Sstm8s_tim1$TIM1_SetCounter$1680)
      004D32 0E                   22247 	.db	14
      004D33 02                   22248 	.uleb128	2
                                  22249 
                                  22250 	.area .debug_frame (NOLOAD)
      004D34 00 00                22251 	.dw	0
      004D36 00 0E                22252 	.dw	Ldebug_CIE24_end-Ldebug_CIE24_start
      004D38                      22253 Ldebug_CIE24_start:
      004D38 FF FF                22254 	.dw	0xffff
      004D3A FF FF                22255 	.dw	0xffff
      004D3C 01                   22256 	.db	1
      004D3D 00                   22257 	.db	0
      004D3E 01                   22258 	.uleb128	1
      004D3F 7F                   22259 	.sleb128	-1
      004D40 09                   22260 	.db	9
      004D41 0C                   22261 	.db	12
      004D42 08                   22262 	.uleb128	8
      004D43 02                   22263 	.uleb128	2
      004D44 89                   22264 	.db	137
      004D45 01                   22265 	.uleb128	1
      004D46                      22266 Ldebug_CIE24_end:
      004D46 00 00 00 BB          22267 	.dw	0,187
      004D4A 00 00 4D 34          22268 	.dw	0,(Ldebug_CIE24_start-4)
      004D4E 00 00 C1 5E          22269 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)	;initial loc
      004D52 00 00 01 0A          22270 	.dw	0,Sstm8s_tim1$TIM1_SelectOCxM$1678-Sstm8s_tim1$TIM1_SelectOCxM$1625
      004D56 01                   22271 	.db	1
      004D57 00 00 C1 5E          22272 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1625)
      004D5B 0E                   22273 	.db	14
      004D5C 02                   22274 	.uleb128	2
      004D5D 01                   22275 	.db	1
      004D5E 00 00 C1 5F          22276 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1626)
      004D62 0E                   22277 	.db	14
      004D63 04                   22278 	.uleb128	4
      004D64 01                   22279 	.db	1
      004D65 00 00 C1 6D          22280 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1628)
      004D69 0E                   22281 	.db	14
      004D6A 04                   22282 	.uleb128	4
      004D6B 01                   22283 	.db	1
      004D6C 00 00 C1 7C          22284 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1629)
      004D70 0E                   22285 	.db	14
      004D71 04                   22286 	.uleb128	4
      004D72 01                   22287 	.db	1
      004D73 00 00 C1 9A          22288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1630)
      004D77 0E                   22289 	.db	14
      004D78 04                   22290 	.uleb128	4
      004D79 01                   22291 	.db	1
      004D7A 00 00 C1 9C          22292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1631)
      004D7E 0E                   22293 	.db	14
      004D7F 05                   22294 	.uleb128	5
      004D80 01                   22295 	.db	1
      004D81 00 00 C1 9E          22296 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1632)
      004D85 0E                   22297 	.db	14
      004D86 06                   22298 	.uleb128	6
      004D87 01                   22299 	.db	1
      004D88 00 00 C1 A0          22300 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1633)
      004D8C 0E                   22301 	.db	14
      004D8D 08                   22302 	.uleb128	8
      004D8E 01                   22303 	.db	1
      004D8F 00 00 C1 A2          22304 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1634)
      004D93 0E                   22305 	.db	14
      004D94 09                   22306 	.uleb128	9
      004D95 01                   22307 	.db	1
      004D96 00 00 C1 A4          22308 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1635)
      004D9A 0E                   22309 	.db	14
      004D9B 0A                   22310 	.uleb128	10
      004D9C 01                   22311 	.db	1
      004D9D 00 00 C1 A9          22312 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1636)
      004DA1 0E                   22313 	.db	14
      004DA2 04                   22314 	.uleb128	4
      004DA3 01                   22315 	.db	1
      004DA4 00 00 C1 B9          22316 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1638)
      004DA8 0E                   22317 	.db	14
      004DA9 04                   22318 	.uleb128	4
      004DAA 01                   22319 	.db	1
      004DAB 00 00 C1 C2          22320 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1639)
      004DAF 0E                   22321 	.db	14
      004DB0 04                   22322 	.uleb128	4
      004DB1 01                   22323 	.db	1
      004DB2 00 00 C1 CB          22324 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1640)
      004DB6 0E                   22325 	.db	14
      004DB7 04                   22326 	.uleb128	4
      004DB8 01                   22327 	.db	1
      004DB9 00 00 C1 D4          22328 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1641)
      004DBD 0E                   22329 	.db	14
      004DBE 04                   22330 	.uleb128	4
      004DBF 01                   22331 	.db	1
      004DC0 00 00 C1 DD          22332 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1642)
      004DC4 0E                   22333 	.db	14
      004DC5 04                   22334 	.uleb128	4
      004DC6 01                   22335 	.db	1
      004DC7 00 00 C1 E6          22336 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1643)
      004DCB 0E                   22337 	.db	14
      004DCC 04                   22338 	.uleb128	4
      004DCD 01                   22339 	.db	1
      004DCE 00 00 C1 EF          22340 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1644)
      004DD2 0E                   22341 	.db	14
      004DD3 04                   22342 	.uleb128	4
      004DD4 01                   22343 	.db	1
      004DD5 00 00 C1 F1          22344 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1645)
      004DD9 0E                   22345 	.db	14
      004DDA 05                   22346 	.uleb128	5
      004DDB 01                   22347 	.db	1
      004DDC 00 00 C1 F3          22348 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1646)
      004DE0 0E                   22349 	.db	14
      004DE1 06                   22350 	.uleb128	6
      004DE2 01                   22351 	.db	1
      004DE3 00 00 C1 F5          22352 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1647)
      004DE7 0E                   22353 	.db	14
      004DE8 08                   22354 	.uleb128	8
      004DE9 01                   22355 	.db	1
      004DEA 00 00 C1 F7          22356 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1648)
      004DEE 0E                   22357 	.db	14
      004DEF 09                   22358 	.uleb128	9
      004DF0 01                   22359 	.db	1
      004DF1 00 00 C1 F9          22360 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1649)
      004DF5 0E                   22361 	.db	14
      004DF6 0A                   22362 	.uleb128	10
      004DF7 01                   22363 	.db	1
      004DF8 00 00 C1 FE          22364 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1650)
      004DFC 0E                   22365 	.db	14
      004DFD 04                   22366 	.uleb128	4
      004DFE 01                   22367 	.db	1
      004DFF 00 00 C2 67          22368 	.dw	0,(Sstm8s_tim1$TIM1_SelectOCxM$1676)
      004E03 0E                   22369 	.db	14
      004E04 02                   22370 	.uleb128	2
                                  22371 
                                  22372 	.area .debug_frame (NOLOAD)
      004E05 00 00                22373 	.dw	0
      004E07 00 0E                22374 	.dw	Ldebug_CIE25_end-Ldebug_CIE25_start
      004E09                      22375 Ldebug_CIE25_start:
      004E09 FF FF                22376 	.dw	0xffff
      004E0B FF FF                22377 	.dw	0xffff
      004E0D 01                   22378 	.db	1
      004E0E 00                   22379 	.db	0
      004E0F 01                   22380 	.uleb128	1
      004E10 7F                   22381 	.sleb128	-1
      004E11 09                   22382 	.db	9
      004E12 0C                   22383 	.db	12
      004E13 08                   22384 	.uleb128	8
      004E14 02                   22385 	.uleb128	2
      004E15 89                   22386 	.db	137
      004E16 01                   22387 	.uleb128	1
      004E17                      22388 Ldebug_CIE25_end:
      004E17 00 00 00 8A          22389 	.dw	0,138
      004E1B 00 00 4E 05          22390 	.dw	0,(Ldebug_CIE25_start-4)
      004E1F 00 00 C0 AF          22391 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)	;initial loc
      004E23 00 00 00 AF          22392 	.dw	0,Sstm8s_tim1$TIM1_CCxNCmd$1623-Sstm8s_tim1$TIM1_CCxNCmd$1572
      004E27 01                   22393 	.db	1
      004E28 00 00 C0 AF          22394 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1572)
      004E2C 0E                   22395 	.db	14
      004E2D 02                   22396 	.uleb128	2
      004E2E 01                   22397 	.db	1
      004E2F 00 00 C0 B0          22398 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1573)
      004E33 0E                   22399 	.db	14
      004E34 03                   22400 	.uleb128	3
      004E35 01                   22401 	.db	1
      004E36 00 00 C0 BE          22402 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1575)
      004E3A 0E                   22403 	.db	14
      004E3B 03                   22404 	.uleb128	3
      004E3C 01                   22405 	.db	1
      004E3D 00 00 C0 D5          22406 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1576)
      004E41 0E                   22407 	.db	14
      004E42 03                   22408 	.uleb128	3
      004E43 01                   22409 	.db	1
      004E44 00 00 C0 D7          22410 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1577)
      004E48 0E                   22411 	.db	14
      004E49 04                   22412 	.uleb128	4
      004E4A 01                   22413 	.db	1
      004E4B 00 00 C0 D9          22414 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1578)
      004E4F 0E                   22415 	.db	14
      004E50 05                   22416 	.uleb128	5
      004E51 01                   22417 	.db	1
      004E52 00 00 C0 DB          22418 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1579)
      004E56 0E                   22419 	.db	14
      004E57 07                   22420 	.uleb128	7
      004E58 01                   22421 	.db	1
      004E59 00 00 C0 DD          22422 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1580)
      004E5D 0E                   22423 	.db	14
      004E5E 08                   22424 	.uleb128	8
      004E5F 01                   22425 	.db	1
      004E60 00 00 C0 DF          22426 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1581)
      004E64 0E                   22427 	.db	14
      004E65 09                   22428 	.uleb128	9
      004E66 01                   22429 	.db	1
      004E67 00 00 C0 E4          22430 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1582)
      004E6B 0E                   22431 	.db	14
      004E6C 03                   22432 	.uleb128	3
      004E6D 01                   22433 	.db	1
      004E6E 00 00 C0 F3          22434 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1584)
      004E72 0E                   22435 	.db	14
      004E73 03                   22436 	.uleb128	3
      004E74 01                   22437 	.db	1
      004E75 00 00 C0 F5          22438 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1585)
      004E79 0E                   22439 	.db	14
      004E7A 04                   22440 	.uleb128	4
      004E7B 01                   22441 	.db	1
      004E7C 00 00 C0 F7          22442 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1586)
      004E80 0E                   22443 	.db	14
      004E81 05                   22444 	.uleb128	5
      004E82 01                   22445 	.db	1
      004E83 00 00 C0 F9          22446 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1587)
      004E87 0E                   22447 	.db	14
      004E88 07                   22448 	.uleb128	7
      004E89 01                   22449 	.db	1
      004E8A 00 00 C0 FB          22450 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1588)
      004E8E 0E                   22451 	.db	14
      004E8F 08                   22452 	.uleb128	8
      004E90 01                   22453 	.db	1
      004E91 00 00 C0 FD          22454 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1589)
      004E95 0E                   22455 	.db	14
      004E96 09                   22456 	.uleb128	9
      004E97 01                   22457 	.db	1
      004E98 00 00 C1 02          22458 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1590)
      004E9C 0E                   22459 	.db	14
      004E9D 03                   22460 	.uleb128	3
      004E9E 01                   22461 	.db	1
      004E9F 00 00 C1 5D          22462 	.dw	0,(Sstm8s_tim1$TIM1_CCxNCmd$1621)
      004EA3 0E                   22463 	.db	14
      004EA4 02                   22464 	.uleb128	2
                                  22465 
                                  22466 	.area .debug_frame (NOLOAD)
      004EA5 00 00                22467 	.dw	0
      004EA7 00 0E                22468 	.dw	Ldebug_CIE26_end-Ldebug_CIE26_start
      004EA9                      22469 Ldebug_CIE26_start:
      004EA9 FF FF                22470 	.dw	0xffff
      004EAB FF FF                22471 	.dw	0xffff
      004EAD 01                   22472 	.db	1
      004EAE 00                   22473 	.db	0
      004EAF 01                   22474 	.uleb128	1
      004EB0 7F                   22475 	.sleb128	-1
      004EB1 09                   22476 	.db	9
      004EB2 0C                   22477 	.db	12
      004EB3 08                   22478 	.uleb128	8
      004EB4 02                   22479 	.uleb128	2
      004EB5 89                   22480 	.db	137
      004EB6 01                   22481 	.uleb128	1
      004EB7                      22482 Ldebug_CIE26_end:
      004EB7 00 00 00 91          22483 	.dw	0,145
      004EBB 00 00 4E A5          22484 	.dw	0,(Ldebug_CIE26_start-4)
      004EBF 00 00 BF C7          22485 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)	;initial loc
      004EC3 00 00 00 E8          22486 	.dw	0,Sstm8s_tim1$TIM1_CCxCmd$1570-Sstm8s_tim1$TIM1_CCxCmd$1509
      004EC7 01                   22487 	.db	1
      004EC8 00 00 BF C7          22488 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1509)
      004ECC 0E                   22489 	.db	14
      004ECD 02                   22490 	.uleb128	2
      004ECE 01                   22491 	.db	1
      004ECF 00 00 BF C8          22492 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1510)
      004ED3 0E                   22493 	.db	14
      004ED4 04                   22494 	.uleb128	4
      004ED5 01                   22495 	.db	1
      004ED6 00 00 BF D6          22496 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1512)
      004EDA 0E                   22497 	.db	14
      004EDB 04                   22498 	.uleb128	4
      004EDC 01                   22499 	.db	1
      004EDD 00 00 BF E5          22500 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1513)
      004EE1 0E                   22501 	.db	14
      004EE2 04                   22502 	.uleb128	4
      004EE3 01                   22503 	.db	1
      004EE4 00 00 C0 03          22504 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1514)
      004EE8 0E                   22505 	.db	14
      004EE9 04                   22506 	.uleb128	4
      004EEA 01                   22507 	.db	1
      004EEB 00 00 C0 05          22508 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1515)
      004EEF 0E                   22509 	.db	14
      004EF0 05                   22510 	.uleb128	5
      004EF1 01                   22511 	.db	1
      004EF2 00 00 C0 07          22512 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1516)
      004EF6 0E                   22513 	.db	14
      004EF7 06                   22514 	.uleb128	6
      004EF8 01                   22515 	.db	1
      004EF9 00 00 C0 09          22516 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1517)
      004EFD 0E                   22517 	.db	14
      004EFE 08                   22518 	.uleb128	8
      004EFF 01                   22519 	.db	1
      004F00 00 00 C0 0B          22520 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1518)
      004F04 0E                   22521 	.db	14
      004F05 09                   22522 	.uleb128	9
      004F06 01                   22523 	.db	1
      004F07 00 00 C0 0D          22524 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1519)
      004F0B 0E                   22525 	.db	14
      004F0C 0A                   22526 	.uleb128	10
      004F0D 01                   22527 	.db	1
      004F0E 00 00 C0 12          22528 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1520)
      004F12 0E                   22529 	.db	14
      004F13 04                   22530 	.uleb128	4
      004F14 01                   22531 	.db	1
      004F15 00 00 C0 21          22532 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1522)
      004F19 0E                   22533 	.db	14
      004F1A 04                   22534 	.uleb128	4
      004F1B 01                   22535 	.db	1
      004F1C 00 00 C0 23          22536 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1523)
      004F20 0E                   22537 	.db	14
      004F21 05                   22538 	.uleb128	5
      004F22 01                   22539 	.db	1
      004F23 00 00 C0 25          22540 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1524)
      004F27 0E                   22541 	.db	14
      004F28 06                   22542 	.uleb128	6
      004F29 01                   22543 	.db	1
      004F2A 00 00 C0 27          22544 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1525)
      004F2E 0E                   22545 	.db	14
      004F2F 08                   22546 	.uleb128	8
      004F30 01                   22547 	.db	1
      004F31 00 00 C0 29          22548 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1526)
      004F35 0E                   22549 	.db	14
      004F36 09                   22550 	.uleb128	9
      004F37 01                   22551 	.db	1
      004F38 00 00 C0 2B          22552 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1527)
      004F3C 0E                   22553 	.db	14
      004F3D 0A                   22554 	.uleb128	10
      004F3E 01                   22555 	.db	1
      004F3F 00 00 C0 30          22556 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1528)
      004F43 0E                   22557 	.db	14
      004F44 04                   22558 	.uleb128	4
      004F45 01                   22559 	.db	1
      004F46 00 00 C0 AE          22560 	.dw	0,(Sstm8s_tim1$TIM1_CCxCmd$1568)
      004F4A 0E                   22561 	.db	14
      004F4B 02                   22562 	.uleb128	2
                                  22563 
                                  22564 	.area .debug_frame (NOLOAD)
      004F4C 00 00                22565 	.dw	0
      004F4E 00 0E                22566 	.dw	Ldebug_CIE27_end-Ldebug_CIE27_start
      004F50                      22567 Ldebug_CIE27_start:
      004F50 FF FF                22568 	.dw	0xffff
      004F52 FF FF                22569 	.dw	0xffff
      004F54 01                   22570 	.db	1
      004F55 00                   22571 	.db	0
      004F56 01                   22572 	.uleb128	1
      004F57 7F                   22573 	.sleb128	-1
      004F58 09                   22574 	.db	9
      004F59 0C                   22575 	.db	12
      004F5A 08                   22576 	.uleb128	8
      004F5B 02                   22577 	.uleb128	2
      004F5C 89                   22578 	.db	137
      004F5D 01                   22579 	.uleb128	1
      004F5E                      22580 Ldebug_CIE27_end:
      004F5E 00 00 00 44          22581 	.dw	0,68
      004F62 00 00 4F 4C          22582 	.dw	0,(Ldebug_CIE27_start-4)
      004F66 00 00 BF 90          22583 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)	;initial loc
      004F6A 00 00 00 37          22584 	.dw	0,Sstm8s_tim1$TIM1_OC4PolarityConfig$1507-Sstm8s_tim1$TIM1_OC4PolarityConfig$1488
      004F6E 01                   22585 	.db	1
      004F6F 00 00 BF 90          22586 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1488)
      004F73 0E                   22587 	.db	14
      004F74 02                   22588 	.uleb128	2
      004F75 01                   22589 	.db	1
      004F76 00 00 BF A0          22590 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1490)
      004F7A 0E                   22591 	.db	14
      004F7B 02                   22592 	.uleb128	2
      004F7C 01                   22593 	.db	1
      004F7D 00 00 BF A2          22594 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1491)
      004F81 0E                   22595 	.db	14
      004F82 03                   22596 	.uleb128	3
      004F83 01                   22597 	.db	1
      004F84 00 00 BF A4          22598 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1492)
      004F88 0E                   22599 	.db	14
      004F89 04                   22600 	.uleb128	4
      004F8A 01                   22601 	.db	1
      004F8B 00 00 BF A6          22602 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1493)
      004F8F 0E                   22603 	.db	14
      004F90 06                   22604 	.uleb128	6
      004F91 01                   22605 	.db	1
      004F92 00 00 BF A8          22606 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1494)
      004F96 0E                   22607 	.db	14
      004F97 07                   22608 	.uleb128	7
      004F98 01                   22609 	.db	1
      004F99 00 00 BF AA          22610 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1495)
      004F9D 0E                   22611 	.db	14
      004F9E 08                   22612 	.uleb128	8
      004F9F 01                   22613 	.db	1
      004FA0 00 00 BF AF          22614 	.dw	0,(Sstm8s_tim1$TIM1_OC4PolarityConfig$1496)
      004FA4 0E                   22615 	.db	14
      004FA5 02                   22616 	.uleb128	2
                                  22617 
                                  22618 	.area .debug_frame (NOLOAD)
      004FA6 00 00                22619 	.dw	0
      004FA8 00 0E                22620 	.dw	Ldebug_CIE28_end-Ldebug_CIE28_start
      004FAA                      22621 Ldebug_CIE28_start:
      004FAA FF FF                22622 	.dw	0xffff
      004FAC FF FF                22623 	.dw	0xffff
      004FAE 01                   22624 	.db	1
      004FAF 00                   22625 	.db	0
      004FB0 01                   22626 	.uleb128	1
      004FB1 7F                   22627 	.sleb128	-1
      004FB2 09                   22628 	.db	9
      004FB3 0C                   22629 	.db	12
      004FB4 08                   22630 	.uleb128	8
      004FB5 02                   22631 	.uleb128	2
      004FB6 89                   22632 	.db	137
      004FB7 01                   22633 	.uleb128	1
      004FB8                      22634 Ldebug_CIE28_end:
      004FB8 00 00 00 44          22635 	.dw	0,68
      004FBC 00 00 4F A6          22636 	.dw	0,(Ldebug_CIE28_start-4)
      004FC0 00 00 BF 59          22637 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)	;initial loc
      004FC4 00 00 00 37          22638 	.dw	0,Sstm8s_tim1$TIM1_OC3NPolarityConfig$1486-Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467
      004FC8 01                   22639 	.db	1
      004FC9 00 00 BF 59          22640 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1467)
      004FCD 0E                   22641 	.db	14
      004FCE 02                   22642 	.uleb128	2
      004FCF 01                   22643 	.db	1
      004FD0 00 00 BF 69          22644 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1469)
      004FD4 0E                   22645 	.db	14
      004FD5 02                   22646 	.uleb128	2
      004FD6 01                   22647 	.db	1
      004FD7 00 00 BF 6B          22648 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1470)
      004FDB 0E                   22649 	.db	14
      004FDC 03                   22650 	.uleb128	3
      004FDD 01                   22651 	.db	1
      004FDE 00 00 BF 6D          22652 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1471)
      004FE2 0E                   22653 	.db	14
      004FE3 04                   22654 	.uleb128	4
      004FE4 01                   22655 	.db	1
      004FE5 00 00 BF 6F          22656 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1472)
      004FE9 0E                   22657 	.db	14
      004FEA 06                   22658 	.uleb128	6
      004FEB 01                   22659 	.db	1
      004FEC 00 00 BF 71          22660 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1473)
      004FF0 0E                   22661 	.db	14
      004FF1 07                   22662 	.uleb128	7
      004FF2 01                   22663 	.db	1
      004FF3 00 00 BF 73          22664 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1474)
      004FF7 0E                   22665 	.db	14
      004FF8 08                   22666 	.uleb128	8
      004FF9 01                   22667 	.db	1
      004FFA 00 00 BF 78          22668 	.dw	0,(Sstm8s_tim1$TIM1_OC3NPolarityConfig$1475)
      004FFE 0E                   22669 	.db	14
      004FFF 02                   22670 	.uleb128	2
                                  22671 
                                  22672 	.area .debug_frame (NOLOAD)
      005000 00 00                22673 	.dw	0
      005002 00 0E                22674 	.dw	Ldebug_CIE29_end-Ldebug_CIE29_start
      005004                      22675 Ldebug_CIE29_start:
      005004 FF FF                22676 	.dw	0xffff
      005006 FF FF                22677 	.dw	0xffff
      005008 01                   22678 	.db	1
      005009 00                   22679 	.db	0
      00500A 01                   22680 	.uleb128	1
      00500B 7F                   22681 	.sleb128	-1
      00500C 09                   22682 	.db	9
      00500D 0C                   22683 	.db	12
      00500E 08                   22684 	.uleb128	8
      00500F 02                   22685 	.uleb128	2
      005010 89                   22686 	.db	137
      005011 01                   22687 	.uleb128	1
      005012                      22688 Ldebug_CIE29_end:
      005012 00 00 00 44          22689 	.dw	0,68
      005016 00 00 50 00          22690 	.dw	0,(Ldebug_CIE29_start-4)
      00501A 00 00 BF 22          22691 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)	;initial loc
      00501E 00 00 00 37          22692 	.dw	0,Sstm8s_tim1$TIM1_OC3PolarityConfig$1465-Sstm8s_tim1$TIM1_OC3PolarityConfig$1446
      005022 01                   22693 	.db	1
      005023 00 00 BF 22          22694 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1446)
      005027 0E                   22695 	.db	14
      005028 02                   22696 	.uleb128	2
      005029 01                   22697 	.db	1
      00502A 00 00 BF 32          22698 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1448)
      00502E 0E                   22699 	.db	14
      00502F 02                   22700 	.uleb128	2
      005030 01                   22701 	.db	1
      005031 00 00 BF 34          22702 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1449)
      005035 0E                   22703 	.db	14
      005036 03                   22704 	.uleb128	3
      005037 01                   22705 	.db	1
      005038 00 00 BF 36          22706 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1450)
      00503C 0E                   22707 	.db	14
      00503D 04                   22708 	.uleb128	4
      00503E 01                   22709 	.db	1
      00503F 00 00 BF 38          22710 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1451)
      005043 0E                   22711 	.db	14
      005044 06                   22712 	.uleb128	6
      005045 01                   22713 	.db	1
      005046 00 00 BF 3A          22714 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1452)
      00504A 0E                   22715 	.db	14
      00504B 07                   22716 	.uleb128	7
      00504C 01                   22717 	.db	1
      00504D 00 00 BF 3C          22718 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1453)
      005051 0E                   22719 	.db	14
      005052 08                   22720 	.uleb128	8
      005053 01                   22721 	.db	1
      005054 00 00 BF 41          22722 	.dw	0,(Sstm8s_tim1$TIM1_OC3PolarityConfig$1454)
      005058 0E                   22723 	.db	14
      005059 02                   22724 	.uleb128	2
                                  22725 
                                  22726 	.area .debug_frame (NOLOAD)
      00505A 00 00                22727 	.dw	0
      00505C 00 0E                22728 	.dw	Ldebug_CIE30_end-Ldebug_CIE30_start
      00505E                      22729 Ldebug_CIE30_start:
      00505E FF FF                22730 	.dw	0xffff
      005060 FF FF                22731 	.dw	0xffff
      005062 01                   22732 	.db	1
      005063 00                   22733 	.db	0
      005064 01                   22734 	.uleb128	1
      005065 7F                   22735 	.sleb128	-1
      005066 09                   22736 	.db	9
      005067 0C                   22737 	.db	12
      005068 08                   22738 	.uleb128	8
      005069 02                   22739 	.uleb128	2
      00506A 89                   22740 	.db	137
      00506B 01                   22741 	.uleb128	1
      00506C                      22742 Ldebug_CIE30_end:
      00506C 00 00 00 44          22743 	.dw	0,68
      005070 00 00 50 5A          22744 	.dw	0,(Ldebug_CIE30_start-4)
      005074 00 00 BE EB          22745 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)	;initial loc
      005078 00 00 00 37          22746 	.dw	0,Sstm8s_tim1$TIM1_OC2NPolarityConfig$1444-Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425
      00507C 01                   22747 	.db	1
      00507D 00 00 BE EB          22748 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1425)
      005081 0E                   22749 	.db	14
      005082 02                   22750 	.uleb128	2
      005083 01                   22751 	.db	1
      005084 00 00 BE FB          22752 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1427)
      005088 0E                   22753 	.db	14
      005089 02                   22754 	.uleb128	2
      00508A 01                   22755 	.db	1
      00508B 00 00 BE FD          22756 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1428)
      00508F 0E                   22757 	.db	14
      005090 03                   22758 	.uleb128	3
      005091 01                   22759 	.db	1
      005092 00 00 BE FF          22760 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1429)
      005096 0E                   22761 	.db	14
      005097 04                   22762 	.uleb128	4
      005098 01                   22763 	.db	1
      005099 00 00 BF 01          22764 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1430)
      00509D 0E                   22765 	.db	14
      00509E 06                   22766 	.uleb128	6
      00509F 01                   22767 	.db	1
      0050A0 00 00 BF 03          22768 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1431)
      0050A4 0E                   22769 	.db	14
      0050A5 07                   22770 	.uleb128	7
      0050A6 01                   22771 	.db	1
      0050A7 00 00 BF 05          22772 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1432)
      0050AB 0E                   22773 	.db	14
      0050AC 08                   22774 	.uleb128	8
      0050AD 01                   22775 	.db	1
      0050AE 00 00 BF 0A          22776 	.dw	0,(Sstm8s_tim1$TIM1_OC2NPolarityConfig$1433)
      0050B2 0E                   22777 	.db	14
      0050B3 02                   22778 	.uleb128	2
                                  22779 
                                  22780 	.area .debug_frame (NOLOAD)
      0050B4 00 00                22781 	.dw	0
      0050B6 00 0E                22782 	.dw	Ldebug_CIE31_end-Ldebug_CIE31_start
      0050B8                      22783 Ldebug_CIE31_start:
      0050B8 FF FF                22784 	.dw	0xffff
      0050BA FF FF                22785 	.dw	0xffff
      0050BC 01                   22786 	.db	1
      0050BD 00                   22787 	.db	0
      0050BE 01                   22788 	.uleb128	1
      0050BF 7F                   22789 	.sleb128	-1
      0050C0 09                   22790 	.db	9
      0050C1 0C                   22791 	.db	12
      0050C2 08                   22792 	.uleb128	8
      0050C3 02                   22793 	.uleb128	2
      0050C4 89                   22794 	.db	137
      0050C5 01                   22795 	.uleb128	1
      0050C6                      22796 Ldebug_CIE31_end:
      0050C6 00 00 00 44          22797 	.dw	0,68
      0050CA 00 00 50 B4          22798 	.dw	0,(Ldebug_CIE31_start-4)
      0050CE 00 00 BE B4          22799 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)	;initial loc
      0050D2 00 00 00 37          22800 	.dw	0,Sstm8s_tim1$TIM1_OC2PolarityConfig$1423-Sstm8s_tim1$TIM1_OC2PolarityConfig$1404
      0050D6 01                   22801 	.db	1
      0050D7 00 00 BE B4          22802 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1404)
      0050DB 0E                   22803 	.db	14
      0050DC 02                   22804 	.uleb128	2
      0050DD 01                   22805 	.db	1
      0050DE 00 00 BE C4          22806 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1406)
      0050E2 0E                   22807 	.db	14
      0050E3 02                   22808 	.uleb128	2
      0050E4 01                   22809 	.db	1
      0050E5 00 00 BE C6          22810 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1407)
      0050E9 0E                   22811 	.db	14
      0050EA 03                   22812 	.uleb128	3
      0050EB 01                   22813 	.db	1
      0050EC 00 00 BE C8          22814 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1408)
      0050F0 0E                   22815 	.db	14
      0050F1 04                   22816 	.uleb128	4
      0050F2 01                   22817 	.db	1
      0050F3 00 00 BE CA          22818 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1409)
      0050F7 0E                   22819 	.db	14
      0050F8 06                   22820 	.uleb128	6
      0050F9 01                   22821 	.db	1
      0050FA 00 00 BE CC          22822 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1410)
      0050FE 0E                   22823 	.db	14
      0050FF 07                   22824 	.uleb128	7
      005100 01                   22825 	.db	1
      005101 00 00 BE CE          22826 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1411)
      005105 0E                   22827 	.db	14
      005106 08                   22828 	.uleb128	8
      005107 01                   22829 	.db	1
      005108 00 00 BE D3          22830 	.dw	0,(Sstm8s_tim1$TIM1_OC2PolarityConfig$1412)
      00510C 0E                   22831 	.db	14
      00510D 02                   22832 	.uleb128	2
                                  22833 
                                  22834 	.area .debug_frame (NOLOAD)
      00510E 00 00                22835 	.dw	0
      005110 00 0E                22836 	.dw	Ldebug_CIE32_end-Ldebug_CIE32_start
      005112                      22837 Ldebug_CIE32_start:
      005112 FF FF                22838 	.dw	0xffff
      005114 FF FF                22839 	.dw	0xffff
      005116 01                   22840 	.db	1
      005117 00                   22841 	.db	0
      005118 01                   22842 	.uleb128	1
      005119 7F                   22843 	.sleb128	-1
      00511A 09                   22844 	.db	9
      00511B 0C                   22845 	.db	12
      00511C 08                   22846 	.uleb128	8
      00511D 02                   22847 	.uleb128	2
      00511E 89                   22848 	.db	137
      00511F 01                   22849 	.uleb128	1
      005120                      22850 Ldebug_CIE32_end:
      005120 00 00 00 44          22851 	.dw	0,68
      005124 00 00 51 0E          22852 	.dw	0,(Ldebug_CIE32_start-4)
      005128 00 00 BE 7D          22853 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)	;initial loc
      00512C 00 00 00 37          22854 	.dw	0,Sstm8s_tim1$TIM1_OC1NPolarityConfig$1402-Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383
      005130 01                   22855 	.db	1
      005131 00 00 BE 7D          22856 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1383)
      005135 0E                   22857 	.db	14
      005136 02                   22858 	.uleb128	2
      005137 01                   22859 	.db	1
      005138 00 00 BE 8D          22860 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1385)
      00513C 0E                   22861 	.db	14
      00513D 02                   22862 	.uleb128	2
      00513E 01                   22863 	.db	1
      00513F 00 00 BE 8F          22864 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1386)
      005143 0E                   22865 	.db	14
      005144 03                   22866 	.uleb128	3
      005145 01                   22867 	.db	1
      005146 00 00 BE 91          22868 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1387)
      00514A 0E                   22869 	.db	14
      00514B 04                   22870 	.uleb128	4
      00514C 01                   22871 	.db	1
      00514D 00 00 BE 93          22872 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1388)
      005151 0E                   22873 	.db	14
      005152 06                   22874 	.uleb128	6
      005153 01                   22875 	.db	1
      005154 00 00 BE 95          22876 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1389)
      005158 0E                   22877 	.db	14
      005159 07                   22878 	.uleb128	7
      00515A 01                   22879 	.db	1
      00515B 00 00 BE 97          22880 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1390)
      00515F 0E                   22881 	.db	14
      005160 08                   22882 	.uleb128	8
      005161 01                   22883 	.db	1
      005162 00 00 BE 9C          22884 	.dw	0,(Sstm8s_tim1$TIM1_OC1NPolarityConfig$1391)
      005166 0E                   22885 	.db	14
      005167 02                   22886 	.uleb128	2
                                  22887 
                                  22888 	.area .debug_frame (NOLOAD)
      005168 00 00                22889 	.dw	0
      00516A 00 0E                22890 	.dw	Ldebug_CIE33_end-Ldebug_CIE33_start
      00516C                      22891 Ldebug_CIE33_start:
      00516C FF FF                22892 	.dw	0xffff
      00516E FF FF                22893 	.dw	0xffff
      005170 01                   22894 	.db	1
      005171 00                   22895 	.db	0
      005172 01                   22896 	.uleb128	1
      005173 7F                   22897 	.sleb128	-1
      005174 09                   22898 	.db	9
      005175 0C                   22899 	.db	12
      005176 08                   22900 	.uleb128	8
      005177 02                   22901 	.uleb128	2
      005178 89                   22902 	.db	137
      005179 01                   22903 	.uleb128	1
      00517A                      22904 Ldebug_CIE33_end:
      00517A 00 00 00 44          22905 	.dw	0,68
      00517E 00 00 51 68          22906 	.dw	0,(Ldebug_CIE33_start-4)
      005182 00 00 BE 46          22907 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)	;initial loc
      005186 00 00 00 37          22908 	.dw	0,Sstm8s_tim1$TIM1_OC1PolarityConfig$1381-Sstm8s_tim1$TIM1_OC1PolarityConfig$1362
      00518A 01                   22909 	.db	1
      00518B 00 00 BE 46          22910 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1362)
      00518F 0E                   22911 	.db	14
      005190 02                   22912 	.uleb128	2
      005191 01                   22913 	.db	1
      005192 00 00 BE 56          22914 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1364)
      005196 0E                   22915 	.db	14
      005197 02                   22916 	.uleb128	2
      005198 01                   22917 	.db	1
      005199 00 00 BE 58          22918 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1365)
      00519D 0E                   22919 	.db	14
      00519E 03                   22920 	.uleb128	3
      00519F 01                   22921 	.db	1
      0051A0 00 00 BE 5A          22922 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1366)
      0051A4 0E                   22923 	.db	14
      0051A5 04                   22924 	.uleb128	4
      0051A6 01                   22925 	.db	1
      0051A7 00 00 BE 5C          22926 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1367)
      0051AB 0E                   22927 	.db	14
      0051AC 06                   22928 	.uleb128	6
      0051AD 01                   22929 	.db	1
      0051AE 00 00 BE 5E          22930 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1368)
      0051B2 0E                   22931 	.db	14
      0051B3 07                   22932 	.uleb128	7
      0051B4 01                   22933 	.db	1
      0051B5 00 00 BE 60          22934 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1369)
      0051B9 0E                   22935 	.db	14
      0051BA 08                   22936 	.uleb128	8
      0051BB 01                   22937 	.db	1
      0051BC 00 00 BE 65          22938 	.dw	0,(Sstm8s_tim1$TIM1_OC1PolarityConfig$1370)
      0051C0 0E                   22939 	.db	14
      0051C1 02                   22940 	.uleb128	2
                                  22941 
                                  22942 	.area .debug_frame (NOLOAD)
      0051C2 00 00                22943 	.dw	0
      0051C4 00 0E                22944 	.dw	Ldebug_CIE34_end-Ldebug_CIE34_start
      0051C6                      22945 Ldebug_CIE34_start:
      0051C6 FF FF                22946 	.dw	0xffff
      0051C8 FF FF                22947 	.dw	0xffff
      0051CA 01                   22948 	.db	1
      0051CB 00                   22949 	.db	0
      0051CC 01                   22950 	.uleb128	1
      0051CD 7F                   22951 	.sleb128	-1
      0051CE 09                   22952 	.db	9
      0051CF 0C                   22953 	.db	12
      0051D0 08                   22954 	.uleb128	8
      0051D1 02                   22955 	.uleb128	2
      0051D2 89                   22956 	.db	137
      0051D3 01                   22957 	.uleb128	1
      0051D4                      22958 Ldebug_CIE34_end:
      0051D4 00 00 00 3D          22959 	.dw	0,61
      0051D8 00 00 51 C2          22960 	.dw	0,(Ldebug_CIE34_start-4)
      0051DC 00 00 BE 29          22961 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)	;initial loc
      0051E0 00 00 00 1D          22962 	.dw	0,Sstm8s_tim1$TIM1_GenerateEvent$1360-Sstm8s_tim1$TIM1_GenerateEvent$1349
      0051E4 01                   22963 	.db	1
      0051E5 00 00 BE 29          22964 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1349)
      0051E9 0E                   22965 	.db	14
      0051EA 02                   22966 	.uleb128	2
      0051EB 01                   22967 	.db	1
      0051EC 00 00 BE 32          22968 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1351)
      0051F0 0E                   22969 	.db	14
      0051F1 03                   22970 	.uleb128	3
      0051F2 01                   22971 	.db	1
      0051F3 00 00 BE 34          22972 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1352)
      0051F7 0E                   22973 	.db	14
      0051F8 04                   22974 	.uleb128	4
      0051F9 01                   22975 	.db	1
      0051FA 00 00 BE 36          22976 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1353)
      0051FE 0E                   22977 	.db	14
      0051FF 06                   22978 	.uleb128	6
      005200 01                   22979 	.db	1
      005201 00 00 BE 38          22980 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1354)
      005205 0E                   22981 	.db	14
      005206 07                   22982 	.uleb128	7
      005207 01                   22983 	.db	1
      005208 00 00 BE 3A          22984 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1355)
      00520C 0E                   22985 	.db	14
      00520D 08                   22986 	.uleb128	8
      00520E 01                   22987 	.db	1
      00520F 00 00 BE 3F          22988 	.dw	0,(Sstm8s_tim1$TIM1_GenerateEvent$1356)
      005213 0E                   22989 	.db	14
      005214 02                   22990 	.uleb128	2
                                  22991 
                                  22992 	.area .debug_frame (NOLOAD)
      005215 00 00                22993 	.dw	0
      005217 00 0E                22994 	.dw	Ldebug_CIE35_end-Ldebug_CIE35_start
      005219                      22995 Ldebug_CIE35_start:
      005219 FF FF                22996 	.dw	0xffff
      00521B FF FF                22997 	.dw	0xffff
      00521D 01                   22998 	.db	1
      00521E 00                   22999 	.db	0
      00521F 01                   23000 	.uleb128	1
      005220 7F                   23001 	.sleb128	-1
      005221 09                   23002 	.db	9
      005222 0C                   23003 	.db	12
      005223 08                   23004 	.uleb128	8
      005224 02                   23005 	.uleb128	2
      005225 89                   23006 	.db	137
      005226 01                   23007 	.uleb128	1
      005227                      23008 Ldebug_CIE35_end:
      005227 00 00 00 44          23009 	.dw	0,68
      00522B 00 00 52 15          23010 	.dw	0,(Ldebug_CIE35_start-4)
      00522F 00 00 BD F3          23011 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)	;initial loc
      005233 00 00 00 36          23012 	.dw	0,Sstm8s_tim1$TIM1_OC4FastConfig$1347-Sstm8s_tim1$TIM1_OC4FastConfig$1328
      005237 01                   23013 	.db	1
      005238 00 00 BD F3          23014 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1328)
      00523C 0E                   23015 	.db	14
      00523D 02                   23016 	.uleb128	2
      00523E 01                   23017 	.db	1
      00523F 00 00 BE 02          23018 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1330)
      005243 0E                   23019 	.db	14
      005244 02                   23020 	.uleb128	2
      005245 01                   23021 	.db	1
      005246 00 00 BE 04          23022 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1331)
      00524A 0E                   23023 	.db	14
      00524B 03                   23024 	.uleb128	3
      00524C 01                   23025 	.db	1
      00524D 00 00 BE 06          23026 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1332)
      005251 0E                   23027 	.db	14
      005252 04                   23028 	.uleb128	4
      005253 01                   23029 	.db	1
      005254 00 00 BE 08          23030 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1333)
      005258 0E                   23031 	.db	14
      005259 06                   23032 	.uleb128	6
      00525A 01                   23033 	.db	1
      00525B 00 00 BE 0A          23034 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1334)
      00525F 0E                   23035 	.db	14
      005260 07                   23036 	.uleb128	7
      005261 01                   23037 	.db	1
      005262 00 00 BE 0C          23038 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1335)
      005266 0E                   23039 	.db	14
      005267 08                   23040 	.uleb128	8
      005268 01                   23041 	.db	1
      005269 00 00 BE 11          23042 	.dw	0,(Sstm8s_tim1$TIM1_OC4FastConfig$1336)
      00526D 0E                   23043 	.db	14
      00526E 02                   23044 	.uleb128	2
                                  23045 
                                  23046 	.area .debug_frame (NOLOAD)
      00526F 00 00                23047 	.dw	0
      005271 00 0E                23048 	.dw	Ldebug_CIE36_end-Ldebug_CIE36_start
      005273                      23049 Ldebug_CIE36_start:
      005273 FF FF                23050 	.dw	0xffff
      005275 FF FF                23051 	.dw	0xffff
      005277 01                   23052 	.db	1
      005278 00                   23053 	.db	0
      005279 01                   23054 	.uleb128	1
      00527A 7F                   23055 	.sleb128	-1
      00527B 09                   23056 	.db	9
      00527C 0C                   23057 	.db	12
      00527D 08                   23058 	.uleb128	8
      00527E 02                   23059 	.uleb128	2
      00527F 89                   23060 	.db	137
      005280 01                   23061 	.uleb128	1
      005281                      23062 Ldebug_CIE36_end:
      005281 00 00 00 44          23063 	.dw	0,68
      005285 00 00 52 6F          23064 	.dw	0,(Ldebug_CIE36_start-4)
      005289 00 00 BD BD          23065 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)	;initial loc
      00528D 00 00 00 36          23066 	.dw	0,Sstm8s_tim1$TIM1_OC3FastConfig$1326-Sstm8s_tim1$TIM1_OC3FastConfig$1307
      005291 01                   23067 	.db	1
      005292 00 00 BD BD          23068 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1307)
      005296 0E                   23069 	.db	14
      005297 02                   23070 	.uleb128	2
      005298 01                   23071 	.db	1
      005299 00 00 BD CC          23072 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1309)
      00529D 0E                   23073 	.db	14
      00529E 02                   23074 	.uleb128	2
      00529F 01                   23075 	.db	1
      0052A0 00 00 BD CE          23076 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1310)
      0052A4 0E                   23077 	.db	14
      0052A5 03                   23078 	.uleb128	3
      0052A6 01                   23079 	.db	1
      0052A7 00 00 BD D0          23080 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1311)
      0052AB 0E                   23081 	.db	14
      0052AC 04                   23082 	.uleb128	4
      0052AD 01                   23083 	.db	1
      0052AE 00 00 BD D2          23084 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1312)
      0052B2 0E                   23085 	.db	14
      0052B3 06                   23086 	.uleb128	6
      0052B4 01                   23087 	.db	1
      0052B5 00 00 BD D4          23088 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1313)
      0052B9 0E                   23089 	.db	14
      0052BA 07                   23090 	.uleb128	7
      0052BB 01                   23091 	.db	1
      0052BC 00 00 BD D6          23092 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1314)
      0052C0 0E                   23093 	.db	14
      0052C1 08                   23094 	.uleb128	8
      0052C2 01                   23095 	.db	1
      0052C3 00 00 BD DB          23096 	.dw	0,(Sstm8s_tim1$TIM1_OC3FastConfig$1315)
      0052C7 0E                   23097 	.db	14
      0052C8 02                   23098 	.uleb128	2
                                  23099 
                                  23100 	.area .debug_frame (NOLOAD)
      0052C9 00 00                23101 	.dw	0
      0052CB 00 0E                23102 	.dw	Ldebug_CIE37_end-Ldebug_CIE37_start
      0052CD                      23103 Ldebug_CIE37_start:
      0052CD FF FF                23104 	.dw	0xffff
      0052CF FF FF                23105 	.dw	0xffff
      0052D1 01                   23106 	.db	1
      0052D2 00                   23107 	.db	0
      0052D3 01                   23108 	.uleb128	1
      0052D4 7F                   23109 	.sleb128	-1
      0052D5 09                   23110 	.db	9
      0052D6 0C                   23111 	.db	12
      0052D7 08                   23112 	.uleb128	8
      0052D8 02                   23113 	.uleb128	2
      0052D9 89                   23114 	.db	137
      0052DA 01                   23115 	.uleb128	1
      0052DB                      23116 Ldebug_CIE37_end:
      0052DB 00 00 00 44          23117 	.dw	0,68
      0052DF 00 00 52 C9          23118 	.dw	0,(Ldebug_CIE37_start-4)
      0052E3 00 00 BD 87          23119 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)	;initial loc
      0052E7 00 00 00 36          23120 	.dw	0,Sstm8s_tim1$TIM1_OC2FastConfig$1305-Sstm8s_tim1$TIM1_OC2FastConfig$1286
      0052EB 01                   23121 	.db	1
      0052EC 00 00 BD 87          23122 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1286)
      0052F0 0E                   23123 	.db	14
      0052F1 02                   23124 	.uleb128	2
      0052F2 01                   23125 	.db	1
      0052F3 00 00 BD 96          23126 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1288)
      0052F7 0E                   23127 	.db	14
      0052F8 02                   23128 	.uleb128	2
      0052F9 01                   23129 	.db	1
      0052FA 00 00 BD 98          23130 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1289)
      0052FE 0E                   23131 	.db	14
      0052FF 03                   23132 	.uleb128	3
      005300 01                   23133 	.db	1
      005301 00 00 BD 9A          23134 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1290)
      005305 0E                   23135 	.db	14
      005306 04                   23136 	.uleb128	4
      005307 01                   23137 	.db	1
      005308 00 00 BD 9C          23138 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1291)
      00530C 0E                   23139 	.db	14
      00530D 06                   23140 	.uleb128	6
      00530E 01                   23141 	.db	1
      00530F 00 00 BD 9E          23142 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1292)
      005313 0E                   23143 	.db	14
      005314 07                   23144 	.uleb128	7
      005315 01                   23145 	.db	1
      005316 00 00 BD A0          23146 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1293)
      00531A 0E                   23147 	.db	14
      00531B 08                   23148 	.uleb128	8
      00531C 01                   23149 	.db	1
      00531D 00 00 BD A5          23150 	.dw	0,(Sstm8s_tim1$TIM1_OC2FastConfig$1294)
      005321 0E                   23151 	.db	14
      005322 02                   23152 	.uleb128	2
                                  23153 
                                  23154 	.area .debug_frame (NOLOAD)
      005323 00 00                23155 	.dw	0
      005325 00 0E                23156 	.dw	Ldebug_CIE38_end-Ldebug_CIE38_start
      005327                      23157 Ldebug_CIE38_start:
      005327 FF FF                23158 	.dw	0xffff
      005329 FF FF                23159 	.dw	0xffff
      00532B 01                   23160 	.db	1
      00532C 00                   23161 	.db	0
      00532D 01                   23162 	.uleb128	1
      00532E 7F                   23163 	.sleb128	-1
      00532F 09                   23164 	.db	9
      005330 0C                   23165 	.db	12
      005331 08                   23166 	.uleb128	8
      005332 02                   23167 	.uleb128	2
      005333 89                   23168 	.db	137
      005334 01                   23169 	.uleb128	1
      005335                      23170 Ldebug_CIE38_end:
      005335 00 00 00 44          23171 	.dw	0,68
      005339 00 00 53 23          23172 	.dw	0,(Ldebug_CIE38_start-4)
      00533D 00 00 BD 51          23173 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)	;initial loc
      005341 00 00 00 36          23174 	.dw	0,Sstm8s_tim1$TIM1_OC1FastConfig$1284-Sstm8s_tim1$TIM1_OC1FastConfig$1265
      005345 01                   23175 	.db	1
      005346 00 00 BD 51          23176 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1265)
      00534A 0E                   23177 	.db	14
      00534B 02                   23178 	.uleb128	2
      00534C 01                   23179 	.db	1
      00534D 00 00 BD 60          23180 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1267)
      005351 0E                   23181 	.db	14
      005352 02                   23182 	.uleb128	2
      005353 01                   23183 	.db	1
      005354 00 00 BD 62          23184 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1268)
      005358 0E                   23185 	.db	14
      005359 03                   23186 	.uleb128	3
      00535A 01                   23187 	.db	1
      00535B 00 00 BD 64          23188 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1269)
      00535F 0E                   23189 	.db	14
      005360 04                   23190 	.uleb128	4
      005361 01                   23191 	.db	1
      005362 00 00 BD 66          23192 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1270)
      005366 0E                   23193 	.db	14
      005367 06                   23194 	.uleb128	6
      005368 01                   23195 	.db	1
      005369 00 00 BD 68          23196 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1271)
      00536D 0E                   23197 	.db	14
      00536E 07                   23198 	.uleb128	7
      00536F 01                   23199 	.db	1
      005370 00 00 BD 6A          23200 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1272)
      005374 0E                   23201 	.db	14
      005375 08                   23202 	.uleb128	8
      005376 01                   23203 	.db	1
      005377 00 00 BD 6F          23204 	.dw	0,(Sstm8s_tim1$TIM1_OC1FastConfig$1273)
      00537B 0E                   23205 	.db	14
      00537C 02                   23206 	.uleb128	2
                                  23207 
                                  23208 	.area .debug_frame (NOLOAD)
      00537D 00 00                23209 	.dw	0
      00537F 00 0E                23210 	.dw	Ldebug_CIE39_end-Ldebug_CIE39_start
      005381                      23211 Ldebug_CIE39_start:
      005381 FF FF                23212 	.dw	0xffff
      005383 FF FF                23213 	.dw	0xffff
      005385 01                   23214 	.db	1
      005386 00                   23215 	.db	0
      005387 01                   23216 	.uleb128	1
      005388 7F                   23217 	.sleb128	-1
      005389 09                   23218 	.db	9
      00538A 0C                   23219 	.db	12
      00538B 08                   23220 	.uleb128	8
      00538C 02                   23221 	.uleb128	2
      00538D 89                   23222 	.db	137
      00538E 01                   23223 	.uleb128	1
      00538F                      23224 Ldebug_CIE39_end:
      00538F 00 00 00 44          23225 	.dw	0,68
      005393 00 00 53 7D          23226 	.dw	0,(Ldebug_CIE39_start-4)
      005397 00 00 BD 1B          23227 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)	;initial loc
      00539B 00 00 00 36          23228 	.dw	0,Sstm8s_tim1$TIM1_OC4PreloadConfig$1263-Sstm8s_tim1$TIM1_OC4PreloadConfig$1244
      00539F 01                   23229 	.db	1
      0053A0 00 00 BD 1B          23230 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1244)
      0053A4 0E                   23231 	.db	14
      0053A5 02                   23232 	.uleb128	2
      0053A6 01                   23233 	.db	1
      0053A7 00 00 BD 2A          23234 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1246)
      0053AB 0E                   23235 	.db	14
      0053AC 02                   23236 	.uleb128	2
      0053AD 01                   23237 	.db	1
      0053AE 00 00 BD 2C          23238 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1247)
      0053B2 0E                   23239 	.db	14
      0053B3 03                   23240 	.uleb128	3
      0053B4 01                   23241 	.db	1
      0053B5 00 00 BD 2E          23242 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1248)
      0053B9 0E                   23243 	.db	14
      0053BA 04                   23244 	.uleb128	4
      0053BB 01                   23245 	.db	1
      0053BC 00 00 BD 30          23246 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1249)
      0053C0 0E                   23247 	.db	14
      0053C1 06                   23248 	.uleb128	6
      0053C2 01                   23249 	.db	1
      0053C3 00 00 BD 32          23250 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1250)
      0053C7 0E                   23251 	.db	14
      0053C8 07                   23252 	.uleb128	7
      0053C9 01                   23253 	.db	1
      0053CA 00 00 BD 34          23254 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1251)
      0053CE 0E                   23255 	.db	14
      0053CF 08                   23256 	.uleb128	8
      0053D0 01                   23257 	.db	1
      0053D1 00 00 BD 39          23258 	.dw	0,(Sstm8s_tim1$TIM1_OC4PreloadConfig$1252)
      0053D5 0E                   23259 	.db	14
      0053D6 02                   23260 	.uleb128	2
                                  23261 
                                  23262 	.area .debug_frame (NOLOAD)
      0053D7 00 00                23263 	.dw	0
      0053D9 00 0E                23264 	.dw	Ldebug_CIE40_end-Ldebug_CIE40_start
      0053DB                      23265 Ldebug_CIE40_start:
      0053DB FF FF                23266 	.dw	0xffff
      0053DD FF FF                23267 	.dw	0xffff
      0053DF 01                   23268 	.db	1
      0053E0 00                   23269 	.db	0
      0053E1 01                   23270 	.uleb128	1
      0053E2 7F                   23271 	.sleb128	-1
      0053E3 09                   23272 	.db	9
      0053E4 0C                   23273 	.db	12
      0053E5 08                   23274 	.uleb128	8
      0053E6 02                   23275 	.uleb128	2
      0053E7 89                   23276 	.db	137
      0053E8 01                   23277 	.uleb128	1
      0053E9                      23278 Ldebug_CIE40_end:
      0053E9 00 00 00 44          23279 	.dw	0,68
      0053ED 00 00 53 D7          23280 	.dw	0,(Ldebug_CIE40_start-4)
      0053F1 00 00 BC E5          23281 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)	;initial loc
      0053F5 00 00 00 36          23282 	.dw	0,Sstm8s_tim1$TIM1_OC3PreloadConfig$1242-Sstm8s_tim1$TIM1_OC3PreloadConfig$1223
      0053F9 01                   23283 	.db	1
      0053FA 00 00 BC E5          23284 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1223)
      0053FE 0E                   23285 	.db	14
      0053FF 02                   23286 	.uleb128	2
      005400 01                   23287 	.db	1
      005401 00 00 BC F4          23288 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1225)
      005405 0E                   23289 	.db	14
      005406 02                   23290 	.uleb128	2
      005407 01                   23291 	.db	1
      005408 00 00 BC F6          23292 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1226)
      00540C 0E                   23293 	.db	14
      00540D 03                   23294 	.uleb128	3
      00540E 01                   23295 	.db	1
      00540F 00 00 BC F8          23296 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1227)
      005413 0E                   23297 	.db	14
      005414 04                   23298 	.uleb128	4
      005415 01                   23299 	.db	1
      005416 00 00 BC FA          23300 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1228)
      00541A 0E                   23301 	.db	14
      00541B 06                   23302 	.uleb128	6
      00541C 01                   23303 	.db	1
      00541D 00 00 BC FC          23304 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1229)
      005421 0E                   23305 	.db	14
      005422 07                   23306 	.uleb128	7
      005423 01                   23307 	.db	1
      005424 00 00 BC FE          23308 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1230)
      005428 0E                   23309 	.db	14
      005429 08                   23310 	.uleb128	8
      00542A 01                   23311 	.db	1
      00542B 00 00 BD 03          23312 	.dw	0,(Sstm8s_tim1$TIM1_OC3PreloadConfig$1231)
      00542F 0E                   23313 	.db	14
      005430 02                   23314 	.uleb128	2
                                  23315 
                                  23316 	.area .debug_frame (NOLOAD)
      005431 00 00                23317 	.dw	0
      005433 00 0E                23318 	.dw	Ldebug_CIE41_end-Ldebug_CIE41_start
      005435                      23319 Ldebug_CIE41_start:
      005435 FF FF                23320 	.dw	0xffff
      005437 FF FF                23321 	.dw	0xffff
      005439 01                   23322 	.db	1
      00543A 00                   23323 	.db	0
      00543B 01                   23324 	.uleb128	1
      00543C 7F                   23325 	.sleb128	-1
      00543D 09                   23326 	.db	9
      00543E 0C                   23327 	.db	12
      00543F 08                   23328 	.uleb128	8
      005440 02                   23329 	.uleb128	2
      005441 89                   23330 	.db	137
      005442 01                   23331 	.uleb128	1
      005443                      23332 Ldebug_CIE41_end:
      005443 00 00 00 44          23333 	.dw	0,68
      005447 00 00 54 31          23334 	.dw	0,(Ldebug_CIE41_start-4)
      00544B 00 00 BC AF          23335 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)	;initial loc
      00544F 00 00 00 36          23336 	.dw	0,Sstm8s_tim1$TIM1_OC2PreloadConfig$1221-Sstm8s_tim1$TIM1_OC2PreloadConfig$1202
      005453 01                   23337 	.db	1
      005454 00 00 BC AF          23338 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1202)
      005458 0E                   23339 	.db	14
      005459 02                   23340 	.uleb128	2
      00545A 01                   23341 	.db	1
      00545B 00 00 BC BE          23342 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1204)
      00545F 0E                   23343 	.db	14
      005460 02                   23344 	.uleb128	2
      005461 01                   23345 	.db	1
      005462 00 00 BC C0          23346 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1205)
      005466 0E                   23347 	.db	14
      005467 03                   23348 	.uleb128	3
      005468 01                   23349 	.db	1
      005469 00 00 BC C2          23350 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1206)
      00546D 0E                   23351 	.db	14
      00546E 04                   23352 	.uleb128	4
      00546F 01                   23353 	.db	1
      005470 00 00 BC C4          23354 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1207)
      005474 0E                   23355 	.db	14
      005475 06                   23356 	.uleb128	6
      005476 01                   23357 	.db	1
      005477 00 00 BC C6          23358 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1208)
      00547B 0E                   23359 	.db	14
      00547C 07                   23360 	.uleb128	7
      00547D 01                   23361 	.db	1
      00547E 00 00 BC C8          23362 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1209)
      005482 0E                   23363 	.db	14
      005483 08                   23364 	.uleb128	8
      005484 01                   23365 	.db	1
      005485 00 00 BC CD          23366 	.dw	0,(Sstm8s_tim1$TIM1_OC2PreloadConfig$1210)
      005489 0E                   23367 	.db	14
      00548A 02                   23368 	.uleb128	2
                                  23369 
                                  23370 	.area .debug_frame (NOLOAD)
      00548B 00 00                23371 	.dw	0
      00548D 00 0E                23372 	.dw	Ldebug_CIE42_end-Ldebug_CIE42_start
      00548F                      23373 Ldebug_CIE42_start:
      00548F FF FF                23374 	.dw	0xffff
      005491 FF FF                23375 	.dw	0xffff
      005493 01                   23376 	.db	1
      005494 00                   23377 	.db	0
      005495 01                   23378 	.uleb128	1
      005496 7F                   23379 	.sleb128	-1
      005497 09                   23380 	.db	9
      005498 0C                   23381 	.db	12
      005499 08                   23382 	.uleb128	8
      00549A 02                   23383 	.uleb128	2
      00549B 89                   23384 	.db	137
      00549C 01                   23385 	.uleb128	1
      00549D                      23386 Ldebug_CIE42_end:
      00549D 00 00 00 44          23387 	.dw	0,68
      0054A1 00 00 54 8B          23388 	.dw	0,(Ldebug_CIE42_start-4)
      0054A5 00 00 BC 79          23389 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)	;initial loc
      0054A9 00 00 00 36          23390 	.dw	0,Sstm8s_tim1$TIM1_OC1PreloadConfig$1200-Sstm8s_tim1$TIM1_OC1PreloadConfig$1181
      0054AD 01                   23391 	.db	1
      0054AE 00 00 BC 79          23392 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1181)
      0054B2 0E                   23393 	.db	14
      0054B3 02                   23394 	.uleb128	2
      0054B4 01                   23395 	.db	1
      0054B5 00 00 BC 88          23396 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1183)
      0054B9 0E                   23397 	.db	14
      0054BA 02                   23398 	.uleb128	2
      0054BB 01                   23399 	.db	1
      0054BC 00 00 BC 8A          23400 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1184)
      0054C0 0E                   23401 	.db	14
      0054C1 03                   23402 	.uleb128	3
      0054C2 01                   23403 	.db	1
      0054C3 00 00 BC 8C          23404 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1185)
      0054C7 0E                   23405 	.db	14
      0054C8 04                   23406 	.uleb128	4
      0054C9 01                   23407 	.db	1
      0054CA 00 00 BC 8E          23408 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1186)
      0054CE 0E                   23409 	.db	14
      0054CF 06                   23410 	.uleb128	6
      0054D0 01                   23411 	.db	1
      0054D1 00 00 BC 90          23412 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1187)
      0054D5 0E                   23413 	.db	14
      0054D6 07                   23414 	.uleb128	7
      0054D7 01                   23415 	.db	1
      0054D8 00 00 BC 92          23416 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1188)
      0054DC 0E                   23417 	.db	14
      0054DD 08                   23418 	.uleb128	8
      0054DE 01                   23419 	.db	1
      0054DF 00 00 BC 97          23420 	.dw	0,(Sstm8s_tim1$TIM1_OC1PreloadConfig$1189)
      0054E3 0E                   23421 	.db	14
      0054E4 02                   23422 	.uleb128	2
                                  23423 
                                  23424 	.area .debug_frame (NOLOAD)
      0054E5 00 00                23425 	.dw	0
      0054E7 00 0E                23426 	.dw	Ldebug_CIE43_end-Ldebug_CIE43_start
      0054E9                      23427 Ldebug_CIE43_start:
      0054E9 FF FF                23428 	.dw	0xffff
      0054EB FF FF                23429 	.dw	0xffff
      0054ED 01                   23430 	.db	1
      0054EE 00                   23431 	.db	0
      0054EF 01                   23432 	.uleb128	1
      0054F0 7F                   23433 	.sleb128	-1
      0054F1 09                   23434 	.db	9
      0054F2 0C                   23435 	.db	12
      0054F3 08                   23436 	.uleb128	8
      0054F4 02                   23437 	.uleb128	2
      0054F5 89                   23438 	.db	137
      0054F6 01                   23439 	.uleb128	1
      0054F7                      23440 Ldebug_CIE43_end:
      0054F7 00 00 00 44          23441 	.dw	0,68
      0054FB 00 00 54 E5          23442 	.dw	0,(Ldebug_CIE43_start-4)
      0054FF 00 00 BC 43          23443 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)	;initial loc
      005503 00 00 00 36          23444 	.dw	0,Sstm8s_tim1$TIM1_CCPreloadControl$1179-Sstm8s_tim1$TIM1_CCPreloadControl$1160
      005507 01                   23445 	.db	1
      005508 00 00 BC 43          23446 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1160)
      00550C 0E                   23447 	.db	14
      00550D 02                   23448 	.uleb128	2
      00550E 01                   23449 	.db	1
      00550F 00 00 BC 52          23450 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1162)
      005513 0E                   23451 	.db	14
      005514 02                   23452 	.uleb128	2
      005515 01                   23453 	.db	1
      005516 00 00 BC 54          23454 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1163)
      00551A 0E                   23455 	.db	14
      00551B 03                   23456 	.uleb128	3
      00551C 01                   23457 	.db	1
      00551D 00 00 BC 56          23458 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1164)
      005521 0E                   23459 	.db	14
      005522 04                   23460 	.uleb128	4
      005523 01                   23461 	.db	1
      005524 00 00 BC 58          23462 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1165)
      005528 0E                   23463 	.db	14
      005529 06                   23464 	.uleb128	6
      00552A 01                   23465 	.db	1
      00552B 00 00 BC 5A          23466 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1166)
      00552F 0E                   23467 	.db	14
      005530 07                   23468 	.uleb128	7
      005531 01                   23469 	.db	1
      005532 00 00 BC 5C          23470 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1167)
      005536 0E                   23471 	.db	14
      005537 08                   23472 	.uleb128	8
      005538 01                   23473 	.db	1
      005539 00 00 BC 61          23474 	.dw	0,(Sstm8s_tim1$TIM1_CCPreloadControl$1168)
      00553D 0E                   23475 	.db	14
      00553E 02                   23476 	.uleb128	2
                                  23477 
                                  23478 	.area .debug_frame (NOLOAD)
      00553F 00 00                23479 	.dw	0
      005541 00 0E                23480 	.dw	Ldebug_CIE44_end-Ldebug_CIE44_start
      005543                      23481 Ldebug_CIE44_start:
      005543 FF FF                23482 	.dw	0xffff
      005545 FF FF                23483 	.dw	0xffff
      005547 01                   23484 	.db	1
      005548 00                   23485 	.db	0
      005549 01                   23486 	.uleb128	1
      00554A 7F                   23487 	.sleb128	-1
      00554B 09                   23488 	.db	9
      00554C 0C                   23489 	.db	12
      00554D 08                   23490 	.uleb128	8
      00554E 02                   23491 	.uleb128	2
      00554F 89                   23492 	.db	137
      005550 01                   23493 	.uleb128	1
      005551                      23494 Ldebug_CIE44_end:
      005551 00 00 00 44          23495 	.dw	0,68
      005555 00 00 55 3F          23496 	.dw	0,(Ldebug_CIE44_start-4)
      005559 00 00 BC 0D          23497 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)	;initial loc
      00555D 00 00 00 36          23498 	.dw	0,Sstm8s_tim1$TIM1_SelectCOM$1158-Sstm8s_tim1$TIM1_SelectCOM$1139
      005561 01                   23499 	.db	1
      005562 00 00 BC 0D          23500 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1139)
      005566 0E                   23501 	.db	14
      005567 02                   23502 	.uleb128	2
      005568 01                   23503 	.db	1
      005569 00 00 BC 1C          23504 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1141)
      00556D 0E                   23505 	.db	14
      00556E 02                   23506 	.uleb128	2
      00556F 01                   23507 	.db	1
      005570 00 00 BC 1E          23508 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1142)
      005574 0E                   23509 	.db	14
      005575 03                   23510 	.uleb128	3
      005576 01                   23511 	.db	1
      005577 00 00 BC 20          23512 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1143)
      00557B 0E                   23513 	.db	14
      00557C 04                   23514 	.uleb128	4
      00557D 01                   23515 	.db	1
      00557E 00 00 BC 22          23516 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1144)
      005582 0E                   23517 	.db	14
      005583 06                   23518 	.uleb128	6
      005584 01                   23519 	.db	1
      005585 00 00 BC 24          23520 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1145)
      005589 0E                   23521 	.db	14
      00558A 07                   23522 	.uleb128	7
      00558B 01                   23523 	.db	1
      00558C 00 00 BC 26          23524 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1146)
      005590 0E                   23525 	.db	14
      005591 08                   23526 	.uleb128	8
      005592 01                   23527 	.db	1
      005593 00 00 BC 2B          23528 	.dw	0,(Sstm8s_tim1$TIM1_SelectCOM$1147)
      005597 0E                   23529 	.db	14
      005598 02                   23530 	.uleb128	2
                                  23531 
                                  23532 	.area .debug_frame (NOLOAD)
      005599 00 00                23533 	.dw	0
      00559B 00 0E                23534 	.dw	Ldebug_CIE45_end-Ldebug_CIE45_start
      00559D                      23535 Ldebug_CIE45_start:
      00559D FF FF                23536 	.dw	0xffff
      00559F FF FF                23537 	.dw	0xffff
      0055A1 01                   23538 	.db	1
      0055A2 00                   23539 	.db	0
      0055A3 01                   23540 	.uleb128	1
      0055A4 7F                   23541 	.sleb128	-1
      0055A5 09                   23542 	.db	9
      0055A6 0C                   23543 	.db	12
      0055A7 08                   23544 	.uleb128	8
      0055A8 02                   23545 	.uleb128	2
      0055A9 89                   23546 	.db	137
      0055AA 01                   23547 	.uleb128	1
      0055AB                      23548 Ldebug_CIE45_end:
      0055AB 00 00 00 44          23549 	.dw	0,68
      0055AF 00 00 55 99          23550 	.dw	0,(Ldebug_CIE45_start-4)
      0055B3 00 00 BB D7          23551 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)	;initial loc
      0055B7 00 00 00 36          23552 	.dw	0,Sstm8s_tim1$TIM1_ARRPreloadConfig$1137-Sstm8s_tim1$TIM1_ARRPreloadConfig$1118
      0055BB 01                   23553 	.db	1
      0055BC 00 00 BB D7          23554 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1118)
      0055C0 0E                   23555 	.db	14
      0055C1 02                   23556 	.uleb128	2
      0055C2 01                   23557 	.db	1
      0055C3 00 00 BB E6          23558 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1120)
      0055C7 0E                   23559 	.db	14
      0055C8 02                   23560 	.uleb128	2
      0055C9 01                   23561 	.db	1
      0055CA 00 00 BB E8          23562 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1121)
      0055CE 0E                   23563 	.db	14
      0055CF 03                   23564 	.uleb128	3
      0055D0 01                   23565 	.db	1
      0055D1 00 00 BB EA          23566 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1122)
      0055D5 0E                   23567 	.db	14
      0055D6 04                   23568 	.uleb128	4
      0055D7 01                   23569 	.db	1
      0055D8 00 00 BB EC          23570 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1123)
      0055DC 0E                   23571 	.db	14
      0055DD 06                   23572 	.uleb128	6
      0055DE 01                   23573 	.db	1
      0055DF 00 00 BB EE          23574 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1124)
      0055E3 0E                   23575 	.db	14
      0055E4 07                   23576 	.uleb128	7
      0055E5 01                   23577 	.db	1
      0055E6 00 00 BB F0          23578 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1125)
      0055EA 0E                   23579 	.db	14
      0055EB 08                   23580 	.uleb128	8
      0055EC 01                   23581 	.db	1
      0055ED 00 00 BB F5          23582 	.dw	0,(Sstm8s_tim1$TIM1_ARRPreloadConfig$1126)
      0055F1 0E                   23583 	.db	14
      0055F2 02                   23584 	.uleb128	2
                                  23585 
                                  23586 	.area .debug_frame (NOLOAD)
      0055F3 00 00                23587 	.dw	0
      0055F5 00 0E                23588 	.dw	Ldebug_CIE46_end-Ldebug_CIE46_start
      0055F7                      23589 Ldebug_CIE46_start:
      0055F7 FF FF                23590 	.dw	0xffff
      0055F9 FF FF                23591 	.dw	0xffff
      0055FB 01                   23592 	.db	1
      0055FC 00                   23593 	.db	0
      0055FD 01                   23594 	.uleb128	1
      0055FE 7F                   23595 	.sleb128	-1
      0055FF 09                   23596 	.db	9
      005600 0C                   23597 	.db	12
      005601 08                   23598 	.uleb128	8
      005602 02                   23599 	.uleb128	2
      005603 89                   23600 	.db	137
      005604 01                   23601 	.uleb128	1
      005605                      23602 Ldebug_CIE46_end:
      005605 00 00 00 4B          23603 	.dw	0,75
      005609 00 00 55 F3          23604 	.dw	0,(Ldebug_CIE46_start-4)
      00560D 00 00 BB AB          23605 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)	;initial loc
      005611 00 00 00 2C          23606 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC4Config$1116-Sstm8s_tim1$TIM1_ForcedOC4Config$1102
      005615 01                   23607 	.db	1
      005616 00 00 BB AB          23608 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1102)
      00561A 0E                   23609 	.db	14
      00561B 02                   23610 	.uleb128	2
      00561C 01                   23611 	.db	1
      00561D 00 00 BB B4          23612 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1104)
      005621 0E                   23613 	.db	14
      005622 02                   23614 	.uleb128	2
      005623 01                   23615 	.db	1
      005624 00 00 BB BD          23616 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1105)
      005628 0E                   23617 	.db	14
      005629 02                   23618 	.uleb128	2
      00562A 01                   23619 	.db	1
      00562B 00 00 BB BF          23620 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1106)
      00562F 0E                   23621 	.db	14
      005630 03                   23622 	.uleb128	3
      005631 01                   23623 	.db	1
      005632 00 00 BB C1          23624 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1107)
      005636 0E                   23625 	.db	14
      005637 04                   23626 	.uleb128	4
      005638 01                   23627 	.db	1
      005639 00 00 BB C3          23628 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1108)
      00563D 0E                   23629 	.db	14
      00563E 06                   23630 	.uleb128	6
      00563F 01                   23631 	.db	1
      005640 00 00 BB C5          23632 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1109)
      005644 0E                   23633 	.db	14
      005645 07                   23634 	.uleb128	7
      005646 01                   23635 	.db	1
      005647 00 00 BB C7          23636 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1110)
      00564B 0E                   23637 	.db	14
      00564C 08                   23638 	.uleb128	8
      00564D 01                   23639 	.db	1
      00564E 00 00 BB CC          23640 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC4Config$1111)
      005652 0E                   23641 	.db	14
      005653 02                   23642 	.uleb128	2
                                  23643 
                                  23644 	.area .debug_frame (NOLOAD)
      005654 00 00                23645 	.dw	0
      005656 00 0E                23646 	.dw	Ldebug_CIE47_end-Ldebug_CIE47_start
      005658                      23647 Ldebug_CIE47_start:
      005658 FF FF                23648 	.dw	0xffff
      00565A FF FF                23649 	.dw	0xffff
      00565C 01                   23650 	.db	1
      00565D 00                   23651 	.db	0
      00565E 01                   23652 	.uleb128	1
      00565F 7F                   23653 	.sleb128	-1
      005660 09                   23654 	.db	9
      005661 0C                   23655 	.db	12
      005662 08                   23656 	.uleb128	8
      005663 02                   23657 	.uleb128	2
      005664 89                   23658 	.db	137
      005665 01                   23659 	.uleb128	1
      005666                      23660 Ldebug_CIE47_end:
      005666 00 00 00 4B          23661 	.dw	0,75
      00566A 00 00 56 54          23662 	.dw	0,(Ldebug_CIE47_start-4)
      00566E 00 00 BB 7F          23663 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)	;initial loc
      005672 00 00 00 2C          23664 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC3Config$1100-Sstm8s_tim1$TIM1_ForcedOC3Config$1086
      005676 01                   23665 	.db	1
      005677 00 00 BB 7F          23666 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1086)
      00567B 0E                   23667 	.db	14
      00567C 02                   23668 	.uleb128	2
      00567D 01                   23669 	.db	1
      00567E 00 00 BB 88          23670 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1088)
      005682 0E                   23671 	.db	14
      005683 02                   23672 	.uleb128	2
      005684 01                   23673 	.db	1
      005685 00 00 BB 91          23674 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1089)
      005689 0E                   23675 	.db	14
      00568A 02                   23676 	.uleb128	2
      00568B 01                   23677 	.db	1
      00568C 00 00 BB 93          23678 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1090)
      005690 0E                   23679 	.db	14
      005691 03                   23680 	.uleb128	3
      005692 01                   23681 	.db	1
      005693 00 00 BB 95          23682 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1091)
      005697 0E                   23683 	.db	14
      005698 04                   23684 	.uleb128	4
      005699 01                   23685 	.db	1
      00569A 00 00 BB 97          23686 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1092)
      00569E 0E                   23687 	.db	14
      00569F 06                   23688 	.uleb128	6
      0056A0 01                   23689 	.db	1
      0056A1 00 00 BB 99          23690 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1093)
      0056A5 0E                   23691 	.db	14
      0056A6 07                   23692 	.uleb128	7
      0056A7 01                   23693 	.db	1
      0056A8 00 00 BB 9B          23694 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1094)
      0056AC 0E                   23695 	.db	14
      0056AD 08                   23696 	.uleb128	8
      0056AE 01                   23697 	.db	1
      0056AF 00 00 BB A0          23698 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC3Config$1095)
      0056B3 0E                   23699 	.db	14
      0056B4 02                   23700 	.uleb128	2
                                  23701 
                                  23702 	.area .debug_frame (NOLOAD)
      0056B5 00 00                23703 	.dw	0
      0056B7 00 0E                23704 	.dw	Ldebug_CIE48_end-Ldebug_CIE48_start
      0056B9                      23705 Ldebug_CIE48_start:
      0056B9 FF FF                23706 	.dw	0xffff
      0056BB FF FF                23707 	.dw	0xffff
      0056BD 01                   23708 	.db	1
      0056BE 00                   23709 	.db	0
      0056BF 01                   23710 	.uleb128	1
      0056C0 7F                   23711 	.sleb128	-1
      0056C1 09                   23712 	.db	9
      0056C2 0C                   23713 	.db	12
      0056C3 08                   23714 	.uleb128	8
      0056C4 02                   23715 	.uleb128	2
      0056C5 89                   23716 	.db	137
      0056C6 01                   23717 	.uleb128	1
      0056C7                      23718 Ldebug_CIE48_end:
      0056C7 00 00 00 4B          23719 	.dw	0,75
      0056CB 00 00 56 B5          23720 	.dw	0,(Ldebug_CIE48_start-4)
      0056CF 00 00 BB 53          23721 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)	;initial loc
      0056D3 00 00 00 2C          23722 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC2Config$1084-Sstm8s_tim1$TIM1_ForcedOC2Config$1070
      0056D7 01                   23723 	.db	1
      0056D8 00 00 BB 53          23724 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1070)
      0056DC 0E                   23725 	.db	14
      0056DD 02                   23726 	.uleb128	2
      0056DE 01                   23727 	.db	1
      0056DF 00 00 BB 5C          23728 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1072)
      0056E3 0E                   23729 	.db	14
      0056E4 02                   23730 	.uleb128	2
      0056E5 01                   23731 	.db	1
      0056E6 00 00 BB 65          23732 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1073)
      0056EA 0E                   23733 	.db	14
      0056EB 02                   23734 	.uleb128	2
      0056EC 01                   23735 	.db	1
      0056ED 00 00 BB 67          23736 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1074)
      0056F1 0E                   23737 	.db	14
      0056F2 03                   23738 	.uleb128	3
      0056F3 01                   23739 	.db	1
      0056F4 00 00 BB 69          23740 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1075)
      0056F8 0E                   23741 	.db	14
      0056F9 04                   23742 	.uleb128	4
      0056FA 01                   23743 	.db	1
      0056FB 00 00 BB 6B          23744 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1076)
      0056FF 0E                   23745 	.db	14
      005700 06                   23746 	.uleb128	6
      005701 01                   23747 	.db	1
      005702 00 00 BB 6D          23748 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1077)
      005706 0E                   23749 	.db	14
      005707 07                   23750 	.uleb128	7
      005708 01                   23751 	.db	1
      005709 00 00 BB 6F          23752 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1078)
      00570D 0E                   23753 	.db	14
      00570E 08                   23754 	.uleb128	8
      00570F 01                   23755 	.db	1
      005710 00 00 BB 74          23756 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC2Config$1079)
      005714 0E                   23757 	.db	14
      005715 02                   23758 	.uleb128	2
                                  23759 
                                  23760 	.area .debug_frame (NOLOAD)
      005716 00 00                23761 	.dw	0
      005718 00 0E                23762 	.dw	Ldebug_CIE49_end-Ldebug_CIE49_start
      00571A                      23763 Ldebug_CIE49_start:
      00571A FF FF                23764 	.dw	0xffff
      00571C FF FF                23765 	.dw	0xffff
      00571E 01                   23766 	.db	1
      00571F 00                   23767 	.db	0
      005720 01                   23768 	.uleb128	1
      005721 7F                   23769 	.sleb128	-1
      005722 09                   23770 	.db	9
      005723 0C                   23771 	.db	12
      005724 08                   23772 	.uleb128	8
      005725 02                   23773 	.uleb128	2
      005726 89                   23774 	.db	137
      005727 01                   23775 	.uleb128	1
      005728                      23776 Ldebug_CIE49_end:
      005728 00 00 00 4B          23777 	.dw	0,75
      00572C 00 00 57 16          23778 	.dw	0,(Ldebug_CIE49_start-4)
      005730 00 00 BB 27          23779 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)	;initial loc
      005734 00 00 00 2C          23780 	.dw	0,Sstm8s_tim1$TIM1_ForcedOC1Config$1068-Sstm8s_tim1$TIM1_ForcedOC1Config$1054
      005738 01                   23781 	.db	1
      005739 00 00 BB 27          23782 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1054)
      00573D 0E                   23783 	.db	14
      00573E 02                   23784 	.uleb128	2
      00573F 01                   23785 	.db	1
      005740 00 00 BB 30          23786 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1056)
      005744 0E                   23787 	.db	14
      005745 02                   23788 	.uleb128	2
      005746 01                   23789 	.db	1
      005747 00 00 BB 39          23790 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1057)
      00574B 0E                   23791 	.db	14
      00574C 02                   23792 	.uleb128	2
      00574D 01                   23793 	.db	1
      00574E 00 00 BB 3B          23794 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1058)
      005752 0E                   23795 	.db	14
      005753 03                   23796 	.uleb128	3
      005754 01                   23797 	.db	1
      005755 00 00 BB 3D          23798 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1059)
      005759 0E                   23799 	.db	14
      00575A 04                   23800 	.uleb128	4
      00575B 01                   23801 	.db	1
      00575C 00 00 BB 3F          23802 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1060)
      005760 0E                   23803 	.db	14
      005761 06                   23804 	.uleb128	6
      005762 01                   23805 	.db	1
      005763 00 00 BB 41          23806 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1061)
      005767 0E                   23807 	.db	14
      005768 07                   23808 	.uleb128	7
      005769 01                   23809 	.db	1
      00576A 00 00 BB 43          23810 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1062)
      00576E 0E                   23811 	.db	14
      00576F 08                   23812 	.uleb128	8
      005770 01                   23813 	.db	1
      005771 00 00 BB 48          23814 	.dw	0,(Sstm8s_tim1$TIM1_ForcedOC1Config$1063)
      005775 0E                   23815 	.db	14
      005776 02                   23816 	.uleb128	2
                                  23817 
                                  23818 	.area .debug_frame (NOLOAD)
      005777 00 00                23819 	.dw	0
      005779 00 0E                23820 	.dw	Ldebug_CIE50_end-Ldebug_CIE50_start
      00577B                      23821 Ldebug_CIE50_start:
      00577B FF FF                23822 	.dw	0xffff
      00577D FF FF                23823 	.dw	0xffff
      00577F 01                   23824 	.db	1
      005780 00                   23825 	.db	0
      005781 01                   23826 	.uleb128	1
      005782 7F                   23827 	.sleb128	-1
      005783 09                   23828 	.db	9
      005784 0C                   23829 	.db	12
      005785 08                   23830 	.uleb128	8
      005786 02                   23831 	.uleb128	2
      005787 89                   23832 	.db	137
      005788 01                   23833 	.uleb128	1
      005789                      23834 Ldebug_CIE50_end:
      005789 00 00 00 59          23835 	.dw	0,89
      00578D 00 00 57 77          23836 	.dw	0,(Ldebug_CIE50_start-4)
      005791 00 00 BA E2          23837 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)	;initial loc
      005795 00 00 00 45          23838 	.dw	0,Sstm8s_tim1$TIM1_CounterModeConfig$1052-Sstm8s_tim1$TIM1_CounterModeConfig$1036
      005799 01                   23839 	.db	1
      00579A 00 00 BA E2          23840 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1036)
      00579E 0E                   23841 	.db	14
      00579F 02                   23842 	.uleb128	2
      0057A0 01                   23843 	.db	1
      0057A1 00 00 BA F2          23844 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1038)
      0057A5 0E                   23845 	.db	14
      0057A6 02                   23846 	.uleb128	2
      0057A7 01                   23847 	.db	1
      0057A8 00 00 BA FB          23848 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1039)
      0057AC 0E                   23849 	.db	14
      0057AD 02                   23850 	.uleb128	2
      0057AE 01                   23851 	.db	1
      0057AF 00 00 BB 04          23852 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1040)
      0057B3 0E                   23853 	.db	14
      0057B4 02                   23854 	.uleb128	2
      0057B5 01                   23855 	.db	1
      0057B6 00 00 BB 0D          23856 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1041)
      0057BA 0E                   23857 	.db	14
      0057BB 02                   23858 	.uleb128	2
      0057BC 01                   23859 	.db	1
      0057BD 00 00 BB 0F          23860 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1042)
      0057C1 0E                   23861 	.db	14
      0057C2 03                   23862 	.uleb128	3
      0057C3 01                   23863 	.db	1
      0057C4 00 00 BB 11          23864 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1043)
      0057C8 0E                   23865 	.db	14
      0057C9 04                   23866 	.uleb128	4
      0057CA 01                   23867 	.db	1
      0057CB 00 00 BB 13          23868 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1044)
      0057CF 0E                   23869 	.db	14
      0057D0 06                   23870 	.uleb128	6
      0057D1 01                   23871 	.db	1
      0057D2 00 00 BB 15          23872 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1045)
      0057D6 0E                   23873 	.db	14
      0057D7 07                   23874 	.uleb128	7
      0057D8 01                   23875 	.db	1
      0057D9 00 00 BB 17          23876 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1046)
      0057DD 0E                   23877 	.db	14
      0057DE 08                   23878 	.uleb128	8
      0057DF 01                   23879 	.db	1
      0057E0 00 00 BB 1C          23880 	.dw	0,(Sstm8s_tim1$TIM1_CounterModeConfig$1047)
      0057E4 0E                   23881 	.db	14
      0057E5 02                   23882 	.uleb128	2
                                  23883 
                                  23884 	.area .debug_frame (NOLOAD)
      0057E6 00 00                23885 	.dw	0
      0057E8 00 0E                23886 	.dw	Ldebug_CIE51_end-Ldebug_CIE51_start
      0057EA                      23887 Ldebug_CIE51_start:
      0057EA FF FF                23888 	.dw	0xffff
      0057EC FF FF                23889 	.dw	0xffff
      0057EE 01                   23890 	.db	1
      0057EF 00                   23891 	.db	0
      0057F0 01                   23892 	.uleb128	1
      0057F1 7F                   23893 	.sleb128	-1
      0057F2 09                   23894 	.db	9
      0057F3 0C                   23895 	.db	12
      0057F4 08                   23896 	.uleb128	8
      0057F5 02                   23897 	.uleb128	2
      0057F6 89                   23898 	.db	137
      0057F7 01                   23899 	.uleb128	1
      0057F8                      23900 Ldebug_CIE51_end:
      0057F8 00 00 00 44          23901 	.dw	0,68
      0057FC 00 00 57 E6          23902 	.dw	0,(Ldebug_CIE51_start-4)
      005800 00 00 BA B2          23903 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)	;initial loc
      005804 00 00 00 30          23904 	.dw	0,Sstm8s_tim1$TIM1_PrescalerConfig$1034-Sstm8s_tim1$TIM1_PrescalerConfig$1020
      005808 01                   23905 	.db	1
      005809 00 00 BA B2          23906 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1020)
      00580D 0E                   23907 	.db	14
      00580E 02                   23908 	.uleb128	2
      00580F 01                   23909 	.db	1
      005810 00 00 BA C1          23910 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1022)
      005814 0E                   23911 	.db	14
      005815 02                   23912 	.uleb128	2
      005816 01                   23913 	.db	1
      005817 00 00 BA C3          23914 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1023)
      00581B 0E                   23915 	.db	14
      00581C 03                   23916 	.uleb128	3
      00581D 01                   23917 	.db	1
      00581E 00 00 BA C5          23918 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1024)
      005822 0E                   23919 	.db	14
      005823 04                   23920 	.uleb128	4
      005824 01                   23921 	.db	1
      005825 00 00 BA C7          23922 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1025)
      005829 0E                   23923 	.db	14
      00582A 06                   23924 	.uleb128	6
      00582B 01                   23925 	.db	1
      00582C 00 00 BA C9          23926 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1026)
      005830 0E                   23927 	.db	14
      005831 07                   23928 	.uleb128	7
      005832 01                   23929 	.db	1
      005833 00 00 BA CB          23930 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1027)
      005837 0E                   23931 	.db	14
      005838 08                   23932 	.uleb128	8
      005839 01                   23933 	.db	1
      00583A 00 00 BA D0          23934 	.dw	0,(Sstm8s_tim1$TIM1_PrescalerConfig$1028)
      00583E 0E                   23935 	.db	14
      00583F 02                   23936 	.uleb128	2
                                  23937 
                                  23938 	.area .debug_frame (NOLOAD)
      005840 00 00                23939 	.dw	0
      005842 00 0E                23940 	.dw	Ldebug_CIE52_end-Ldebug_CIE52_start
      005844                      23941 Ldebug_CIE52_start:
      005844 FF FF                23942 	.dw	0xffff
      005846 FF FF                23943 	.dw	0xffff
      005848 01                   23944 	.db	1
      005849 00                   23945 	.db	0
      00584A 01                   23946 	.uleb128	1
      00584B 7F                   23947 	.sleb128	-1
      00584C 09                   23948 	.db	9
      00584D 0C                   23949 	.db	12
      00584E 08                   23950 	.uleb128	8
      00584F 02                   23951 	.uleb128	2
      005850 89                   23952 	.db	137
      005851 01                   23953 	.uleb128	1
      005852                      23954 Ldebug_CIE52_end:
      005852 00 00 00 B4          23955 	.dw	0,180
      005856 00 00 58 40          23956 	.dw	0,(Ldebug_CIE52_start-4)
      00585A 00 00 BA 00          23957 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)	;initial loc
      00585E 00 00 00 B2          23958 	.dw	0,Sstm8s_tim1$TIM1_EncoderInterfaceConfig$1018-Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969
      005862 01                   23959 	.db	1
      005863 00 00 BA 00          23960 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$969)
      005867 0E                   23961 	.db	14
      005868 02                   23962 	.uleb128	2
      005869 01                   23963 	.db	1
      00586A 00 00 BA 08          23964 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$971)
      00586E 0E                   23965 	.db	14
      00586F 02                   23966 	.uleb128	2
      005870 01                   23967 	.db	1
      005871 00 00 BA 11          23968 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$972)
      005875 0E                   23969 	.db	14
      005876 02                   23970 	.uleb128	2
      005877 01                   23971 	.db	1
      005878 00 00 BA 1A          23972 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$973)
      00587C 0E                   23973 	.db	14
      00587D 02                   23974 	.uleb128	2
      00587E 01                   23975 	.db	1
      00587F 00 00 BA 1C          23976 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$974)
      005883 0E                   23977 	.db	14
      005884 03                   23978 	.uleb128	3
      005885 01                   23979 	.db	1
      005886 00 00 BA 1E          23980 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$975)
      00588A 0E                   23981 	.db	14
      00588B 04                   23982 	.uleb128	4
      00588C 01                   23983 	.db	1
      00588D 00 00 BA 20          23984 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$976)
      005891 0E                   23985 	.db	14
      005892 06                   23986 	.uleb128	6
      005893 01                   23987 	.db	1
      005894 00 00 BA 22          23988 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$977)
      005898 0E                   23989 	.db	14
      005899 07                   23990 	.uleb128	7
      00589A 01                   23991 	.db	1
      00589B 00 00 BA 24          23992 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$978)
      00589F 0E                   23993 	.db	14
      0058A0 08                   23994 	.uleb128	8
      0058A1 01                   23995 	.db	1
      0058A2 00 00 BA 29          23996 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$979)
      0058A6 0E                   23997 	.db	14
      0058A7 02                   23998 	.uleb128	2
      0058A8 01                   23999 	.db	1
      0058A9 00 00 BA 38          24000 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$981)
      0058AD 0E                   24001 	.db	14
      0058AE 02                   24002 	.uleb128	2
      0058AF 01                   24003 	.db	1
      0058B0 00 00 BA 3A          24004 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$982)
      0058B4 0E                   24005 	.db	14
      0058B5 03                   24006 	.uleb128	3
      0058B6 01                   24007 	.db	1
      0058B7 00 00 BA 3C          24008 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$983)
      0058BB 0E                   24009 	.db	14
      0058BC 04                   24010 	.uleb128	4
      0058BD 01                   24011 	.db	1
      0058BE 00 00 BA 3E          24012 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$984)
      0058C2 0E                   24013 	.db	14
      0058C3 06                   24014 	.uleb128	6
      0058C4 01                   24015 	.db	1
      0058C5 00 00 BA 40          24016 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$985)
      0058C9 0E                   24017 	.db	14
      0058CA 07                   24018 	.uleb128	7
      0058CB 01                   24019 	.db	1
      0058CC 00 00 BA 42          24020 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$986)
      0058D0 0E                   24021 	.db	14
      0058D1 08                   24022 	.uleb128	8
      0058D2 01                   24023 	.db	1
      0058D3 00 00 BA 47          24024 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$987)
      0058D7 0E                   24025 	.db	14
      0058D8 02                   24026 	.uleb128	2
      0058D9 01                   24027 	.db	1
      0058DA 00 00 BA 56          24028 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$989)
      0058DE 0E                   24029 	.db	14
      0058DF 02                   24030 	.uleb128	2
      0058E0 01                   24031 	.db	1
      0058E1 00 00 BA 58          24032 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$990)
      0058E5 0E                   24033 	.db	14
      0058E6 03                   24034 	.uleb128	3
      0058E7 01                   24035 	.db	1
      0058E8 00 00 BA 5A          24036 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$991)
      0058EC 0E                   24037 	.db	14
      0058ED 04                   24038 	.uleb128	4
      0058EE 01                   24039 	.db	1
      0058EF 00 00 BA 5C          24040 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$992)
      0058F3 0E                   24041 	.db	14
      0058F4 06                   24042 	.uleb128	6
      0058F5 01                   24043 	.db	1
      0058F6 00 00 BA 5E          24044 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$993)
      0058FA 0E                   24045 	.db	14
      0058FB 07                   24046 	.uleb128	7
      0058FC 01                   24047 	.db	1
      0058FD 00 00 BA 60          24048 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$994)
      005901 0E                   24049 	.db	14
      005902 08                   24050 	.uleb128	8
      005903 01                   24051 	.db	1
      005904 00 00 BA 65          24052 	.dw	0,(Sstm8s_tim1$TIM1_EncoderInterfaceConfig$995)
      005908 0E                   24053 	.db	14
      005909 02                   24054 	.uleb128	2
                                  24055 
                                  24056 	.area .debug_frame (NOLOAD)
      00590A 00 00                24057 	.dw	0
      00590C 00 0E                24058 	.dw	Ldebug_CIE53_end-Ldebug_CIE53_start
      00590E                      24059 Ldebug_CIE53_start:
      00590E FF FF                24060 	.dw	0xffff
      005910 FF FF                24061 	.dw	0xffff
      005912 01                   24062 	.db	1
      005913 00                   24063 	.db	0
      005914 01                   24064 	.uleb128	1
      005915 7F                   24065 	.sleb128	-1
      005916 09                   24066 	.db	9
      005917 0C                   24067 	.db	12
      005918 08                   24068 	.uleb128	8
      005919 02                   24069 	.uleb128	2
      00591A 89                   24070 	.db	137
      00591B 01                   24071 	.uleb128	1
      00591C                      24072 Ldebug_CIE53_end:
      00591C 00 00 00 44          24073 	.dw	0,68
      005920 00 00 59 0A          24074 	.dw	0,(Ldebug_CIE53_start-4)
      005924 00 00 B9 CA          24075 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)	;initial loc
      005928 00 00 00 36          24076 	.dw	0,Sstm8s_tim1$TIM1_SelectMasterSlaveMode$967-Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948
      00592C 01                   24077 	.db	1
      00592D 00 00 B9 CA          24078 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$948)
      005931 0E                   24079 	.db	14
      005932 02                   24080 	.uleb128	2
      005933 01                   24081 	.db	1
      005934 00 00 B9 D9          24082 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$950)
      005938 0E                   24083 	.db	14
      005939 02                   24084 	.uleb128	2
      00593A 01                   24085 	.db	1
      00593B 00 00 B9 DB          24086 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$951)
      00593F 0E                   24087 	.db	14
      005940 03                   24088 	.uleb128	3
      005941 01                   24089 	.db	1
      005942 00 00 B9 DD          24090 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$952)
      005946 0E                   24091 	.db	14
      005947 04                   24092 	.uleb128	4
      005948 01                   24093 	.db	1
      005949 00 00 B9 DF          24094 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$953)
      00594D 0E                   24095 	.db	14
      00594E 06                   24096 	.uleb128	6
      00594F 01                   24097 	.db	1
      005950 00 00 B9 E1          24098 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$954)
      005954 0E                   24099 	.db	14
      005955 07                   24100 	.uleb128	7
      005956 01                   24101 	.db	1
      005957 00 00 B9 E3          24102 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$955)
      00595B 0E                   24103 	.db	14
      00595C 08                   24104 	.uleb128	8
      00595D 01                   24105 	.db	1
      00595E 00 00 B9 E8          24106 	.dw	0,(Sstm8s_tim1$TIM1_SelectMasterSlaveMode$956)
      005962 0E                   24107 	.db	14
      005963 02                   24108 	.uleb128	2
                                  24109 
                                  24110 	.area .debug_frame (NOLOAD)
      005964 00 00                24111 	.dw	0
      005966 00 0E                24112 	.dw	Ldebug_CIE54_end-Ldebug_CIE54_start
      005968                      24113 Ldebug_CIE54_start:
      005968 FF FF                24114 	.dw	0xffff
      00596A FF FF                24115 	.dw	0xffff
      00596C 01                   24116 	.db	1
      00596D 00                   24117 	.db	0
      00596E 01                   24118 	.uleb128	1
      00596F 7F                   24119 	.sleb128	-1
      005970 09                   24120 	.db	9
      005971 0C                   24121 	.db	12
      005972 08                   24122 	.uleb128	8
      005973 02                   24123 	.uleb128	2
      005974 89                   24124 	.db	137
      005975 01                   24125 	.uleb128	1
      005976                      24126 Ldebug_CIE54_end:
      005976 00 00 00 59          24127 	.dw	0,89
      00597A 00 00 59 64          24128 	.dw	0,(Ldebug_CIE54_start-4)
      00597E 00 00 B9 8C          24129 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)	;initial loc
      005982 00 00 00 3E          24130 	.dw	0,Sstm8s_tim1$TIM1_SelectSlaveMode$946-Sstm8s_tim1$TIM1_SelectSlaveMode$930
      005986 01                   24131 	.db	1
      005987 00 00 B9 8C          24132 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$930)
      00598B 0E                   24133 	.db	14
      00598C 02                   24134 	.uleb128	2
      00598D 01                   24135 	.db	1
      00598E 00 00 B9 95          24136 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$932)
      005992 0E                   24137 	.db	14
      005993 02                   24138 	.uleb128	2
      005994 01                   24139 	.db	1
      005995 00 00 B9 9E          24140 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$933)
      005999 0E                   24141 	.db	14
      00599A 02                   24142 	.uleb128	2
      00599B 01                   24143 	.db	1
      00599C 00 00 B9 A7          24144 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$934)
      0059A0 0E                   24145 	.db	14
      0059A1 02                   24146 	.uleb128	2
      0059A2 01                   24147 	.db	1
      0059A3 00 00 B9 B0          24148 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$935)
      0059A7 0E                   24149 	.db	14
      0059A8 02                   24150 	.uleb128	2
      0059A9 01                   24151 	.db	1
      0059AA 00 00 B9 B2          24152 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$936)
      0059AE 0E                   24153 	.db	14
      0059AF 03                   24154 	.uleb128	3
      0059B0 01                   24155 	.db	1
      0059B1 00 00 B9 B4          24156 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$937)
      0059B5 0E                   24157 	.db	14
      0059B6 04                   24158 	.uleb128	4
      0059B7 01                   24159 	.db	1
      0059B8 00 00 B9 B6          24160 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$938)
      0059BC 0E                   24161 	.db	14
      0059BD 06                   24162 	.uleb128	6
      0059BE 01                   24163 	.db	1
      0059BF 00 00 B9 B8          24164 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$939)
      0059C3 0E                   24165 	.db	14
      0059C4 07                   24166 	.uleb128	7
      0059C5 01                   24167 	.db	1
      0059C6 00 00 B9 BA          24168 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$940)
      0059CA 0E                   24169 	.db	14
      0059CB 08                   24170 	.uleb128	8
      0059CC 01                   24171 	.db	1
      0059CD 00 00 B9 BF          24172 	.dw	0,(Sstm8s_tim1$TIM1_SelectSlaveMode$941)
      0059D1 0E                   24173 	.db	14
      0059D2 02                   24174 	.uleb128	2
                                  24175 
                                  24176 	.area .debug_frame (NOLOAD)
      0059D3 00 00                24177 	.dw	0
      0059D5 00 0E                24178 	.dw	Ldebug_CIE55_end-Ldebug_CIE55_start
      0059D7                      24179 Ldebug_CIE55_start:
      0059D7 FF FF                24180 	.dw	0xffff
      0059D9 FF FF                24181 	.dw	0xffff
      0059DB 01                   24182 	.db	1
      0059DC 00                   24183 	.db	0
      0059DD 01                   24184 	.uleb128	1
      0059DE 7F                   24185 	.sleb128	-1
      0059DF 09                   24186 	.db	9
      0059E0 0C                   24187 	.db	12
      0059E1 08                   24188 	.uleb128	8
      0059E2 02                   24189 	.uleb128	2
      0059E3 89                   24190 	.db	137
      0059E4 01                   24191 	.uleb128	1
      0059E5                      24192 Ldebug_CIE55_end:
      0059E5 00 00 00 67          24193 	.dw	0,103
      0059E9 00 00 59 D3          24194 	.dw	0,(Ldebug_CIE55_start-4)
      0059ED 00 00 B9 35          24195 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)	;initial loc
      0059F1 00 00 00 57          24196 	.dw	0,Sstm8s_tim1$TIM1_SelectOutputTrigger$928-Sstm8s_tim1$TIM1_SelectOutputTrigger$910
      0059F5 01                   24197 	.db	1
      0059F6 00 00 B9 35          24198 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$910)
      0059FA 0E                   24199 	.db	14
      0059FB 02                   24200 	.uleb128	2
      0059FC 01                   24201 	.db	1
      0059FD 00 00 B9 45          24202 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$912)
      005A01 0E                   24203 	.db	14
      005A02 02                   24204 	.uleb128	2
      005A03 01                   24205 	.db	1
      005A04 00 00 B9 4E          24206 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$913)
      005A08 0E                   24207 	.db	14
      005A09 02                   24208 	.uleb128	2
      005A0A 01                   24209 	.db	1
      005A0B 00 00 B9 57          24210 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$914)
      005A0F 0E                   24211 	.db	14
      005A10 02                   24212 	.uleb128	2
      005A11 01                   24213 	.db	1
      005A12 00 00 B9 60          24214 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$915)
      005A16 0E                   24215 	.db	14
      005A17 02                   24216 	.uleb128	2
      005A18 01                   24217 	.db	1
      005A19 00 00 B9 69          24218 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$916)
      005A1D 0E                   24219 	.db	14
      005A1E 02                   24220 	.uleb128	2
      005A1F 01                   24221 	.db	1
      005A20 00 00 B9 72          24222 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$917)
      005A24 0E                   24223 	.db	14
      005A25 02                   24224 	.uleb128	2
      005A26 01                   24225 	.db	1
      005A27 00 00 B9 74          24226 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$918)
      005A2B 0E                   24227 	.db	14
      005A2C 03                   24228 	.uleb128	3
      005A2D 01                   24229 	.db	1
      005A2E 00 00 B9 76          24230 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$919)
      005A32 0E                   24231 	.db	14
      005A33 04                   24232 	.uleb128	4
      005A34 01                   24233 	.db	1
      005A35 00 00 B9 78          24234 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$920)
      005A39 0E                   24235 	.db	14
      005A3A 06                   24236 	.uleb128	6
      005A3B 01                   24237 	.db	1
      005A3C 00 00 B9 7A          24238 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$921)
      005A40 0E                   24239 	.db	14
      005A41 07                   24240 	.uleb128	7
      005A42 01                   24241 	.db	1
      005A43 00 00 B9 7C          24242 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$922)
      005A47 0E                   24243 	.db	14
      005A48 08                   24244 	.uleb128	8
      005A49 01                   24245 	.db	1
      005A4A 00 00 B9 81          24246 	.dw	0,(Sstm8s_tim1$TIM1_SelectOutputTrigger$923)
      005A4E 0E                   24247 	.db	14
      005A4F 02                   24248 	.uleb128	2
                                  24249 
                                  24250 	.area .debug_frame (NOLOAD)
      005A50 00 00                24251 	.dw	0
      005A52 00 0E                24252 	.dw	Ldebug_CIE56_end-Ldebug_CIE56_start
      005A54                      24253 Ldebug_CIE56_start:
      005A54 FF FF                24254 	.dw	0xffff
      005A56 FF FF                24255 	.dw	0xffff
      005A58 01                   24256 	.db	1
      005A59 00                   24257 	.db	0
      005A5A 01                   24258 	.uleb128	1
      005A5B 7F                   24259 	.sleb128	-1
      005A5C 09                   24260 	.db	9
      005A5D 0C                   24261 	.db	12
      005A5E 08                   24262 	.uleb128	8
      005A5F 02                   24263 	.uleb128	2
      005A60 89                   24264 	.db	137
      005A61 01                   24265 	.uleb128	1
      005A62                      24266 Ldebug_CIE56_end:
      005A62 00 00 00 44          24267 	.dw	0,68
      005A66 00 00 5A 50          24268 	.dw	0,(Ldebug_CIE56_start-4)
      005A6A 00 00 B8 FF          24269 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)	;initial loc
      005A6E 00 00 00 36          24270 	.dw	0,Sstm8s_tim1$TIM1_SelectOnePulseMode$908-Sstm8s_tim1$TIM1_SelectOnePulseMode$889
      005A72 01                   24271 	.db	1
      005A73 00 00 B8 FF          24272 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$889)
      005A77 0E                   24273 	.db	14
      005A78 02                   24274 	.uleb128	2
      005A79 01                   24275 	.db	1
      005A7A 00 00 B9 07          24276 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$891)
      005A7E 0E                   24277 	.db	14
      005A7F 02                   24278 	.uleb128	2
      005A80 01                   24279 	.db	1
      005A81 00 00 B9 10          24280 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$892)
      005A85 0E                   24281 	.db	14
      005A86 03                   24282 	.uleb128	3
      005A87 01                   24283 	.db	1
      005A88 00 00 B9 12          24284 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$893)
      005A8C 0E                   24285 	.db	14
      005A8D 04                   24286 	.uleb128	4
      005A8E 01                   24287 	.db	1
      005A8F 00 00 B9 14          24288 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$894)
      005A93 0E                   24289 	.db	14
      005A94 06                   24290 	.uleb128	6
      005A95 01                   24291 	.db	1
      005A96 00 00 B9 16          24292 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$895)
      005A9A 0E                   24293 	.db	14
      005A9B 07                   24294 	.uleb128	7
      005A9C 01                   24295 	.db	1
      005A9D 00 00 B9 18          24296 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$896)
      005AA1 0E                   24297 	.db	14
      005AA2 08                   24298 	.uleb128	8
      005AA3 01                   24299 	.db	1
      005AA4 00 00 B9 1D          24300 	.dw	0,(Sstm8s_tim1$TIM1_SelectOnePulseMode$897)
      005AA8 0E                   24301 	.db	14
      005AA9 02                   24302 	.uleb128	2
                                  24303 
                                  24304 	.area .debug_frame (NOLOAD)
      005AAA 00 00                24305 	.dw	0
      005AAC 00 0E                24306 	.dw	Ldebug_CIE57_end-Ldebug_CIE57_start
      005AAE                      24307 Ldebug_CIE57_start:
      005AAE FF FF                24308 	.dw	0xffff
      005AB0 FF FF                24309 	.dw	0xffff
      005AB2 01                   24310 	.db	1
      005AB3 00                   24311 	.db	0
      005AB4 01                   24312 	.uleb128	1
      005AB5 7F                   24313 	.sleb128	-1
      005AB6 09                   24314 	.db	9
      005AB7 0C                   24315 	.db	12
      005AB8 08                   24316 	.uleb128	8
      005AB9 02                   24317 	.uleb128	2
      005ABA 89                   24318 	.db	137
      005ABB 01                   24319 	.uleb128	1
      005ABC                      24320 Ldebug_CIE57_end:
      005ABC 00 00 00 44          24321 	.dw	0,68
      005AC0 00 00 5A AA          24322 	.dw	0,(Ldebug_CIE57_start-4)
      005AC4 00 00 B8 C9          24323 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)	;initial loc
      005AC8 00 00 00 36          24324 	.dw	0,Sstm8s_tim1$TIM1_SelectHallSensor$887-Sstm8s_tim1$TIM1_SelectHallSensor$868
      005ACC 01                   24325 	.db	1
      005ACD 00 00 B8 C9          24326 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$868)
      005AD1 0E                   24327 	.db	14
      005AD2 02                   24328 	.uleb128	2
      005AD3 01                   24329 	.db	1
      005AD4 00 00 B8 D8          24330 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$870)
      005AD8 0E                   24331 	.db	14
      005AD9 02                   24332 	.uleb128	2
      005ADA 01                   24333 	.db	1
      005ADB 00 00 B8 DA          24334 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$871)
      005ADF 0E                   24335 	.db	14
      005AE0 03                   24336 	.uleb128	3
      005AE1 01                   24337 	.db	1
      005AE2 00 00 B8 DC          24338 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$872)
      005AE6 0E                   24339 	.db	14
      005AE7 04                   24340 	.uleb128	4
      005AE8 01                   24341 	.db	1
      005AE9 00 00 B8 DE          24342 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$873)
      005AED 0E                   24343 	.db	14
      005AEE 06                   24344 	.uleb128	6
      005AEF 01                   24345 	.db	1
      005AF0 00 00 B8 E0          24346 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$874)
      005AF4 0E                   24347 	.db	14
      005AF5 07                   24348 	.uleb128	7
      005AF6 01                   24349 	.db	1
      005AF7 00 00 B8 E2          24350 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$875)
      005AFB 0E                   24351 	.db	14
      005AFC 08                   24352 	.uleb128	8
      005AFD 01                   24353 	.db	1
      005AFE 00 00 B8 E7          24354 	.dw	0,(Sstm8s_tim1$TIM1_SelectHallSensor$876)
      005B02 0E                   24355 	.db	14
      005B03 02                   24356 	.uleb128	2
                                  24357 
                                  24358 	.area .debug_frame (NOLOAD)
      005B04 00 00                24359 	.dw	0
      005B06 00 0E                24360 	.dw	Ldebug_CIE58_end-Ldebug_CIE58_start
      005B08                      24361 Ldebug_CIE58_start:
      005B08 FF FF                24362 	.dw	0xffff
      005B0A FF FF                24363 	.dw	0xffff
      005B0C 01                   24364 	.db	1
      005B0D 00                   24365 	.db	0
      005B0E 01                   24366 	.uleb128	1
      005B0F 7F                   24367 	.sleb128	-1
      005B10 09                   24368 	.db	9
      005B11 0C                   24369 	.db	12
      005B12 08                   24370 	.uleb128	8
      005B13 02                   24371 	.uleb128	2
      005B14 89                   24372 	.db	137
      005B15 01                   24373 	.uleb128	1
      005B16                      24374 Ldebug_CIE58_end:
      005B16 00 00 00 44          24375 	.dw	0,68
      005B1A 00 00 5B 04          24376 	.dw	0,(Ldebug_CIE58_start-4)
      005B1E 00 00 B8 93          24377 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)	;initial loc
      005B22 00 00 00 36          24378 	.dw	0,Sstm8s_tim1$TIM1_UpdateRequestConfig$866-Sstm8s_tim1$TIM1_UpdateRequestConfig$847
      005B26 01                   24379 	.db	1
      005B27 00 00 B8 93          24380 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$847)
      005B2B 0E                   24381 	.db	14
      005B2C 02                   24382 	.uleb128	2
      005B2D 01                   24383 	.db	1
      005B2E 00 00 B8 A2          24384 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$849)
      005B32 0E                   24385 	.db	14
      005B33 02                   24386 	.uleb128	2
      005B34 01                   24387 	.db	1
      005B35 00 00 B8 A4          24388 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$850)
      005B39 0E                   24389 	.db	14
      005B3A 03                   24390 	.uleb128	3
      005B3B 01                   24391 	.db	1
      005B3C 00 00 B8 A6          24392 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$851)
      005B40 0E                   24393 	.db	14
      005B41 04                   24394 	.uleb128	4
      005B42 01                   24395 	.db	1
      005B43 00 00 B8 A8          24396 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$852)
      005B47 0E                   24397 	.db	14
      005B48 06                   24398 	.uleb128	6
      005B49 01                   24399 	.db	1
      005B4A 00 00 B8 AA          24400 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$853)
      005B4E 0E                   24401 	.db	14
      005B4F 07                   24402 	.uleb128	7
      005B50 01                   24403 	.db	1
      005B51 00 00 B8 AC          24404 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$854)
      005B55 0E                   24405 	.db	14
      005B56 08                   24406 	.uleb128	8
      005B57 01                   24407 	.db	1
      005B58 00 00 B8 B1          24408 	.dw	0,(Sstm8s_tim1$TIM1_UpdateRequestConfig$855)
      005B5C 0E                   24409 	.db	14
      005B5D 02                   24410 	.uleb128	2
                                  24411 
                                  24412 	.area .debug_frame (NOLOAD)
      005B5E 00 00                24413 	.dw	0
      005B60 00 0E                24414 	.dw	Ldebug_CIE59_end-Ldebug_CIE59_start
      005B62                      24415 Ldebug_CIE59_start:
      005B62 FF FF                24416 	.dw	0xffff
      005B64 FF FF                24417 	.dw	0xffff
      005B66 01                   24418 	.db	1
      005B67 00                   24419 	.db	0
      005B68 01                   24420 	.uleb128	1
      005B69 7F                   24421 	.sleb128	-1
      005B6A 09                   24422 	.db	9
      005B6B 0C                   24423 	.db	12
      005B6C 08                   24424 	.uleb128	8
      005B6D 02                   24425 	.uleb128	2
      005B6E 89                   24426 	.db	137
      005B6F 01                   24427 	.uleb128	1
      005B70                      24428 Ldebug_CIE59_end:
      005B70 00 00 00 44          24429 	.dw	0,68
      005B74 00 00 5B 5E          24430 	.dw	0,(Ldebug_CIE59_start-4)
      005B78 00 00 B8 5D          24431 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)	;initial loc
      005B7C 00 00 00 36          24432 	.dw	0,Sstm8s_tim1$TIM1_UpdateDisableConfig$845-Sstm8s_tim1$TIM1_UpdateDisableConfig$826
      005B80 01                   24433 	.db	1
      005B81 00 00 B8 5D          24434 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$826)
      005B85 0E                   24435 	.db	14
      005B86 02                   24436 	.uleb128	2
      005B87 01                   24437 	.db	1
      005B88 00 00 B8 6C          24438 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$828)
      005B8C 0E                   24439 	.db	14
      005B8D 02                   24440 	.uleb128	2
      005B8E 01                   24441 	.db	1
      005B8F 00 00 B8 6E          24442 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$829)
      005B93 0E                   24443 	.db	14
      005B94 03                   24444 	.uleb128	3
      005B95 01                   24445 	.db	1
      005B96 00 00 B8 70          24446 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$830)
      005B9A 0E                   24447 	.db	14
      005B9B 04                   24448 	.uleb128	4
      005B9C 01                   24449 	.db	1
      005B9D 00 00 B8 72          24450 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$831)
      005BA1 0E                   24451 	.db	14
      005BA2 06                   24452 	.uleb128	6
      005BA3 01                   24453 	.db	1
      005BA4 00 00 B8 74          24454 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$832)
      005BA8 0E                   24455 	.db	14
      005BA9 07                   24456 	.uleb128	7
      005BAA 01                   24457 	.db	1
      005BAB 00 00 B8 76          24458 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$833)
      005BAF 0E                   24459 	.db	14
      005BB0 08                   24460 	.uleb128	8
      005BB1 01                   24461 	.db	1
      005BB2 00 00 B8 7B          24462 	.dw	0,(Sstm8s_tim1$TIM1_UpdateDisableConfig$834)
      005BB6 0E                   24463 	.db	14
      005BB7 02                   24464 	.uleb128	2
                                  24465 
                                  24466 	.area .debug_frame (NOLOAD)
      005BB8 00 00                24467 	.dw	0
      005BBA 00 0E                24468 	.dw	Ldebug_CIE60_end-Ldebug_CIE60_start
      005BBC                      24469 Ldebug_CIE60_start:
      005BBC FF FF                24470 	.dw	0xffff
      005BBE FF FF                24471 	.dw	0xffff
      005BC0 01                   24472 	.db	1
      005BC1 00                   24473 	.db	0
      005BC2 01                   24474 	.uleb128	1
      005BC3 7F                   24475 	.sleb128	-1
      005BC4 09                   24476 	.db	9
      005BC5 0C                   24477 	.db	12
      005BC6 08                   24478 	.uleb128	8
      005BC7 02                   24479 	.uleb128	2
      005BC8 89                   24480 	.db	137
      005BC9 01                   24481 	.uleb128	1
      005BCA                      24482 Ldebug_CIE60_end:
      005BCA 00 00 00 60          24483 	.dw	0,96
      005BCE 00 00 5B B8          24484 	.dw	0,(Ldebug_CIE60_start-4)
      005BD2 00 00 B8 0F          24485 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)	;initial loc
      005BD6 00 00 00 4E          24486 	.dw	0,Sstm8s_tim1$TIM1_SelectInputTrigger$824-Sstm8s_tim1$TIM1_SelectInputTrigger$808
      005BDA 01                   24487 	.db	1
      005BDB 00 00 B8 0F          24488 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$808)
      005BDF 0E                   24489 	.db	14
      005BE0 02                   24490 	.uleb128	2
      005BE1 01                   24491 	.db	1
      005BE2 00 00 B8 18          24492 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$810)
      005BE6 0E                   24493 	.db	14
      005BE7 02                   24494 	.uleb128	2
      005BE8 01                   24495 	.db	1
      005BE9 00 00 B8 21          24496 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$811)
      005BED 0E                   24497 	.db	14
      005BEE 02                   24498 	.uleb128	2
      005BEF 01                   24499 	.db	1
      005BF0 00 00 B8 2A          24500 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$812)
      005BF4 0E                   24501 	.db	14
      005BF5 02                   24502 	.uleb128	2
      005BF6 01                   24503 	.db	1
      005BF7 00 00 B8 33          24504 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$813)
      005BFB 0E                   24505 	.db	14
      005BFC 02                   24506 	.uleb128	2
      005BFD 01                   24507 	.db	1
      005BFE 00 00 B8 3C          24508 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$814)
      005C02 0E                   24509 	.db	14
      005C03 02                   24510 	.uleb128	2
      005C04 01                   24511 	.db	1
      005C05 00 00 B8 45          24512 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$815)
      005C09 0E                   24513 	.db	14
      005C0A 03                   24514 	.uleb128	3
      005C0B 01                   24515 	.db	1
      005C0C 00 00 B8 47          24516 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$816)
      005C10 0E                   24517 	.db	14
      005C11 04                   24518 	.uleb128	4
      005C12 01                   24519 	.db	1
      005C13 00 00 B8 49          24520 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$817)
      005C17 0E                   24521 	.db	14
      005C18 06                   24522 	.uleb128	6
      005C19 01                   24523 	.db	1
      005C1A 00 00 B8 4B          24524 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$818)
      005C1E 0E                   24525 	.db	14
      005C1F 07                   24526 	.uleb128	7
      005C20 01                   24527 	.db	1
      005C21 00 00 B8 4D          24528 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$819)
      005C25 0E                   24529 	.db	14
      005C26 08                   24530 	.uleb128	8
      005C27 01                   24531 	.db	1
      005C28 00 00 B8 52          24532 	.dw	0,(Sstm8s_tim1$TIM1_SelectInputTrigger$820)
      005C2C 0E                   24533 	.db	14
      005C2D 02                   24534 	.uleb128	2
                                  24535 
                                  24536 	.area .debug_frame (NOLOAD)
      005C2E 00 00                24537 	.dw	0
      005C30 00 0E                24538 	.dw	Ldebug_CIE61_end-Ldebug_CIE61_start
      005C32                      24539 Ldebug_CIE61_start:
      005C32 FF FF                24540 	.dw	0xffff
      005C34 FF FF                24541 	.dw	0xffff
      005C36 01                   24542 	.db	1
      005C37 00                   24543 	.db	0
      005C38 01                   24544 	.uleb128	1
      005C39 7F                   24545 	.sleb128	-1
      005C3A 09                   24546 	.db	9
      005C3B 0C                   24547 	.db	12
      005C3C 08                   24548 	.uleb128	8
      005C3D 02                   24549 	.uleb128	2
      005C3E 89                   24550 	.db	137
      005C3F 01                   24551 	.uleb128	1
      005C40                      24552 Ldebug_CIE61_end:
      005C40 00 00 01 01          24553 	.dw	0,257
      005C44 00 00 5C 2E          24554 	.dw	0,(Ldebug_CIE61_start-4)
      005C48 00 00 B7 6B          24555 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)	;initial loc
      005C4C 00 00 00 A4          24556 	.dw	0,Sstm8s_tim1$TIM1_TIxExternalClockConfig$806-Sstm8s_tim1$TIM1_TIxExternalClockConfig$757
      005C50 01                   24557 	.db	1
      005C51 00 00 B7 6B          24558 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$757)
      005C55 0E                   24559 	.db	14
      005C56 02                   24560 	.uleb128	2
      005C57 01                   24561 	.db	1
      005C58 00 00 B7 6C          24562 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$758)
      005C5C 0E                   24563 	.db	14
      005C5D 03                   24564 	.uleb128	3
      005C5E 01                   24565 	.db	1
      005C5F 00 00 B7 7B          24566 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$760)
      005C63 0E                   24567 	.db	14
      005C64 03                   24568 	.uleb128	3
      005C65 01                   24569 	.db	1
      005C66 00 00 B7 84          24570 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$761)
      005C6A 0E                   24571 	.db	14
      005C6B 03                   24572 	.uleb128	3
      005C6C 01                   24573 	.db	1
      005C6D 00 00 B7 94          24574 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$762)
      005C71 0E                   24575 	.db	14
      005C72 03                   24576 	.uleb128	3
      005C73 01                   24577 	.db	1
      005C74 00 00 B7 96          24578 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$763)
      005C78 0E                   24579 	.db	14
      005C79 04                   24580 	.uleb128	4
      005C7A 01                   24581 	.db	1
      005C7B 00 00 B7 98          24582 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$764)
      005C7F 0E                   24583 	.db	14
      005C80 05                   24584 	.uleb128	5
      005C81 01                   24585 	.db	1
      005C82 00 00 B7 9A          24586 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$765)
      005C86 0E                   24587 	.db	14
      005C87 07                   24588 	.uleb128	7
      005C88 01                   24589 	.db	1
      005C89 00 00 B7 9C          24590 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$766)
      005C8D 0E                   24591 	.db	14
      005C8E 08                   24592 	.uleb128	8
      005C8F 01                   24593 	.db	1
      005C90 00 00 B7 9E          24594 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$767)
      005C94 0E                   24595 	.db	14
      005C95 09                   24596 	.uleb128	9
      005C96 01                   24597 	.db	1
      005C97 00 00 B7 A3          24598 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$768)
      005C9B 0E                   24599 	.db	14
      005C9C 03                   24600 	.uleb128	3
      005C9D 01                   24601 	.db	1
      005C9E 00 00 B7 B2          24602 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$770)
      005CA2 0E                   24603 	.db	14
      005CA3 03                   24604 	.uleb128	3
      005CA4 01                   24605 	.db	1
      005CA5 00 00 B7 B4          24606 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$771)
      005CA9 0E                   24607 	.db	14
      005CAA 04                   24608 	.uleb128	4
      005CAB 01                   24609 	.db	1
      005CAC 00 00 B7 B6          24610 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$772)
      005CB0 0E                   24611 	.db	14
      005CB1 05                   24612 	.uleb128	5
      005CB2 01                   24613 	.db	1
      005CB3 00 00 B7 B8          24614 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$773)
      005CB7 0E                   24615 	.db	14
      005CB8 07                   24616 	.uleb128	7
      005CB9 01                   24617 	.db	1
      005CBA 00 00 B7 BA          24618 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$774)
      005CBE 0E                   24619 	.db	14
      005CBF 08                   24620 	.uleb128	8
      005CC0 01                   24621 	.db	1
      005CC1 00 00 B7 BC          24622 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$775)
      005CC5 0E                   24623 	.db	14
      005CC6 09                   24624 	.uleb128	9
      005CC7 01                   24625 	.db	1
      005CC8 00 00 B7 C1          24626 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$776)
      005CCC 0E                   24627 	.db	14
      005CCD 03                   24628 	.uleb128	3
      005CCE 01                   24629 	.db	1
      005CCF 00 00 B7 CC          24630 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$778)
      005CD3 0E                   24631 	.db	14
      005CD4 04                   24632 	.uleb128	4
      005CD5 01                   24633 	.db	1
      005CD6 00 00 B7 CE          24634 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$779)
      005CDA 0E                   24635 	.db	14
      005CDB 05                   24636 	.uleb128	5
      005CDC 01                   24637 	.db	1
      005CDD 00 00 B7 D0          24638 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$780)
      005CE1 0E                   24639 	.db	14
      005CE2 07                   24640 	.uleb128	7
      005CE3 01                   24641 	.db	1
      005CE4 00 00 B7 D2          24642 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$781)
      005CE8 0E                   24643 	.db	14
      005CE9 08                   24644 	.uleb128	8
      005CEA 01                   24645 	.db	1
      005CEB 00 00 B7 D4          24646 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$782)
      005CEF 0E                   24647 	.db	14
      005CF0 09                   24648 	.uleb128	9
      005CF1 01                   24649 	.db	1
      005CF2 00 00 B7 D9          24650 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$783)
      005CF6 0E                   24651 	.db	14
      005CF7 03                   24652 	.uleb128	3
      005CF8 01                   24653 	.db	1
      005CF9 00 00 B7 E4          24654 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$787)
      005CFD 0E                   24655 	.db	14
      005CFE 04                   24656 	.uleb128	4
      005CFF 01                   24657 	.db	1
      005D00 00 00 B7 E6          24658 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$788)
      005D04 0E                   24659 	.db	14
      005D05 05                   24660 	.uleb128	5
      005D06 01                   24661 	.db	1
      005D07 00 00 B7 E9          24662 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$789)
      005D0B 0E                   24663 	.db	14
      005D0C 06                   24664 	.uleb128	6
      005D0D 01                   24665 	.db	1
      005D0E 00 00 B7 EE          24666 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$790)
      005D12 0E                   24667 	.db	14
      005D13 03                   24668 	.uleb128	3
      005D14 01                   24669 	.db	1
      005D15 00 00 B7 F4          24670 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$794)
      005D19 0E                   24671 	.db	14
      005D1A 04                   24672 	.uleb128	4
      005D1B 01                   24673 	.db	1
      005D1C 00 00 B7 F6          24674 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$795)
      005D20 0E                   24675 	.db	14
      005D21 05                   24676 	.uleb128	5
      005D22 01                   24677 	.db	1
      005D23 00 00 B7 F9          24678 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$796)
      005D27 0E                   24679 	.db	14
      005D28 06                   24680 	.uleb128	6
      005D29 01                   24681 	.db	1
      005D2A 00 00 B7 FE          24682 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$797)
      005D2E 0E                   24683 	.db	14
      005D2F 03                   24684 	.uleb128	3
      005D30 01                   24685 	.db	1
      005D31 00 00 B8 01          24686 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$800)
      005D35 0E                   24687 	.db	14
      005D36 04                   24688 	.uleb128	4
      005D37 01                   24689 	.db	1
      005D38 00 00 B8 05          24690 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$801)
      005D3C 0E                   24691 	.db	14
      005D3D 03                   24692 	.uleb128	3
      005D3E 01                   24693 	.db	1
      005D3F 00 00 B8 0E          24694 	.dw	0,(Sstm8s_tim1$TIM1_TIxExternalClockConfig$804)
      005D43 0E                   24695 	.db	14
      005D44 02                   24696 	.uleb128	2
                                  24697 
                                  24698 	.area .debug_frame (NOLOAD)
      005D45 00 00                24699 	.dw	0
      005D47 00 0E                24700 	.dw	Ldebug_CIE62_end-Ldebug_CIE62_start
      005D49                      24701 Ldebug_CIE62_start:
      005D49 FF FF                24702 	.dw	0xffff
      005D4B FF FF                24703 	.dw	0xffff
      005D4D 01                   24704 	.db	1
      005D4E 00                   24705 	.db	0
      005D4F 01                   24706 	.uleb128	1
      005D50 7F                   24707 	.sleb128	-1
      005D51 09                   24708 	.db	9
      005D52 0C                   24709 	.db	12
      005D53 08                   24710 	.uleb128	8
      005D54 02                   24711 	.uleb128	2
      005D55 89                   24712 	.db	137
      005D56 01                   24713 	.uleb128	1
      005D57                      24714 Ldebug_CIE62_end:
      005D57 00 00 00 4B          24715 	.dw	0,75
      005D5B 00 00 5D 45          24716 	.dw	0,(Ldebug_CIE62_start-4)
      005D5F 00 00 B7 40          24717 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)	;initial loc
      005D63 00 00 00 2B          24718 	.dw	0,Sstm8s_tim1$TIM1_ETRConfig$755-Sstm8s_tim1$TIM1_ETRConfig$741
      005D67 01                   24719 	.db	1
      005D68 00 00 B7 40          24720 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$741)
      005D6C 0E                   24721 	.db	14
      005D6D 02                   24722 	.uleb128	2
      005D6E 01                   24723 	.db	1
      005D6F 00 00 B7 41          24724 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$742)
      005D73 0E                   24725 	.db	14
      005D74 03                   24726 	.uleb128	3
      005D75 01                   24727 	.db	1
      005D76 00 00 B7 4C          24728 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$744)
      005D7A 0E                   24729 	.db	14
      005D7B 04                   24730 	.uleb128	4
      005D7C 01                   24731 	.db	1
      005D7D 00 00 B7 4E          24732 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$745)
      005D81 0E                   24733 	.db	14
      005D82 05                   24734 	.uleb128	5
      005D83 01                   24735 	.db	1
      005D84 00 00 B7 50          24736 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$746)
      005D88 0E                   24737 	.db	14
      005D89 07                   24738 	.uleb128	7
      005D8A 01                   24739 	.db	1
      005D8B 00 00 B7 52          24740 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$747)
      005D8F 0E                   24741 	.db	14
      005D90 08                   24742 	.uleb128	8
      005D91 01                   24743 	.db	1
      005D92 00 00 B7 54          24744 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$748)
      005D96 0E                   24745 	.db	14
      005D97 09                   24746 	.uleb128	9
      005D98 01                   24747 	.db	1
      005D99 00 00 B7 59          24748 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$749)
      005D9D 0E                   24749 	.db	14
      005D9E 03                   24750 	.uleb128	3
      005D9F 01                   24751 	.db	1
      005DA0 00 00 B7 6A          24752 	.dw	0,(Sstm8s_tim1$TIM1_ETRConfig$753)
      005DA4 0E                   24753 	.db	14
      005DA5 02                   24754 	.uleb128	2
                                  24755 
                                  24756 	.area .debug_frame (NOLOAD)
      005DA6 00 00                24757 	.dw	0
      005DA8 00 0E                24758 	.dw	Ldebug_CIE63_end-Ldebug_CIE63_start
      005DAA                      24759 Ldebug_CIE63_start:
      005DAA FF FF                24760 	.dw	0xffff
      005DAC FF FF                24761 	.dw	0xffff
      005DAE 01                   24762 	.db	1
      005DAF 00                   24763 	.db	0
      005DB0 01                   24764 	.uleb128	1
      005DB1 7F                   24765 	.sleb128	-1
      005DB2 09                   24766 	.db	9
      005DB3 0C                   24767 	.db	12
      005DB4 08                   24768 	.uleb128	8
      005DB5 02                   24769 	.uleb128	2
      005DB6 89                   24770 	.db	137
      005DB7 01                   24771 	.uleb128	1
      005DB8                      24772 Ldebug_CIE63_end:
      005DB8 00 00 00 9F          24773 	.dw	0,159
      005DBC 00 00 5D A6          24774 	.dw	0,(Ldebug_CIE63_start-4)
      005DC0 00 00 B6 D9          24775 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)	;initial loc
      005DC4 00 00 00 67          24776 	.dw	0,Sstm8s_tim1$TIM1_ETRClockMode2Config$739-Sstm8s_tim1$TIM1_ETRClockMode2Config$712
      005DC8 01                   24777 	.db	1
      005DC9 00 00 B6 D9          24778 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$712)
      005DCD 0E                   24779 	.db	14
      005DCE 02                   24780 	.uleb128	2
      005DCF 01                   24781 	.db	1
      005DD0 00 00 B6 E9          24782 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$714)
      005DD4 0E                   24783 	.db	14
      005DD5 02                   24784 	.uleb128	2
      005DD6 01                   24785 	.db	1
      005DD7 00 00 B6 F2          24786 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$715)
      005DDB 0E                   24787 	.db	14
      005DDC 02                   24788 	.uleb128	2
      005DDD 01                   24789 	.db	1
      005DDE 00 00 B6 FB          24790 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$716)
      005DE2 0E                   24791 	.db	14
      005DE3 02                   24792 	.uleb128	2
      005DE4 01                   24793 	.db	1
      005DE5 00 00 B6 FD          24794 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$717)
      005DE9 0E                   24795 	.db	14
      005DEA 03                   24796 	.uleb128	3
      005DEB 01                   24797 	.db	1
      005DEC 00 00 B6 FF          24798 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$718)
      005DF0 0E                   24799 	.db	14
      005DF1 04                   24800 	.uleb128	4
      005DF2 01                   24801 	.db	1
      005DF3 00 00 B7 01          24802 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$719)
      005DF7 0E                   24803 	.db	14
      005DF8 06                   24804 	.uleb128	6
      005DF9 01                   24805 	.db	1
      005DFA 00 00 B7 03          24806 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$720)
      005DFE 0E                   24807 	.db	14
      005DFF 07                   24808 	.uleb128	7
      005E00 01                   24809 	.db	1
      005E01 00 00 B7 05          24810 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$721)
      005E05 0E                   24811 	.db	14
      005E06 08                   24812 	.uleb128	8
      005E07 01                   24813 	.db	1
      005E08 00 00 B7 0A          24814 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$722)
      005E0C 0E                   24815 	.db	14
      005E0D 02                   24816 	.uleb128	2
      005E0E 01                   24817 	.db	1
      005E0F 00 00 B7 13          24818 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$724)
      005E13 0E                   24819 	.db	14
      005E14 02                   24820 	.uleb128	2
      005E15 01                   24821 	.db	1
      005E16 00 00 B7 1C          24822 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$725)
      005E1A 0E                   24823 	.db	14
      005E1B 03                   24824 	.uleb128	3
      005E1C 01                   24825 	.db	1
      005E1D 00 00 B7 1E          24826 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$726)
      005E21 0E                   24827 	.db	14
      005E22 04                   24828 	.uleb128	4
      005E23 01                   24829 	.db	1
      005E24 00 00 B7 20          24830 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$727)
      005E28 0E                   24831 	.db	14
      005E29 06                   24832 	.uleb128	6
      005E2A 01                   24833 	.db	1
      005E2B 00 00 B7 22          24834 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$728)
      005E2F 0E                   24835 	.db	14
      005E30 07                   24836 	.uleb128	7
      005E31 01                   24837 	.db	1
      005E32 00 00 B7 24          24838 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$729)
      005E36 0E                   24839 	.db	14
      005E37 08                   24840 	.uleb128	8
      005E38 01                   24841 	.db	1
      005E39 00 00 B7 29          24842 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$730)
      005E3D 0E                   24843 	.db	14
      005E3E 02                   24844 	.uleb128	2
      005E3F 01                   24845 	.db	1
      005E40 00 00 B7 2C          24846 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$732)
      005E44 0E                   24847 	.db	14
      005E45 03                   24848 	.uleb128	3
      005E46 01                   24849 	.db	1
      005E47 00 00 B7 2F          24850 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$733)
      005E4B 0E                   24851 	.db	14
      005E4C 04                   24852 	.uleb128	4
      005E4D 01                   24853 	.db	1
      005E4E 00 00 B7 32          24854 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$734)
      005E52 0E                   24855 	.db	14
      005E53 05                   24856 	.uleb128	5
      005E54 01                   24857 	.db	1
      005E55 00 00 B7 37          24858 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode2Config$735)
      005E59 0E                   24859 	.db	14
      005E5A 02                   24860 	.uleb128	2
                                  24861 
                                  24862 	.area .debug_frame (NOLOAD)
      005E5B 00 00                24863 	.dw	0
      005E5D 00 0E                24864 	.dw	Ldebug_CIE64_end-Ldebug_CIE64_start
      005E5F                      24865 Ldebug_CIE64_start:
      005E5F FF FF                24866 	.dw	0xffff
      005E61 FF FF                24867 	.dw	0xffff
      005E63 01                   24868 	.db	1
      005E64 00                   24869 	.db	0
      005E65 01                   24870 	.uleb128	1
      005E66 7F                   24871 	.sleb128	-1
      005E67 09                   24872 	.db	9
      005E68 0C                   24873 	.db	12
      005E69 08                   24874 	.uleb128	8
      005E6A 02                   24875 	.uleb128	2
      005E6B 89                   24876 	.db	137
      005E6C 01                   24877 	.uleb128	1
      005E6D                      24878 Ldebug_CIE64_end:
      005E6D 00 00 00 9F          24879 	.dw	0,159
      005E71 00 00 5E 5B          24880 	.dw	0,(Ldebug_CIE64_start-4)
      005E75 00 00 B6 70          24881 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)	;initial loc
      005E79 00 00 00 69          24882 	.dw	0,Sstm8s_tim1$TIM1_ETRClockMode1Config$710-Sstm8s_tim1$TIM1_ETRClockMode1Config$683
      005E7D 01                   24883 	.db	1
      005E7E 00 00 B6 70          24884 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$683)
      005E82 0E                   24885 	.db	14
      005E83 02                   24886 	.uleb128	2
      005E84 01                   24887 	.db	1
      005E85 00 00 B6 80          24888 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$685)
      005E89 0E                   24889 	.db	14
      005E8A 02                   24890 	.uleb128	2
      005E8B 01                   24891 	.db	1
      005E8C 00 00 B6 89          24892 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$686)
      005E90 0E                   24893 	.db	14
      005E91 02                   24894 	.uleb128	2
      005E92 01                   24895 	.db	1
      005E93 00 00 B6 92          24896 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$687)
      005E97 0E                   24897 	.db	14
      005E98 02                   24898 	.uleb128	2
      005E99 01                   24899 	.db	1
      005E9A 00 00 B6 94          24900 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$688)
      005E9E 0E                   24901 	.db	14
      005E9F 03                   24902 	.uleb128	3
      005EA0 01                   24903 	.db	1
      005EA1 00 00 B6 96          24904 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$689)
      005EA5 0E                   24905 	.db	14
      005EA6 04                   24906 	.uleb128	4
      005EA7 01                   24907 	.db	1
      005EA8 00 00 B6 98          24908 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$690)
      005EAC 0E                   24909 	.db	14
      005EAD 06                   24910 	.uleb128	6
      005EAE 01                   24911 	.db	1
      005EAF 00 00 B6 9A          24912 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$691)
      005EB3 0E                   24913 	.db	14
      005EB4 07                   24914 	.uleb128	7
      005EB5 01                   24915 	.db	1
      005EB6 00 00 B6 9C          24916 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$692)
      005EBA 0E                   24917 	.db	14
      005EBB 08                   24918 	.uleb128	8
      005EBC 01                   24919 	.db	1
      005EBD 00 00 B6 A1          24920 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$693)
      005EC1 0E                   24921 	.db	14
      005EC2 02                   24922 	.uleb128	2
      005EC3 01                   24923 	.db	1
      005EC4 00 00 B6 AA          24924 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$695)
      005EC8 0E                   24925 	.db	14
      005EC9 02                   24926 	.uleb128	2
      005ECA 01                   24927 	.db	1
      005ECB 00 00 B6 B3          24928 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$696)
      005ECF 0E                   24929 	.db	14
      005ED0 03                   24930 	.uleb128	3
      005ED1 01                   24931 	.db	1
      005ED2 00 00 B6 B5          24932 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$697)
      005ED6 0E                   24933 	.db	14
      005ED7 04                   24934 	.uleb128	4
      005ED8 01                   24935 	.db	1
      005ED9 00 00 B6 B7          24936 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$698)
      005EDD 0E                   24937 	.db	14
      005EDE 06                   24938 	.uleb128	6
      005EDF 01                   24939 	.db	1
      005EE0 00 00 B6 B9          24940 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$699)
      005EE4 0E                   24941 	.db	14
      005EE5 07                   24942 	.uleb128	7
      005EE6 01                   24943 	.db	1
      005EE7 00 00 B6 BB          24944 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$700)
      005EEB 0E                   24945 	.db	14
      005EEC 08                   24946 	.uleb128	8
      005EED 01                   24947 	.db	1
      005EEE 00 00 B6 C0          24948 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$701)
      005EF2 0E                   24949 	.db	14
      005EF3 02                   24950 	.uleb128	2
      005EF4 01                   24951 	.db	1
      005EF5 00 00 B6 C3          24952 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$703)
      005EF9 0E                   24953 	.db	14
      005EFA 03                   24954 	.uleb128	3
      005EFB 01                   24955 	.db	1
      005EFC 00 00 B6 C6          24956 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$704)
      005F00 0E                   24957 	.db	14
      005F01 04                   24958 	.uleb128	4
      005F02 01                   24959 	.db	1
      005F03 00 00 B6 C9          24960 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$705)
      005F07 0E                   24961 	.db	14
      005F08 05                   24962 	.uleb128	5
      005F09 01                   24963 	.db	1
      005F0A 00 00 B6 CE          24964 	.dw	0,(Sstm8s_tim1$TIM1_ETRClockMode1Config$706)
      005F0E 0E                   24965 	.db	14
      005F0F 02                   24966 	.uleb128	2
                                  24967 
                                  24968 	.area .debug_frame (NOLOAD)
      005F10 00 00                24969 	.dw	0
      005F12 00 0E                24970 	.dw	Ldebug_CIE65_end-Ldebug_CIE65_start
      005F14                      24971 Ldebug_CIE65_start:
      005F14 FF FF                24972 	.dw	0xffff
      005F16 FF FF                24973 	.dw	0xffff
      005F18 01                   24974 	.db	1
      005F19 00                   24975 	.db	0
      005F1A 01                   24976 	.uleb128	1
      005F1B 7F                   24977 	.sleb128	-1
      005F1C 09                   24978 	.db	9
      005F1D 0C                   24979 	.db	12
      005F1E 08                   24980 	.uleb128	8
      005F1F 02                   24981 	.uleb128	2
      005F20 89                   24982 	.db	137
      005F21 01                   24983 	.uleb128	1
      005F22                      24984 Ldebug_CIE65_end:
      005F22 00 00 00 13          24985 	.dw	0,19
      005F26 00 00 5F 10          24986 	.dw	0,(Ldebug_CIE65_start-4)
      005F2A 00 00 B6 67          24987 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)	;initial loc
      005F2E 00 00 00 09          24988 	.dw	0,Sstm8s_tim1$TIM1_InternalClockConfig$681-Sstm8s_tim1$TIM1_InternalClockConfig$677
      005F32 01                   24989 	.db	1
      005F33 00 00 B6 67          24990 	.dw	0,(Sstm8s_tim1$TIM1_InternalClockConfig$677)
      005F37 0E                   24991 	.db	14
      005F38 02                   24992 	.uleb128	2
                                  24993 
                                  24994 	.area .debug_frame (NOLOAD)
      005F39 00 00                24995 	.dw	0
      005F3B 00 0E                24996 	.dw	Ldebug_CIE66_end-Ldebug_CIE66_start
      005F3D                      24997 Ldebug_CIE66_start:
      005F3D FF FF                24998 	.dw	0xffff
      005F3F FF FF                24999 	.dw	0xffff
      005F41 01                   25000 	.db	1
      005F42 00                   25001 	.db	0
      005F43 01                   25002 	.uleb128	1
      005F44 7F                   25003 	.sleb128	-1
      005F45 09                   25004 	.db	9
      005F46 0C                   25005 	.db	12
      005F47 08                   25006 	.uleb128	8
      005F48 02                   25007 	.uleb128	2
      005F49 89                   25008 	.db	137
      005F4A 01                   25009 	.uleb128	1
      005F4B                      25010 Ldebug_CIE66_end:
      005F4B 00 00 00 8A          25011 	.dw	0,138
      005F4F 00 00 5F 39          25012 	.dw	0,(Ldebug_CIE66_start-4)
      005F53 00 00 B6 12          25013 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)	;initial loc
      005F57 00 00 00 55          25014 	.dw	0,Sstm8s_tim1$TIM1_ITConfig$675-Sstm8s_tim1$TIM1_ITConfig$645
      005F5B 01                   25015 	.db	1
      005F5C 00 00 B6 12          25016 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$645)
      005F60 0E                   25017 	.db	14
      005F61 02                   25018 	.uleb128	2
      005F62 01                   25019 	.db	1
      005F63 00 00 B6 13          25020 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$646)
      005F67 0E                   25021 	.db	14
      005F68 03                   25022 	.uleb128	3
      005F69 01                   25023 	.db	1
      005F6A 00 00 B6 1C          25024 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$648)
      005F6E 0E                   25025 	.db	14
      005F6F 04                   25026 	.uleb128	4
      005F70 01                   25027 	.db	1
      005F71 00 00 B6 1E          25028 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$649)
      005F75 0E                   25029 	.db	14
      005F76 05                   25030 	.uleb128	5
      005F77 01                   25031 	.db	1
      005F78 00 00 B6 20          25032 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$650)
      005F7C 0E                   25033 	.db	14
      005F7D 07                   25034 	.uleb128	7
      005F7E 01                   25035 	.db	1
      005F7F 00 00 B6 22          25036 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$651)
      005F83 0E                   25037 	.db	14
      005F84 08                   25038 	.uleb128	8
      005F85 01                   25039 	.db	1
      005F86 00 00 B6 24          25040 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$652)
      005F8A 0E                   25041 	.db	14
      005F8B 09                   25042 	.uleb128	9
      005F8C 01                   25043 	.db	1
      005F8D 00 00 B6 29          25044 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$653)
      005F91 0E                   25045 	.db	14
      005F92 03                   25046 	.uleb128	3
      005F93 01                   25047 	.db	1
      005F94 00 00 B6 38          25048 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$655)
      005F98 0E                   25049 	.db	14
      005F99 03                   25050 	.uleb128	3
      005F9A 01                   25051 	.db	1
      005F9B 00 00 B6 3A          25052 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$656)
      005F9F 0E                   25053 	.db	14
      005FA0 04                   25054 	.uleb128	4
      005FA1 01                   25055 	.db	1
      005FA2 00 00 B6 3C          25056 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$657)
      005FA6 0E                   25057 	.db	14
      005FA7 05                   25058 	.uleb128	5
      005FA8 01                   25059 	.db	1
      005FA9 00 00 B6 3E          25060 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$658)
      005FAD 0E                   25061 	.db	14
      005FAE 07                   25062 	.uleb128	7
      005FAF 01                   25063 	.db	1
      005FB0 00 00 B6 40          25064 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$659)
      005FB4 0E                   25065 	.db	14
      005FB5 08                   25066 	.uleb128	8
      005FB6 01                   25067 	.db	1
      005FB7 00 00 B6 42          25068 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$660)
      005FBB 0E                   25069 	.db	14
      005FBC 09                   25070 	.uleb128	9
      005FBD 01                   25071 	.db	1
      005FBE 00 00 B6 47          25072 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$661)
      005FC2 0E                   25073 	.db	14
      005FC3 03                   25074 	.uleb128	3
      005FC4 01                   25075 	.db	1
      005FC5 00 00 B6 5A          25076 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$669)
      005FC9 0E                   25077 	.db	14
      005FCA 04                   25078 	.uleb128	4
      005FCB 01                   25079 	.db	1
      005FCC 00 00 B6 60          25080 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$670)
      005FD0 0E                   25081 	.db	14
      005FD1 03                   25082 	.uleb128	3
      005FD2 01                   25083 	.db	1
      005FD3 00 00 B6 66          25084 	.dw	0,(Sstm8s_tim1$TIM1_ITConfig$673)
      005FD7 0E                   25085 	.db	14
      005FD8 02                   25086 	.uleb128	2
                                  25087 
                                  25088 	.area .debug_frame (NOLOAD)
      005FD9 00 00                25089 	.dw	0
      005FDB 00 0E                25090 	.dw	Ldebug_CIE67_end-Ldebug_CIE67_start
      005FDD                      25091 Ldebug_CIE67_start:
      005FDD FF FF                25092 	.dw	0xffff
      005FDF FF FF                25093 	.dw	0xffff
      005FE1 01                   25094 	.db	1
      005FE2 00                   25095 	.db	0
      005FE3 01                   25096 	.uleb128	1
      005FE4 7F                   25097 	.sleb128	-1
      005FE5 09                   25098 	.db	9
      005FE6 0C                   25099 	.db	12
      005FE7 08                   25100 	.uleb128	8
      005FE8 02                   25101 	.uleb128	2
      005FE9 89                   25102 	.db	137
      005FEA 01                   25103 	.uleb128	1
      005FEB                      25104 Ldebug_CIE67_end:
      005FEB 00 00 00 44          25105 	.dw	0,68
      005FEF 00 00 5F D9          25106 	.dw	0,(Ldebug_CIE67_start-4)
      005FF3 00 00 B5 DC          25107 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)	;initial loc
      005FF7 00 00 00 36          25108 	.dw	0,Sstm8s_tim1$TIM1_CtrlPWMOutputs$643-Sstm8s_tim1$TIM1_CtrlPWMOutputs$624
      005FFB 01                   25109 	.db	1
      005FFC 00 00 B5 DC          25110 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$624)
      006000 0E                   25111 	.db	14
      006001 02                   25112 	.uleb128	2
      006002 01                   25113 	.db	1
      006003 00 00 B5 EB          25114 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$626)
      006007 0E                   25115 	.db	14
      006008 02                   25116 	.uleb128	2
      006009 01                   25117 	.db	1
      00600A 00 00 B5 ED          25118 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$627)
      00600E 0E                   25119 	.db	14
      00600F 03                   25120 	.uleb128	3
      006010 01                   25121 	.db	1
      006011 00 00 B5 EF          25122 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$628)
      006015 0E                   25123 	.db	14
      006016 04                   25124 	.uleb128	4
      006017 01                   25125 	.db	1
      006018 00 00 B5 F1          25126 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$629)
      00601C 0E                   25127 	.db	14
      00601D 06                   25128 	.uleb128	6
      00601E 01                   25129 	.db	1
      00601F 00 00 B5 F3          25130 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$630)
      006023 0E                   25131 	.db	14
      006024 07                   25132 	.uleb128	7
      006025 01                   25133 	.db	1
      006026 00 00 B5 F5          25134 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$631)
      00602A 0E                   25135 	.db	14
      00602B 08                   25136 	.uleb128	8
      00602C 01                   25137 	.db	1
      00602D 00 00 B5 FA          25138 	.dw	0,(Sstm8s_tim1$TIM1_CtrlPWMOutputs$632)
      006031 0E                   25139 	.db	14
      006032 02                   25140 	.uleb128	2
                                  25141 
                                  25142 	.area .debug_frame (NOLOAD)
      006033 00 00                25143 	.dw	0
      006035 00 0E                25144 	.dw	Ldebug_CIE68_end-Ldebug_CIE68_start
      006037                      25145 Ldebug_CIE68_start:
      006037 FF FF                25146 	.dw	0xffff
      006039 FF FF                25147 	.dw	0xffff
      00603B 01                   25148 	.db	1
      00603C 00                   25149 	.db	0
      00603D 01                   25150 	.uleb128	1
      00603E 7F                   25151 	.sleb128	-1
      00603F 09                   25152 	.db	9
      006040 0C                   25153 	.db	12
      006041 08                   25154 	.uleb128	8
      006042 02                   25155 	.uleb128	2
      006043 89                   25156 	.db	137
      006044 01                   25157 	.uleb128	1
      006045                      25158 Ldebug_CIE68_end:
      006045 00 00 00 44          25159 	.dw	0,68
      006049 00 00 60 33          25160 	.dw	0,(Ldebug_CIE68_start-4)
      00604D 00 00 B5 A6          25161 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)	;initial loc
      006051 00 00 00 36          25162 	.dw	0,Sstm8s_tim1$TIM1_Cmd$622-Sstm8s_tim1$TIM1_Cmd$603
      006055 01                   25163 	.db	1
      006056 00 00 B5 A6          25164 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$603)
      00605A 0E                   25165 	.db	14
      00605B 02                   25166 	.uleb128	2
      00605C 01                   25167 	.db	1
      00605D 00 00 B5 B5          25168 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$605)
      006061 0E                   25169 	.db	14
      006062 02                   25170 	.uleb128	2
      006063 01                   25171 	.db	1
      006064 00 00 B5 B7          25172 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$606)
      006068 0E                   25173 	.db	14
      006069 03                   25174 	.uleb128	3
      00606A 01                   25175 	.db	1
      00606B 00 00 B5 B9          25176 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$607)
      00606F 0E                   25177 	.db	14
      006070 04                   25178 	.uleb128	4
      006071 01                   25179 	.db	1
      006072 00 00 B5 BB          25180 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$608)
      006076 0E                   25181 	.db	14
      006077 06                   25182 	.uleb128	6
      006078 01                   25183 	.db	1
      006079 00 00 B5 BD          25184 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$609)
      00607D 0E                   25185 	.db	14
      00607E 07                   25186 	.uleb128	7
      00607F 01                   25187 	.db	1
      006080 00 00 B5 BF          25188 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$610)
      006084 0E                   25189 	.db	14
      006085 08                   25190 	.uleb128	8
      006086 01                   25191 	.db	1
      006087 00 00 B5 C4          25192 	.dw	0,(Sstm8s_tim1$TIM1_Cmd$611)
      00608B 0E                   25193 	.db	14
      00608C 02                   25194 	.uleb128	2
                                  25195 
                                  25196 	.area .debug_frame (NOLOAD)
      00608D 00 00                25197 	.dw	0
      00608F 00 0E                25198 	.dw	Ldebug_CIE69_end-Ldebug_CIE69_start
      006091                      25199 Ldebug_CIE69_start:
      006091 FF FF                25200 	.dw	0xffff
      006093 FF FF                25201 	.dw	0xffff
      006095 01                   25202 	.db	1
      006096 00                   25203 	.db	0
      006097 01                   25204 	.uleb128	1
      006098 7F                   25205 	.sleb128	-1
      006099 09                   25206 	.db	9
      00609A 0C                   25207 	.db	12
      00609B 08                   25208 	.uleb128	8
      00609C 02                   25209 	.uleb128	2
      00609D 89                   25210 	.db	137
      00609E 01                   25211 	.uleb128	1
      00609F                      25212 Ldebug_CIE69_end:
      00609F 00 00 01 A9          25213 	.dw	0,425
      0060A3 00 00 60 8D          25214 	.dw	0,(Ldebug_CIE69_start-4)
      0060A7 00 00 B4 72          25215 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)	;initial loc
      0060AB 00 00 01 34          25216 	.dw	0,Sstm8s_tim1$TIM1_PWMIConfig$601-Sstm8s_tim1$TIM1_PWMIConfig$509
      0060AF 01                   25217 	.db	1
      0060B0 00 00 B4 72          25218 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$509)
      0060B4 0E                   25219 	.db	14
      0060B5 02                   25220 	.uleb128	2
      0060B6 01                   25221 	.db	1
      0060B7 00 00 B4 73          25222 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$510)
      0060BB 0E                   25223 	.db	14
      0060BC 04                   25224 	.uleb128	4
      0060BD 01                   25225 	.db	1
      0060BE 00 00 B4 82          25226 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$512)
      0060C2 0E                   25227 	.db	14
      0060C3 04                   25228 	.uleb128	4
      0060C4 01                   25229 	.db	1
      0060C5 00 00 B4 84          25230 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$513)
      0060C9 0E                   25231 	.db	14
      0060CA 05                   25232 	.uleb128	5
      0060CB 01                   25233 	.db	1
      0060CC 00 00 B4 86          25234 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$514)
      0060D0 0E                   25235 	.db	14
      0060D1 06                   25236 	.uleb128	6
      0060D2 01                   25237 	.db	1
      0060D3 00 00 B4 88          25238 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$515)
      0060D7 0E                   25239 	.db	14
      0060D8 08                   25240 	.uleb128	8
      0060D9 01                   25241 	.db	1
      0060DA 00 00 B4 8A          25242 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$516)
      0060DE 0E                   25243 	.db	14
      0060DF 09                   25244 	.uleb128	9
      0060E0 01                   25245 	.db	1
      0060E1 00 00 B4 8C          25246 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$517)
      0060E5 0E                   25247 	.db	14
      0060E6 0A                   25248 	.uleb128	10
      0060E7 01                   25249 	.db	1
      0060E8 00 00 B4 91          25250 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$518)
      0060EC 0E                   25251 	.db	14
      0060ED 04                   25252 	.uleb128	4
      0060EE 01                   25253 	.db	1
      0060EF 00 00 B4 9F          25254 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$520)
      0060F3 0E                   25255 	.db	14
      0060F4 04                   25256 	.uleb128	4
      0060F5 01                   25257 	.db	1
      0060F6 00 00 B4 AF          25258 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$521)
      0060FA 0E                   25259 	.db	14
      0060FB 05                   25260 	.uleb128	5
      0060FC 01                   25261 	.db	1
      0060FD 00 00 B4 B1          25262 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$522)
      006101 0E                   25263 	.db	14
      006102 06                   25264 	.uleb128	6
      006103 01                   25265 	.db	1
      006104 00 00 B4 B3          25266 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$523)
      006108 0E                   25267 	.db	14
      006109 08                   25268 	.uleb128	8
      00610A 01                   25269 	.db	1
      00610B 00 00 B4 B5          25270 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$524)
      00610F 0E                   25271 	.db	14
      006110 09                   25272 	.uleb128	9
      006111 01                   25273 	.db	1
      006112 00 00 B4 B7          25274 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$525)
      006116 0E                   25275 	.db	14
      006117 0A                   25276 	.uleb128	10
      006118 01                   25277 	.db	1
      006119 00 00 B4 BC          25278 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$526)
      00611D 0E                   25279 	.db	14
      00611E 04                   25280 	.uleb128	4
      00611F 01                   25281 	.db	1
      006120 00 00 B4 CA          25282 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$528)
      006124 0E                   25283 	.db	14
      006125 04                   25284 	.uleb128	4
      006126 01                   25285 	.db	1
      006127 00 00 B4 DA          25286 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$529)
      00612B 0E                   25287 	.db	14
      00612C 04                   25288 	.uleb128	4
      00612D 01                   25289 	.db	1
      00612E 00 00 B4 E3          25290 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$530)
      006132 0E                   25291 	.db	14
      006133 04                   25292 	.uleb128	4
      006134 01                   25293 	.db	1
      006135 00 00 B4 E5          25294 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$531)
      006139 0E                   25295 	.db	14
      00613A 05                   25296 	.uleb128	5
      00613B 01                   25297 	.db	1
      00613C 00 00 B4 E7          25298 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$532)
      006140 0E                   25299 	.db	14
      006141 06                   25300 	.uleb128	6
      006142 01                   25301 	.db	1
      006143 00 00 B4 E9          25302 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$533)
      006147 0E                   25303 	.db	14
      006148 08                   25304 	.uleb128	8
      006149 01                   25305 	.db	1
      00614A 00 00 B4 EB          25306 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$534)
      00614E 0E                   25307 	.db	14
      00614F 09                   25308 	.uleb128	9
      006150 01                   25309 	.db	1
      006151 00 00 B4 ED          25310 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$535)
      006155 0E                   25311 	.db	14
      006156 0A                   25312 	.uleb128	10
      006157 01                   25313 	.db	1
      006158 00 00 B4 F2          25314 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$536)
      00615C 0E                   25315 	.db	14
      00615D 04                   25316 	.uleb128	4
      00615E 01                   25317 	.db	1
      00615F 00 00 B5 02          25318 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$538)
      006163 0E                   25319 	.db	14
      006164 04                   25320 	.uleb128	4
      006165 01                   25321 	.db	1
      006166 00 00 B5 0B          25322 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$539)
      00616A 0E                   25323 	.db	14
      00616B 04                   25324 	.uleb128	4
      00616C 01                   25325 	.db	1
      00616D 00 00 B5 14          25326 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$540)
      006171 0E                   25327 	.db	14
      006172 04                   25328 	.uleb128	4
      006173 01                   25329 	.db	1
      006174 00 00 B5 16          25330 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$541)
      006178 0E                   25331 	.db	14
      006179 05                   25332 	.uleb128	5
      00617A 01                   25333 	.db	1
      00617B 00 00 B5 18          25334 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$542)
      00617F 0E                   25335 	.db	14
      006180 06                   25336 	.uleb128	6
      006181 01                   25337 	.db	1
      006182 00 00 B5 1A          25338 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$543)
      006186 0E                   25339 	.db	14
      006187 08                   25340 	.uleb128	8
      006188 01                   25341 	.db	1
      006189 00 00 B5 1C          25342 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$544)
      00618D 0E                   25343 	.db	14
      00618E 09                   25344 	.uleb128	9
      00618F 01                   25345 	.db	1
      006190 00 00 B5 1E          25346 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$545)
      006194 0E                   25347 	.db	14
      006195 0A                   25348 	.uleb128	10
      006196 01                   25349 	.db	1
      006197 00 00 B5 23          25350 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$546)
      00619B 0E                   25351 	.db	14
      00619C 04                   25352 	.uleb128	4
      00619D 01                   25353 	.db	1
      00619E 00 00 B5 50          25354 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$564)
      0061A2 0E                   25355 	.db	14
      0061A3 05                   25356 	.uleb128	5
      0061A4 01                   25357 	.db	1
      0061A5 00 00 B5 53          25358 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$565)
      0061A9 0E                   25359 	.db	14
      0061AA 06                   25360 	.uleb128	6
      0061AB 01                   25361 	.db	1
      0061AC 00 00 B5 56          25362 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$566)
      0061B0 0E                   25363 	.db	14
      0061B1 07                   25364 	.uleb128	7
      0061B2 01                   25365 	.db	1
      0061B3 00 00 B5 5B          25366 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$567)
      0061B7 0E                   25367 	.db	14
      0061B8 04                   25368 	.uleb128	4
      0061B9 01                   25369 	.db	1
      0061BA 00 00 B5 5E          25370 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$569)
      0061BE 0E                   25371 	.db	14
      0061BF 05                   25372 	.uleb128	5
      0061C0 01                   25373 	.db	1
      0061C1 00 00 B5 62          25374 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$570)
      0061C5 0E                   25375 	.db	14
      0061C6 04                   25376 	.uleb128	4
      0061C7 01                   25377 	.db	1
      0061C8 00 00 B5 65          25378 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$572)
      0061CC 0E                   25379 	.db	14
      0061CD 05                   25380 	.uleb128	5
      0061CE 01                   25381 	.db	1
      0061CF 00 00 B5 68          25382 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$573)
      0061D3 0E                   25383 	.db	14
      0061D4 06                   25384 	.uleb128	6
      0061D5 01                   25385 	.db	1
      0061D6 00 00 B5 6B          25386 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$574)
      0061DA 0E                   25387 	.db	14
      0061DB 07                   25388 	.uleb128	7
      0061DC 01                   25389 	.db	1
      0061DD 00 00 B5 70          25390 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$575)
      0061E1 0E                   25391 	.db	14
      0061E2 04                   25392 	.uleb128	4
      0061E3 01                   25393 	.db	1
      0061E4 00 00 B5 73          25394 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$577)
      0061E8 0E                   25395 	.db	14
      0061E9 05                   25396 	.uleb128	5
      0061EA 01                   25397 	.db	1
      0061EB 00 00 B5 77          25398 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$578)
      0061EF 0E                   25399 	.db	14
      0061F0 04                   25400 	.uleb128	4
      0061F1 01                   25401 	.db	1
      0061F2 00 00 B5 7D          25402 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$582)
      0061F6 0E                   25403 	.db	14
      0061F7 05                   25404 	.uleb128	5
      0061F8 01                   25405 	.db	1
      0061F9 00 00 B5 80          25406 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$583)
      0061FD 0E                   25407 	.db	14
      0061FE 06                   25408 	.uleb128	6
      0061FF 01                   25409 	.db	1
      006200 00 00 B5 83          25410 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$584)
      006204 0E                   25411 	.db	14
      006205 07                   25412 	.uleb128	7
      006206 01                   25413 	.db	1
      006207 00 00 B5 88          25414 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$585)
      00620B 0E                   25415 	.db	14
      00620C 04                   25416 	.uleb128	4
      00620D 01                   25417 	.db	1
      00620E 00 00 B5 8B          25418 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$587)
      006212 0E                   25419 	.db	14
      006213 05                   25420 	.uleb128	5
      006214 01                   25421 	.db	1
      006215 00 00 B5 8F          25422 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$588)
      006219 0E                   25423 	.db	14
      00621A 04                   25424 	.uleb128	4
      00621B 01                   25425 	.db	1
      00621C 00 00 B5 92          25426 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$590)
      006220 0E                   25427 	.db	14
      006221 05                   25428 	.uleb128	5
      006222 01                   25429 	.db	1
      006223 00 00 B5 95          25430 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$591)
      006227 0E                   25431 	.db	14
      006228 06                   25432 	.uleb128	6
      006229 01                   25433 	.db	1
      00622A 00 00 B5 98          25434 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$592)
      00622E 0E                   25435 	.db	14
      00622F 07                   25436 	.uleb128	7
      006230 01                   25437 	.db	1
      006231 00 00 B5 9D          25438 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$593)
      006235 0E                   25439 	.db	14
      006236 04                   25440 	.uleb128	4
      006237 01                   25441 	.db	1
      006238 00 00 B5 A0          25442 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$595)
      00623C 0E                   25443 	.db	14
      00623D 05                   25444 	.uleb128	5
      00623E 01                   25445 	.db	1
      00623F 00 00 B5 A4          25446 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$596)
      006243 0E                   25447 	.db	14
      006244 04                   25448 	.uleb128	4
      006245 01                   25449 	.db	1
      006246 00 00 B5 A5          25450 	.dw	0,(Sstm8s_tim1$TIM1_PWMIConfig$599)
      00624A 0E                   25451 	.db	14
      00624B 02                   25452 	.uleb128	2
                                  25453 
                                  25454 	.area .debug_frame (NOLOAD)
      00624C 00 00                25455 	.dw	0
      00624E 00 0E                25456 	.dw	Ldebug_CIE70_end-Ldebug_CIE70_start
      006250                      25457 Ldebug_CIE70_start:
      006250 FF FF                25458 	.dw	0xffff
      006252 FF FF                25459 	.dw	0xffff
      006254 01                   25460 	.db	1
      006255 00                   25461 	.db	0
      006256 01                   25462 	.uleb128	1
      006257 7F                   25463 	.sleb128	-1
      006258 09                   25464 	.db	9
      006259 0C                   25465 	.db	12
      00625A 08                   25466 	.uleb128	8
      00625B 02                   25467 	.uleb128	2
      00625C 89                   25468 	.db	137
      00625D 01                   25469 	.uleb128	1
      00625E                      25470 Ldebug_CIE70_end:
      00625E 00 00 01 E1          25471 	.dw	0,481
      006262 00 00 62 4C          25472 	.dw	0,(Ldebug_CIE70_start-4)
      006266 00 00 B3 21          25473 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)	;initial loc
      00626A 00 00 01 51          25474 	.dw	0,Sstm8s_tim1$TIM1_ICInit$507-Sstm8s_tim1$TIM1_ICInit$414
      00626E 01                   25475 	.db	1
      00626F 00 00 B3 21          25476 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$414)
      006273 0E                   25477 	.db	14
      006274 02                   25478 	.uleb128	2
      006275 01                   25479 	.db	1
      006276 00 00 B3 22          25480 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$415)
      00627A 0E                   25481 	.db	14
      00627B 04                   25482 	.uleb128	4
      00627C 01                   25483 	.db	1
      00627D 00 00 B3 30          25484 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$417)
      006281 0E                   25485 	.db	14
      006282 04                   25486 	.uleb128	4
      006283 01                   25487 	.db	1
      006284 00 00 B3 3F          25488 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$418)
      006288 0E                   25489 	.db	14
      006289 04                   25490 	.uleb128	4
      00628A 01                   25491 	.db	1
      00628B 00 00 B3 5D          25492 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$419)
      00628F 0E                   25493 	.db	14
      006290 04                   25494 	.uleb128	4
      006291 01                   25495 	.db	1
      006292 00 00 B3 5F          25496 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$420)
      006296 0E                   25497 	.db	14
      006297 05                   25498 	.uleb128	5
      006298 01                   25499 	.db	1
      006299 00 00 B3 61          25500 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$421)
      00629D 0E                   25501 	.db	14
      00629E 06                   25502 	.uleb128	6
      00629F 01                   25503 	.db	1
      0062A0 00 00 B3 63          25504 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$422)
      0062A4 0E                   25505 	.db	14
      0062A5 08                   25506 	.uleb128	8
      0062A6 01                   25507 	.db	1
      0062A7 00 00 B3 65          25508 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$423)
      0062AB 0E                   25509 	.db	14
      0062AC 09                   25510 	.uleb128	9
      0062AD 01                   25511 	.db	1
      0062AE 00 00 B3 67          25512 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$424)
      0062B2 0E                   25513 	.db	14
      0062B3 0A                   25514 	.uleb128	10
      0062B4 01                   25515 	.db	1
      0062B5 00 00 B3 6C          25516 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$425)
      0062B9 0E                   25517 	.db	14
      0062BA 04                   25518 	.uleb128	4
      0062BB 01                   25519 	.db	1
      0062BC 00 00 B3 7B          25520 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$427)
      0062C0 0E                   25521 	.db	14
      0062C1 04                   25522 	.uleb128	4
      0062C2 01                   25523 	.db	1
      0062C3 00 00 B3 7D          25524 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$428)
      0062C7 0E                   25525 	.db	14
      0062C8 05                   25526 	.uleb128	5
      0062C9 01                   25527 	.db	1
      0062CA 00 00 B3 7F          25528 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$429)
      0062CE 0E                   25529 	.db	14
      0062CF 06                   25530 	.uleb128	6
      0062D0 01                   25531 	.db	1
      0062D1 00 00 B3 81          25532 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$430)
      0062D5 0E                   25533 	.db	14
      0062D6 08                   25534 	.uleb128	8
      0062D7 01                   25535 	.db	1
      0062D8 00 00 B3 83          25536 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$431)
      0062DC 0E                   25537 	.db	14
      0062DD 09                   25538 	.uleb128	9
      0062DE 01                   25539 	.db	1
      0062DF 00 00 B3 85          25540 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$432)
      0062E3 0E                   25541 	.db	14
      0062E4 0A                   25542 	.uleb128	10
      0062E5 01                   25543 	.db	1
      0062E6 00 00 B3 8A          25544 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$433)
      0062EA 0E                   25545 	.db	14
      0062EB 04                   25546 	.uleb128	4
      0062EC 01                   25547 	.db	1
      0062ED 00 00 B3 92          25548 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$435)
      0062F1 0E                   25549 	.db	14
      0062F2 04                   25550 	.uleb128	4
      0062F3 01                   25551 	.db	1
      0062F4 00 00 B3 9B          25552 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$436)
      0062F8 0E                   25553 	.db	14
      0062F9 04                   25554 	.uleb128	4
      0062FA 01                   25555 	.db	1
      0062FB 00 00 B3 A4          25556 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$437)
      0062FF 0E                   25557 	.db	14
      006300 04                   25558 	.uleb128	4
      006301 01                   25559 	.db	1
      006302 00 00 B3 A6          25560 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$438)
      006306 0E                   25561 	.db	14
      006307 05                   25562 	.uleb128	5
      006308 01                   25563 	.db	1
      006309 00 00 B3 A8          25564 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$439)
      00630D 0E                   25565 	.db	14
      00630E 06                   25566 	.uleb128	6
      00630F 01                   25567 	.db	1
      006310 00 00 B3 AA          25568 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$440)
      006314 0E                   25569 	.db	14
      006315 08                   25570 	.uleb128	8
      006316 01                   25571 	.db	1
      006317 00 00 B3 AC          25572 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$441)
      00631B 0E                   25573 	.db	14
      00631C 09                   25574 	.uleb128	9
      00631D 01                   25575 	.db	1
      00631E 00 00 B3 AE          25576 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$442)
      006322 0E                   25577 	.db	14
      006323 0A                   25578 	.uleb128	10
      006324 01                   25579 	.db	1
      006325 00 00 B3 B3          25580 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$443)
      006329 0E                   25581 	.db	14
      00632A 04                   25582 	.uleb128	4
      00632B 01                   25583 	.db	1
      00632C 00 00 B3 C3          25584 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$445)
      006330 0E                   25585 	.db	14
      006331 04                   25586 	.uleb128	4
      006332 01                   25587 	.db	1
      006333 00 00 B3 CC          25588 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$446)
      006337 0E                   25589 	.db	14
      006338 04                   25590 	.uleb128	4
      006339 01                   25591 	.db	1
      00633A 00 00 B3 D5          25592 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$447)
      00633E 0E                   25593 	.db	14
      00633F 04                   25594 	.uleb128	4
      006340 01                   25595 	.db	1
      006341 00 00 B3 D7          25596 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$448)
      006345 0E                   25597 	.db	14
      006346 05                   25598 	.uleb128	5
      006347 01                   25599 	.db	1
      006348 00 00 B3 D9          25600 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$449)
      00634C 0E                   25601 	.db	14
      00634D 06                   25602 	.uleb128	6
      00634E 01                   25603 	.db	1
      00634F 00 00 B3 DB          25604 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$450)
      006353 0E                   25605 	.db	14
      006354 08                   25606 	.uleb128	8
      006355 01                   25607 	.db	1
      006356 00 00 B3 DD          25608 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$451)
      00635A 0E                   25609 	.db	14
      00635B 09                   25610 	.uleb128	9
      00635C 01                   25611 	.db	1
      00635D 00 00 B3 DF          25612 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$452)
      006361 0E                   25613 	.db	14
      006362 0A                   25614 	.uleb128	10
      006363 01                   25615 	.db	1
      006364 00 00 B3 E4          25616 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$453)
      006368 0E                   25617 	.db	14
      006369 04                   25618 	.uleb128	4
      00636A 01                   25619 	.db	1
      00636B 00 00 B3 EF          25620 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$455)
      00636F 0E                   25621 	.db	14
      006370 05                   25622 	.uleb128	5
      006371 01                   25623 	.db	1
      006372 00 00 B3 F1          25624 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$456)
      006376 0E                   25625 	.db	14
      006377 06                   25626 	.uleb128	6
      006378 01                   25627 	.db	1
      006379 00 00 B3 F3          25628 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$457)
      00637D 0E                   25629 	.db	14
      00637E 08                   25630 	.uleb128	8
      00637F 01                   25631 	.db	1
      006380 00 00 B3 F5          25632 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$458)
      006384 0E                   25633 	.db	14
      006385 09                   25634 	.uleb128	9
      006386 01                   25635 	.db	1
      006387 00 00 B3 F7          25636 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$459)
      00638B 0E                   25637 	.db	14
      00638C 0A                   25638 	.uleb128	10
      00638D 01                   25639 	.db	1
      00638E 00 00 B3 FC          25640 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$460)
      006392 0E                   25641 	.db	14
      006393 04                   25642 	.uleb128	4
      006394 01                   25643 	.db	1
      006395 00 00 B4 06          25644 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$464)
      006399 0E                   25645 	.db	14
      00639A 05                   25646 	.uleb128	5
      00639B 01                   25647 	.db	1
      00639C 00 00 B4 09          25648 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$465)
      0063A0 0E                   25649 	.db	14
      0063A1 06                   25650 	.uleb128	6
      0063A2 01                   25651 	.db	1
      0063A3 00 00 B4 0C          25652 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$466)
      0063A7 0E                   25653 	.db	14
      0063A8 07                   25654 	.uleb128	7
      0063A9 01                   25655 	.db	1
      0063AA 00 00 B4 11          25656 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$467)
      0063AE 0E                   25657 	.db	14
      0063AF 04                   25658 	.uleb128	4
      0063B0 01                   25659 	.db	1
      0063B1 00 00 B4 14          25660 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$469)
      0063B5 0E                   25661 	.db	14
      0063B6 05                   25662 	.uleb128	5
      0063B7 01                   25663 	.db	1
      0063B8 00 00 B4 18          25664 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$470)
      0063BC 0E                   25665 	.db	14
      0063BD 04                   25666 	.uleb128	4
      0063BE 01                   25667 	.db	1
      0063BF 00 00 B4 26          25668 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$475)
      0063C3 0E                   25669 	.db	14
      0063C4 05                   25670 	.uleb128	5
      0063C5 01                   25671 	.db	1
      0063C6 00 00 B4 29          25672 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$476)
      0063CA 0E                   25673 	.db	14
      0063CB 06                   25674 	.uleb128	6
      0063CC 01                   25675 	.db	1
      0063CD 00 00 B4 2C          25676 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$477)
      0063D1 0E                   25677 	.db	14
      0063D2 07                   25678 	.uleb128	7
      0063D3 01                   25679 	.db	1
      0063D4 00 00 B4 31          25680 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$478)
      0063D8 0E                   25681 	.db	14
      0063D9 04                   25682 	.uleb128	4
      0063DA 01                   25683 	.db	1
      0063DB 00 00 B4 34          25684 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$480)
      0063DF 0E                   25685 	.db	14
      0063E0 05                   25686 	.uleb128	5
      0063E1 01                   25687 	.db	1
      0063E2 00 00 B4 38          25688 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$481)
      0063E6 0E                   25689 	.db	14
      0063E7 04                   25690 	.uleb128	4
      0063E8 01                   25691 	.db	1
      0063E9 00 00 B4 46          25692 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$486)
      0063ED 0E                   25693 	.db	14
      0063EE 05                   25694 	.uleb128	5
      0063EF 01                   25695 	.db	1
      0063F0 00 00 B4 49          25696 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$487)
      0063F4 0E                   25697 	.db	14
      0063F5 06                   25698 	.uleb128	6
      0063F6 01                   25699 	.db	1
      0063F7 00 00 B4 4C          25700 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$488)
      0063FB 0E                   25701 	.db	14
      0063FC 07                   25702 	.uleb128	7
      0063FD 01                   25703 	.db	1
      0063FE 00 00 B4 51          25704 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$489)
      006402 0E                   25705 	.db	14
      006403 04                   25706 	.uleb128	4
      006404 01                   25707 	.db	1
      006405 00 00 B4 54          25708 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$491)
      006409 0E                   25709 	.db	14
      00640A 05                   25710 	.uleb128	5
      00640B 01                   25711 	.db	1
      00640C 00 00 B4 58          25712 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$492)
      006410 0E                   25713 	.db	14
      006411 04                   25714 	.uleb128	4
      006412 01                   25715 	.db	1
      006413 00 00 B4 5E          25716 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$496)
      006417 0E                   25717 	.db	14
      006418 05                   25718 	.uleb128	5
      006419 01                   25719 	.db	1
      00641A 00 00 B4 61          25720 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$497)
      00641E 0E                   25721 	.db	14
      00641F 06                   25722 	.uleb128	6
      006420 01                   25723 	.db	1
      006421 00 00 B4 64          25724 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$498)
      006425 0E                   25725 	.db	14
      006426 07                   25726 	.uleb128	7
      006427 01                   25727 	.db	1
      006428 00 00 B4 69          25728 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$499)
      00642C 0E                   25729 	.db	14
      00642D 04                   25730 	.uleb128	4
      00642E 01                   25731 	.db	1
      00642F 00 00 B4 6C          25732 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$501)
      006433 0E                   25733 	.db	14
      006434 05                   25734 	.uleb128	5
      006435 01                   25735 	.db	1
      006436 00 00 B4 70          25736 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$502)
      00643A 0E                   25737 	.db	14
      00643B 04                   25738 	.uleb128	4
      00643C 01                   25739 	.db	1
      00643D 00 00 B4 71          25740 	.dw	0,(Sstm8s_tim1$TIM1_ICInit$505)
      006441 0E                   25741 	.db	14
      006442 02                   25742 	.uleb128	2
                                  25743 
                                  25744 	.area .debug_frame (NOLOAD)
      006443 00 00                25745 	.dw	0
      006445 00 0E                25746 	.dw	Ldebug_CIE71_end-Ldebug_CIE71_start
      006447                      25747 Ldebug_CIE71_start:
      006447 FF FF                25748 	.dw	0xffff
      006449 FF FF                25749 	.dw	0xffff
      00644B 01                   25750 	.db	1
      00644C 00                   25751 	.db	0
      00644D 01                   25752 	.uleb128	1
      00644E 7F                   25753 	.sleb128	-1
      00644F 09                   25754 	.db	9
      006450 0C                   25755 	.db	12
      006451 08                   25756 	.uleb128	8
      006452 02                   25757 	.uleb128	2
      006453 89                   25758 	.db	137
      006454 01                   25759 	.uleb128	1
      006455                      25760 Ldebug_CIE71_end:
      006455 00 00 01 24          25761 	.dw	0,292
      006459 00 00 64 43          25762 	.dw	0,(Ldebug_CIE71_start-4)
      00645D 00 00 B2 5B          25763 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)	;initial loc
      006461 00 00 00 C6          25764 	.dw	0,Sstm8s_tim1$TIM1_BDTRConfig$412-Sstm8s_tim1$TIM1_BDTRConfig$361
      006465 01                   25765 	.db	1
      006466 00 00 B2 5B          25766 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$361)
      00646A 0E                   25767 	.db	14
      00646B 02                   25768 	.uleb128	2
      00646C 01                   25769 	.db	1
      00646D 00 00 B2 5C          25770 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$362)
      006471 0E                   25771 	.db	14
      006472 03                   25772 	.uleb128	3
      006473 01                   25773 	.db	1
      006474 00 00 B2 65          25774 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$364)
      006478 0E                   25775 	.db	14
      006479 03                   25776 	.uleb128	3
      00647A 01                   25777 	.db	1
      00647B 00 00 B2 6E          25778 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$365)
      00647F 0E                   25779 	.db	14
      006480 04                   25780 	.uleb128	4
      006481 01                   25781 	.db	1
      006482 00 00 B2 70          25782 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$366)
      006486 0E                   25783 	.db	14
      006487 05                   25784 	.uleb128	5
      006488 01                   25785 	.db	1
      006489 00 00 B2 72          25786 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$367)
      00648D 0E                   25787 	.db	14
      00648E 07                   25788 	.uleb128	7
      00648F 01                   25789 	.db	1
      006490 00 00 B2 74          25790 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$368)
      006494 0E                   25791 	.db	14
      006495 08                   25792 	.uleb128	8
      006496 01                   25793 	.db	1
      006497 00 00 B2 76          25794 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$369)
      00649B 0E                   25795 	.db	14
      00649C 09                   25796 	.uleb128	9
      00649D 01                   25797 	.db	1
      00649E 00 00 B2 7B          25798 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$370)
      0064A2 0E                   25799 	.db	14
      0064A3 03                   25800 	.uleb128	3
      0064A4 01                   25801 	.db	1
      0064A5 00 00 B2 8A          25802 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$372)
      0064A9 0E                   25803 	.db	14
      0064AA 03                   25804 	.uleb128	3
      0064AB 01                   25805 	.db	1
      0064AC 00 00 B2 93          25806 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$373)
      0064B0 0E                   25807 	.db	14
      0064B1 03                   25808 	.uleb128	3
      0064B2 01                   25809 	.db	1
      0064B3 00 00 B2 9C          25810 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$374)
      0064B7 0E                   25811 	.db	14
      0064B8 03                   25812 	.uleb128	3
      0064B9 01                   25813 	.db	1
      0064BA 00 00 B2 9E          25814 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$375)
      0064BE 0E                   25815 	.db	14
      0064BF 04                   25816 	.uleb128	4
      0064C0 01                   25817 	.db	1
      0064C1 00 00 B2 A0          25818 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$376)
      0064C5 0E                   25819 	.db	14
      0064C6 05                   25820 	.uleb128	5
      0064C7 01                   25821 	.db	1
      0064C8 00 00 B2 A2          25822 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$377)
      0064CC 0E                   25823 	.db	14
      0064CD 07                   25824 	.uleb128	7
      0064CE 01                   25825 	.db	1
      0064CF 00 00 B2 A4          25826 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$378)
      0064D3 0E                   25827 	.db	14
      0064D4 08                   25828 	.uleb128	8
      0064D5 01                   25829 	.db	1
      0064D6 00 00 B2 A6          25830 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$379)
      0064DA 0E                   25831 	.db	14
      0064DB 09                   25832 	.uleb128	9
      0064DC 01                   25833 	.db	1
      0064DD 00 00 B2 AB          25834 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$380)
      0064E1 0E                   25835 	.db	14
      0064E2 03                   25836 	.uleb128	3
      0064E3 01                   25837 	.db	1
      0064E4 00 00 B2 B4          25838 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$382)
      0064E8 0E                   25839 	.db	14
      0064E9 03                   25840 	.uleb128	3
      0064EA 01                   25841 	.db	1
      0064EB 00 00 B2 BD          25842 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$383)
      0064EF 0E                   25843 	.db	14
      0064F0 04                   25844 	.uleb128	4
      0064F1 01                   25845 	.db	1
      0064F2 00 00 B2 BF          25846 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$384)
      0064F6 0E                   25847 	.db	14
      0064F7 05                   25848 	.uleb128	5
      0064F8 01                   25849 	.db	1
      0064F9 00 00 B2 C1          25850 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$385)
      0064FD 0E                   25851 	.db	14
      0064FE 07                   25852 	.uleb128	7
      0064FF 01                   25853 	.db	1
      006500 00 00 B2 C3          25854 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$386)
      006504 0E                   25855 	.db	14
      006505 08                   25856 	.uleb128	8
      006506 01                   25857 	.db	1
      006507 00 00 B2 C5          25858 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$387)
      00650B 0E                   25859 	.db	14
      00650C 09                   25860 	.uleb128	9
      00650D 01                   25861 	.db	1
      00650E 00 00 B2 CA          25862 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$388)
      006512 0E                   25863 	.db	14
      006513 03                   25864 	.uleb128	3
      006514 01                   25865 	.db	1
      006515 00 00 B2 DA          25866 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$390)
      006519 0E                   25867 	.db	14
      00651A 03                   25868 	.uleb128	3
      00651B 01                   25869 	.db	1
      00651C 00 00 B2 DC          25870 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$391)
      006520 0E                   25871 	.db	14
      006521 04                   25872 	.uleb128	4
      006522 01                   25873 	.db	1
      006523 00 00 B2 DE          25874 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$392)
      006527 0E                   25875 	.db	14
      006528 05                   25876 	.uleb128	5
      006529 01                   25877 	.db	1
      00652A 00 00 B2 E0          25878 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$393)
      00652E 0E                   25879 	.db	14
      00652F 07                   25880 	.uleb128	7
      006530 01                   25881 	.db	1
      006531 00 00 B2 E2          25882 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$394)
      006535 0E                   25883 	.db	14
      006536 08                   25884 	.uleb128	8
      006537 01                   25885 	.db	1
      006538 00 00 B2 E4          25886 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$395)
      00653C 0E                   25887 	.db	14
      00653D 09                   25888 	.uleb128	9
      00653E 01                   25889 	.db	1
      00653F 00 00 B2 E9          25890 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$396)
      006543 0E                   25891 	.db	14
      006544 03                   25892 	.uleb128	3
      006545 01                   25893 	.db	1
      006546 00 00 B2 F2          25894 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$398)
      00654A 0E                   25895 	.db	14
      00654B 03                   25896 	.uleb128	3
      00654C 01                   25897 	.db	1
      00654D 00 00 B2 FB          25898 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$399)
      006551 0E                   25899 	.db	14
      006552 04                   25900 	.uleb128	4
      006553 01                   25901 	.db	1
      006554 00 00 B2 FD          25902 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$400)
      006558 0E                   25903 	.db	14
      006559 05                   25904 	.uleb128	5
      00655A 01                   25905 	.db	1
      00655B 00 00 B2 FF          25906 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$401)
      00655F 0E                   25907 	.db	14
      006560 07                   25908 	.uleb128	7
      006561 01                   25909 	.db	1
      006562 00 00 B3 01          25910 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$402)
      006566 0E                   25911 	.db	14
      006567 08                   25912 	.uleb128	8
      006568 01                   25913 	.db	1
      006569 00 00 B3 03          25914 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$403)
      00656D 0E                   25915 	.db	14
      00656E 09                   25916 	.uleb128	9
      00656F 01                   25917 	.db	1
      006570 00 00 B3 08          25918 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$404)
      006574 0E                   25919 	.db	14
      006575 03                   25920 	.uleb128	3
      006576 01                   25921 	.db	1
      006577 00 00 B3 20          25922 	.dw	0,(Sstm8s_tim1$TIM1_BDTRConfig$410)
      00657B 0E                   25923 	.db	14
      00657C 02                   25924 	.uleb128	2
                                  25925 
                                  25926 	.area .debug_frame (NOLOAD)
      00657D 00 00                25927 	.dw	0
      00657F 00 0E                25928 	.dw	Ldebug_CIE72_end-Ldebug_CIE72_start
      006581                      25929 Ldebug_CIE72_start:
      006581 FF FF                25930 	.dw	0xffff
      006583 FF FF                25931 	.dw	0xffff
      006585 01                   25932 	.db	1
      006586 00                   25933 	.db	0
      006587 01                   25934 	.uleb128	1
      006588 7F                   25935 	.sleb128	-1
      006589 09                   25936 	.db	9
      00658A 0C                   25937 	.db	12
      00658B 08                   25938 	.uleb128	8
      00658C 02                   25939 	.uleb128	2
      00658D 89                   25940 	.db	137
      00658E 01                   25941 	.uleb128	1
      00658F                      25942 Ldebug_CIE72_end:
      00658F 00 00 01 01          25943 	.dw	0,257
      006593 00 00 65 7D          25944 	.dw	0,(Ldebug_CIE72_start-4)
      006597 00 00 B1 6E          25945 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)	;initial loc
      00659B 00 00 00 ED          25946 	.dw	0,Sstm8s_tim1$TIM1_OC4Init$359-Sstm8s_tim1$TIM1_OC4Init$304
      00659F 01                   25947 	.db	1
      0065A0 00 00 B1 6E          25948 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$304)
      0065A4 0E                   25949 	.db	14
      0065A5 02                   25950 	.uleb128	2
      0065A6 01                   25951 	.db	1
      0065A7 00 00 B1 6F          25952 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$305)
      0065AB 0E                   25953 	.db	14
      0065AC 04                   25954 	.uleb128	4
      0065AD 01                   25955 	.db	1
      0065AE 00 00 B1 7F          25956 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$307)
      0065B2 0E                   25957 	.db	14
      0065B3 04                   25958 	.uleb128	4
      0065B4 01                   25959 	.db	1
      0065B5 00 00 B1 88          25960 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$308)
      0065B9 0E                   25961 	.db	14
      0065BA 04                   25962 	.uleb128	4
      0065BB 01                   25963 	.db	1
      0065BC 00 00 B1 91          25964 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$309)
      0065C0 0E                   25965 	.db	14
      0065C1 04                   25966 	.uleb128	4
      0065C2 01                   25967 	.db	1
      0065C3 00 00 B1 9A          25968 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$310)
      0065C7 0E                   25969 	.db	14
      0065C8 04                   25970 	.uleb128	4
      0065C9 01                   25971 	.db	1
      0065CA 00 00 B1 A3          25972 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$311)
      0065CE 0E                   25973 	.db	14
      0065CF 04                   25974 	.uleb128	4
      0065D0 01                   25975 	.db	1
      0065D1 00 00 B1 A5          25976 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$312)
      0065D5 0E                   25977 	.db	14
      0065D6 05                   25978 	.uleb128	5
      0065D7 01                   25979 	.db	1
      0065D8 00 00 B1 A7          25980 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$313)
      0065DC 0E                   25981 	.db	14
      0065DD 06                   25982 	.uleb128	6
      0065DE 01                   25983 	.db	1
      0065DF 00 00 B1 A9          25984 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$314)
      0065E3 0E                   25985 	.db	14
      0065E4 08                   25986 	.uleb128	8
      0065E5 01                   25987 	.db	1
      0065E6 00 00 B1 AB          25988 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$315)
      0065EA 0E                   25989 	.db	14
      0065EB 09                   25990 	.uleb128	9
      0065EC 01                   25991 	.db	1
      0065ED 00 00 B1 AD          25992 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$316)
      0065F1 0E                   25993 	.db	14
      0065F2 0A                   25994 	.uleb128	10
      0065F3 01                   25995 	.db	1
      0065F4 00 00 B1 B2          25996 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$317)
      0065F8 0E                   25997 	.db	14
      0065F9 04                   25998 	.uleb128	4
      0065FA 01                   25999 	.db	1
      0065FB 00 00 B1 C2          26000 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$319)
      0065FF 0E                   26001 	.db	14
      006600 04                   26002 	.uleb128	4
      006601 01                   26003 	.db	1
      006602 00 00 B1 C4          26004 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$320)
      006606 0E                   26005 	.db	14
      006607 05                   26006 	.uleb128	5
      006608 01                   26007 	.db	1
      006609 00 00 B1 C6          26008 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$321)
      00660D 0E                   26009 	.db	14
      00660E 06                   26010 	.uleb128	6
      00660F 01                   26011 	.db	1
      006610 00 00 B1 C8          26012 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$322)
      006614 0E                   26013 	.db	14
      006615 08                   26014 	.uleb128	8
      006616 01                   26015 	.db	1
      006617 00 00 B1 CA          26016 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$323)
      00661B 0E                   26017 	.db	14
      00661C 09                   26018 	.uleb128	9
      00661D 01                   26019 	.db	1
      00661E 00 00 B1 CC          26020 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$324)
      006622 0E                   26021 	.db	14
      006623 0A                   26022 	.uleb128	10
      006624 01                   26023 	.db	1
      006625 00 00 B1 D1          26024 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$325)
      006629 0E                   26025 	.db	14
      00662A 04                   26026 	.uleb128	4
      00662B 01                   26027 	.db	1
      00662C 00 00 B1 E1          26028 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$327)
      006630 0E                   26029 	.db	14
      006631 04                   26030 	.uleb128	4
      006632 01                   26031 	.db	1
      006633 00 00 B1 E3          26032 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$328)
      006637 0E                   26033 	.db	14
      006638 05                   26034 	.uleb128	5
      006639 01                   26035 	.db	1
      00663A 00 00 B1 E5          26036 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$329)
      00663E 0E                   26037 	.db	14
      00663F 06                   26038 	.uleb128	6
      006640 01                   26039 	.db	1
      006641 00 00 B1 E7          26040 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$330)
      006645 0E                   26041 	.db	14
      006646 08                   26042 	.uleb128	8
      006647 01                   26043 	.db	1
      006648 00 00 B1 E9          26044 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$331)
      00664C 0E                   26045 	.db	14
      00664D 09                   26046 	.uleb128	9
      00664E 01                   26047 	.db	1
      00664F 00 00 B1 EB          26048 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$332)
      006653 0E                   26049 	.db	14
      006654 0A                   26050 	.uleb128	10
      006655 01                   26051 	.db	1
      006656 00 00 B1 F0          26052 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$333)
      00665A 0E                   26053 	.db	14
      00665B 04                   26054 	.uleb128	4
      00665C 01                   26055 	.db	1
      00665D 00 00 B1 F9          26056 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$335)
      006661 0E                   26057 	.db	14
      006662 04                   26058 	.uleb128	4
      006663 01                   26059 	.db	1
      006664 00 00 B2 02          26060 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$336)
      006668 0E                   26061 	.db	14
      006669 05                   26062 	.uleb128	5
      00666A 01                   26063 	.db	1
      00666B 00 00 B2 04          26064 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$337)
      00666F 0E                   26065 	.db	14
      006670 06                   26066 	.uleb128	6
      006671 01                   26067 	.db	1
      006672 00 00 B2 06          26068 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$338)
      006676 0E                   26069 	.db	14
      006677 08                   26070 	.uleb128	8
      006678 01                   26071 	.db	1
      006679 00 00 B2 08          26072 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$339)
      00667D 0E                   26073 	.db	14
      00667E 09                   26074 	.uleb128	9
      00667F 01                   26075 	.db	1
      006680 00 00 B2 0A          26076 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$340)
      006684 0E                   26077 	.db	14
      006685 0A                   26078 	.uleb128	10
      006686 01                   26079 	.db	1
      006687 00 00 B2 0F          26080 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$341)
      00668B 0E                   26081 	.db	14
      00668C 04                   26082 	.uleb128	4
      00668D 01                   26083 	.db	1
      00668E 00 00 B2 5A          26084 	.dw	0,(Sstm8s_tim1$TIM1_OC4Init$357)
      006692 0E                   26085 	.db	14
      006693 02                   26086 	.uleb128	2
                                  26087 
                                  26088 	.area .debug_frame (NOLOAD)
      006694 00 00                26089 	.dw	0
      006696 00 0E                26090 	.dw	Ldebug_CIE73_end-Ldebug_CIE73_start
      006698                      26091 Ldebug_CIE73_start:
      006698 FF FF                26092 	.dw	0xffff
      00669A FF FF                26093 	.dw	0xffff
      00669C 01                   26094 	.db	1
      00669D 00                   26095 	.db	0
      00669E 01                   26096 	.uleb128	1
      00669F 7F                   26097 	.sleb128	-1
      0066A0 09                   26098 	.db	9
      0066A1 0C                   26099 	.db	12
      0066A2 08                   26100 	.uleb128	8
      0066A3 02                   26101 	.uleb128	2
      0066A4 89                   26102 	.db	137
      0066A5 01                   26103 	.uleb128	1
      0066A6                      26104 Ldebug_CIE73_end:
      0066A6 00 00 01 94          26105 	.dw	0,404
      0066AA 00 00 66 94          26106 	.dw	0,(Ldebug_CIE73_start-4)
      0066AE 00 00 B0 0B          26107 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)	;initial loc
      0066B2 00 00 01 63          26108 	.dw	0,Sstm8s_tim1$TIM1_OC3Init$302-Sstm8s_tim1$TIM1_OC3Init$225
      0066B6 01                   26109 	.db	1
      0066B7 00 00 B0 0B          26110 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$225)
      0066BB 0E                   26111 	.db	14
      0066BC 02                   26112 	.uleb128	2
      0066BD 01                   26113 	.db	1
      0066BE 00 00 B0 0D          26114 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$226)
      0066C2 0E                   26115 	.db	14
      0066C3 05                   26116 	.uleb128	5
      0066C4 01                   26117 	.db	1
      0066C5 00 00 B0 1D          26118 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$228)
      0066C9 0E                   26119 	.db	14
      0066CA 05                   26120 	.uleb128	5
      0066CB 01                   26121 	.db	1
      0066CC 00 00 B0 26          26122 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$229)
      0066D0 0E                   26123 	.db	14
      0066D1 05                   26124 	.uleb128	5
      0066D2 01                   26125 	.db	1
      0066D3 00 00 B0 2F          26126 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$230)
      0066D7 0E                   26127 	.db	14
      0066D8 05                   26128 	.uleb128	5
      0066D9 01                   26129 	.db	1
      0066DA 00 00 B0 38          26130 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$231)
      0066DE 0E                   26131 	.db	14
      0066DF 05                   26132 	.uleb128	5
      0066E0 01                   26133 	.db	1
      0066E1 00 00 B0 41          26134 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$232)
      0066E5 0E                   26135 	.db	14
      0066E6 05                   26136 	.uleb128	5
      0066E7 01                   26137 	.db	1
      0066E8 00 00 B0 43          26138 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$233)
      0066EC 0E                   26139 	.db	14
      0066ED 06                   26140 	.uleb128	6
      0066EE 01                   26141 	.db	1
      0066EF 00 00 B0 45          26142 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$234)
      0066F3 0E                   26143 	.db	14
      0066F4 07                   26144 	.uleb128	7
      0066F5 01                   26145 	.db	1
      0066F6 00 00 B0 47          26146 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$235)
      0066FA 0E                   26147 	.db	14
      0066FB 09                   26148 	.uleb128	9
      0066FC 01                   26149 	.db	1
      0066FD 00 00 B0 49          26150 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$236)
      006701 0E                   26151 	.db	14
      006702 0A                   26152 	.uleb128	10
      006703 01                   26153 	.db	1
      006704 00 00 B0 4B          26154 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$237)
      006708 0E                   26155 	.db	14
      006709 0B                   26156 	.uleb128	11
      00670A 01                   26157 	.db	1
      00670B 00 00 B0 50          26158 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$238)
      00670F 0E                   26159 	.db	14
      006710 05                   26160 	.uleb128	5
      006711 01                   26161 	.db	1
      006712 00 00 B0 60          26162 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$240)
      006716 0E                   26163 	.db	14
      006717 05                   26164 	.uleb128	5
      006718 01                   26165 	.db	1
      006719 00 00 B0 62          26166 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$241)
      00671D 0E                   26167 	.db	14
      00671E 06                   26168 	.uleb128	6
      00671F 01                   26169 	.db	1
      006720 00 00 B0 64          26170 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$242)
      006724 0E                   26171 	.db	14
      006725 07                   26172 	.uleb128	7
      006726 01                   26173 	.db	1
      006727 00 00 B0 66          26174 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$243)
      00672B 0E                   26175 	.db	14
      00672C 09                   26176 	.uleb128	9
      00672D 01                   26177 	.db	1
      00672E 00 00 B0 68          26178 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$244)
      006732 0E                   26179 	.db	14
      006733 0A                   26180 	.uleb128	10
      006734 01                   26181 	.db	1
      006735 00 00 B0 6A          26182 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$245)
      006739 0E                   26183 	.db	14
      00673A 0B                   26184 	.uleb128	11
      00673B 01                   26185 	.db	1
      00673C 00 00 B0 6F          26186 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$246)
      006740 0E                   26187 	.db	14
      006741 05                   26188 	.uleb128	5
      006742 01                   26189 	.db	1
      006743 00 00 B0 7F          26190 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$248)
      006747 0E                   26191 	.db	14
      006748 05                   26192 	.uleb128	5
      006749 01                   26193 	.db	1
      00674A 00 00 B0 81          26194 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$249)
      00674E 0E                   26195 	.db	14
      00674F 06                   26196 	.uleb128	6
      006750 01                   26197 	.db	1
      006751 00 00 B0 83          26198 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$250)
      006755 0E                   26199 	.db	14
      006756 07                   26200 	.uleb128	7
      006757 01                   26201 	.db	1
      006758 00 00 B0 85          26202 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$251)
      00675C 0E                   26203 	.db	14
      00675D 09                   26204 	.uleb128	9
      00675E 01                   26205 	.db	1
      00675F 00 00 B0 87          26206 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$252)
      006763 0E                   26207 	.db	14
      006764 0A                   26208 	.uleb128	10
      006765 01                   26209 	.db	1
      006766 00 00 B0 89          26210 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$253)
      00676A 0E                   26211 	.db	14
      00676B 0B                   26212 	.uleb128	11
      00676C 01                   26213 	.db	1
      00676D 00 00 B0 8E          26214 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$254)
      006771 0E                   26215 	.db	14
      006772 05                   26216 	.uleb128	5
      006773 01                   26217 	.db	1
      006774 00 00 B0 9E          26218 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$256)
      006778 0E                   26219 	.db	14
      006779 05                   26220 	.uleb128	5
      00677A 01                   26221 	.db	1
      00677B 00 00 B0 A0          26222 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$257)
      00677F 0E                   26223 	.db	14
      006780 06                   26224 	.uleb128	6
      006781 01                   26225 	.db	1
      006782 00 00 B0 A2          26226 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$258)
      006786 0E                   26227 	.db	14
      006787 07                   26228 	.uleb128	7
      006788 01                   26229 	.db	1
      006789 00 00 B0 A4          26230 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$259)
      00678D 0E                   26231 	.db	14
      00678E 09                   26232 	.uleb128	9
      00678F 01                   26233 	.db	1
      006790 00 00 B0 A6          26234 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$260)
      006794 0E                   26235 	.db	14
      006795 0A                   26236 	.uleb128	10
      006796 01                   26237 	.db	1
      006797 00 00 B0 A8          26238 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$261)
      00679B 0E                   26239 	.db	14
      00679C 0B                   26240 	.uleb128	11
      00679D 01                   26241 	.db	1
      00679E 00 00 B0 AD          26242 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$262)
      0067A2 0E                   26243 	.db	14
      0067A3 05                   26244 	.uleb128	5
      0067A4 01                   26245 	.db	1
      0067A5 00 00 B0 BD          26246 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$264)
      0067A9 0E                   26247 	.db	14
      0067AA 05                   26248 	.uleb128	5
      0067AB 01                   26249 	.db	1
      0067AC 00 00 B0 BF          26250 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$265)
      0067B0 0E                   26251 	.db	14
      0067B1 06                   26252 	.uleb128	6
      0067B2 01                   26253 	.db	1
      0067B3 00 00 B0 C1          26254 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$266)
      0067B7 0E                   26255 	.db	14
      0067B8 07                   26256 	.uleb128	7
      0067B9 01                   26257 	.db	1
      0067BA 00 00 B0 C3          26258 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$267)
      0067BE 0E                   26259 	.db	14
      0067BF 09                   26260 	.uleb128	9
      0067C0 01                   26261 	.db	1
      0067C1 00 00 B0 C5          26262 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$268)
      0067C5 0E                   26263 	.db	14
      0067C6 0A                   26264 	.uleb128	10
      0067C7 01                   26265 	.db	1
      0067C8 00 00 B0 C7          26266 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$269)
      0067CC 0E                   26267 	.db	14
      0067CD 0B                   26268 	.uleb128	11
      0067CE 01                   26269 	.db	1
      0067CF 00 00 B0 CC          26270 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$270)
      0067D3 0E                   26271 	.db	14
      0067D4 05                   26272 	.uleb128	5
      0067D5 01                   26273 	.db	1
      0067D6 00 00 B0 D5          26274 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$272)
      0067DA 0E                   26275 	.db	14
      0067DB 05                   26276 	.uleb128	5
      0067DC 01                   26277 	.db	1
      0067DD 00 00 B0 DE          26278 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$273)
      0067E1 0E                   26279 	.db	14
      0067E2 06                   26280 	.uleb128	6
      0067E3 01                   26281 	.db	1
      0067E4 00 00 B0 E0          26282 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$274)
      0067E8 0E                   26283 	.db	14
      0067E9 07                   26284 	.uleb128	7
      0067EA 01                   26285 	.db	1
      0067EB 00 00 B0 E2          26286 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$275)
      0067EF 0E                   26287 	.db	14
      0067F0 09                   26288 	.uleb128	9
      0067F1 01                   26289 	.db	1
      0067F2 00 00 B0 E4          26290 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$276)
      0067F6 0E                   26291 	.db	14
      0067F7 0A                   26292 	.uleb128	10
      0067F8 01                   26293 	.db	1
      0067F9 00 00 B0 E6          26294 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$277)
      0067FD 0E                   26295 	.db	14
      0067FE 0B                   26296 	.uleb128	11
      0067FF 01                   26297 	.db	1
      006800 00 00 B0 EB          26298 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$278)
      006804 0E                   26299 	.db	14
      006805 05                   26300 	.uleb128	5
      006806 01                   26301 	.db	1
      006807 00 00 B0 F4          26302 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$280)
      00680B 0E                   26303 	.db	14
      00680C 05                   26304 	.uleb128	5
      00680D 01                   26305 	.db	1
      00680E 00 00 B0 FD          26306 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$281)
      006812 0E                   26307 	.db	14
      006813 06                   26308 	.uleb128	6
      006814 01                   26309 	.db	1
      006815 00 00 B0 FF          26310 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$282)
      006819 0E                   26311 	.db	14
      00681A 07                   26312 	.uleb128	7
      00681B 01                   26313 	.db	1
      00681C 00 00 B1 01          26314 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$283)
      006820 0E                   26315 	.db	14
      006821 09                   26316 	.uleb128	9
      006822 01                   26317 	.db	1
      006823 00 00 B1 03          26318 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$284)
      006827 0E                   26319 	.db	14
      006828 0A                   26320 	.uleb128	10
      006829 01                   26321 	.db	1
      00682A 00 00 B1 05          26322 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$285)
      00682E 0E                   26323 	.db	14
      00682F 0B                   26324 	.uleb128	11
      006830 01                   26325 	.db	1
      006831 00 00 B1 0A          26326 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$286)
      006835 0E                   26327 	.db	14
      006836 05                   26328 	.uleb128	5
      006837 01                   26329 	.db	1
      006838 00 00 B1 6D          26330 	.dw	0,(Sstm8s_tim1$TIM1_OC3Init$300)
      00683C 0E                   26331 	.db	14
      00683D 02                   26332 	.uleb128	2
                                  26333 
                                  26334 	.area .debug_frame (NOLOAD)
      00683E 00 00                26335 	.dw	0
      006840 00 0E                26336 	.dw	Ldebug_CIE74_end-Ldebug_CIE74_start
      006842                      26337 Ldebug_CIE74_start:
      006842 FF FF                26338 	.dw	0xffff
      006844 FF FF                26339 	.dw	0xffff
      006846 01                   26340 	.db	1
      006847 00                   26341 	.db	0
      006848 01                   26342 	.uleb128	1
      006849 7F                   26343 	.sleb128	-1
      00684A 09                   26344 	.db	9
      00684B 0C                   26345 	.db	12
      00684C 08                   26346 	.uleb128	8
      00684D 02                   26347 	.uleb128	2
      00684E 89                   26348 	.db	137
      00684F 01                   26349 	.uleb128	1
      006850                      26350 Ldebug_CIE74_end:
      006850 00 00 01 94          26351 	.dw	0,404
      006854 00 00 68 3E          26352 	.dw	0,(Ldebug_CIE74_start-4)
      006858 00 00 AE A8          26353 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)	;initial loc
      00685C 00 00 01 63          26354 	.dw	0,Sstm8s_tim1$TIM1_OC2Init$223-Sstm8s_tim1$TIM1_OC2Init$146
      006860 01                   26355 	.db	1
      006861 00 00 AE A8          26356 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$146)
      006865 0E                   26357 	.db	14
      006866 02                   26358 	.uleb128	2
      006867 01                   26359 	.db	1
      006868 00 00 AE AA          26360 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$147)
      00686C 0E                   26361 	.db	14
      00686D 05                   26362 	.uleb128	5
      00686E 01                   26363 	.db	1
      00686F 00 00 AE BA          26364 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$149)
      006873 0E                   26365 	.db	14
      006874 05                   26366 	.uleb128	5
      006875 01                   26367 	.db	1
      006876 00 00 AE C3          26368 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$150)
      00687A 0E                   26369 	.db	14
      00687B 05                   26370 	.uleb128	5
      00687C 01                   26371 	.db	1
      00687D 00 00 AE CC          26372 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$151)
      006881 0E                   26373 	.db	14
      006882 05                   26374 	.uleb128	5
      006883 01                   26375 	.db	1
      006884 00 00 AE D5          26376 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$152)
      006888 0E                   26377 	.db	14
      006889 05                   26378 	.uleb128	5
      00688A 01                   26379 	.db	1
      00688B 00 00 AE DE          26380 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$153)
      00688F 0E                   26381 	.db	14
      006890 05                   26382 	.uleb128	5
      006891 01                   26383 	.db	1
      006892 00 00 AE E0          26384 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$154)
      006896 0E                   26385 	.db	14
      006897 06                   26386 	.uleb128	6
      006898 01                   26387 	.db	1
      006899 00 00 AE E2          26388 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$155)
      00689D 0E                   26389 	.db	14
      00689E 08                   26390 	.uleb128	8
      00689F 01                   26391 	.db	1
      0068A0 00 00 AE E4          26392 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$156)
      0068A4 0E                   26393 	.db	14
      0068A5 09                   26394 	.uleb128	9
      0068A6 01                   26395 	.db	1
      0068A7 00 00 AE E6          26396 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$157)
      0068AB 0E                   26397 	.db	14
      0068AC 0A                   26398 	.uleb128	10
      0068AD 01                   26399 	.db	1
      0068AE 00 00 AE E8          26400 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$158)
      0068B2 0E                   26401 	.db	14
      0068B3 0B                   26402 	.uleb128	11
      0068B4 01                   26403 	.db	1
      0068B5 00 00 AE ED          26404 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$159)
      0068B9 0E                   26405 	.db	14
      0068BA 05                   26406 	.uleb128	5
      0068BB 01                   26407 	.db	1
      0068BC 00 00 AE FD          26408 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$161)
      0068C0 0E                   26409 	.db	14
      0068C1 05                   26410 	.uleb128	5
      0068C2 01                   26411 	.db	1
      0068C3 00 00 AE FF          26412 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$162)
      0068C7 0E                   26413 	.db	14
      0068C8 06                   26414 	.uleb128	6
      0068C9 01                   26415 	.db	1
      0068CA 00 00 AF 01          26416 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$163)
      0068CE 0E                   26417 	.db	14
      0068CF 08                   26418 	.uleb128	8
      0068D0 01                   26419 	.db	1
      0068D1 00 00 AF 03          26420 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$164)
      0068D5 0E                   26421 	.db	14
      0068D6 09                   26422 	.uleb128	9
      0068D7 01                   26423 	.db	1
      0068D8 00 00 AF 05          26424 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$165)
      0068DC 0E                   26425 	.db	14
      0068DD 0A                   26426 	.uleb128	10
      0068DE 01                   26427 	.db	1
      0068DF 00 00 AF 07          26428 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$166)
      0068E3 0E                   26429 	.db	14
      0068E4 0B                   26430 	.uleb128	11
      0068E5 01                   26431 	.db	1
      0068E6 00 00 AF 0C          26432 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$167)
      0068EA 0E                   26433 	.db	14
      0068EB 05                   26434 	.uleb128	5
      0068EC 01                   26435 	.db	1
      0068ED 00 00 AF 1C          26436 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$169)
      0068F1 0E                   26437 	.db	14
      0068F2 05                   26438 	.uleb128	5
      0068F3 01                   26439 	.db	1
      0068F4 00 00 AF 1E          26440 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$170)
      0068F8 0E                   26441 	.db	14
      0068F9 06                   26442 	.uleb128	6
      0068FA 01                   26443 	.db	1
      0068FB 00 00 AF 20          26444 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$171)
      0068FF 0E                   26445 	.db	14
      006900 08                   26446 	.uleb128	8
      006901 01                   26447 	.db	1
      006902 00 00 AF 22          26448 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$172)
      006906 0E                   26449 	.db	14
      006907 09                   26450 	.uleb128	9
      006908 01                   26451 	.db	1
      006909 00 00 AF 24          26452 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$173)
      00690D 0E                   26453 	.db	14
      00690E 0A                   26454 	.uleb128	10
      00690F 01                   26455 	.db	1
      006910 00 00 AF 26          26456 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$174)
      006914 0E                   26457 	.db	14
      006915 0B                   26458 	.uleb128	11
      006916 01                   26459 	.db	1
      006917 00 00 AF 2B          26460 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$175)
      00691B 0E                   26461 	.db	14
      00691C 05                   26462 	.uleb128	5
      00691D 01                   26463 	.db	1
      00691E 00 00 AF 3B          26464 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$177)
      006922 0E                   26465 	.db	14
      006923 05                   26466 	.uleb128	5
      006924 01                   26467 	.db	1
      006925 00 00 AF 3D          26468 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$178)
      006929 0E                   26469 	.db	14
      00692A 06                   26470 	.uleb128	6
      00692B 01                   26471 	.db	1
      00692C 00 00 AF 3F          26472 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$179)
      006930 0E                   26473 	.db	14
      006931 08                   26474 	.uleb128	8
      006932 01                   26475 	.db	1
      006933 00 00 AF 41          26476 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$180)
      006937 0E                   26477 	.db	14
      006938 09                   26478 	.uleb128	9
      006939 01                   26479 	.db	1
      00693A 00 00 AF 43          26480 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$181)
      00693E 0E                   26481 	.db	14
      00693F 0A                   26482 	.uleb128	10
      006940 01                   26483 	.db	1
      006941 00 00 AF 45          26484 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$182)
      006945 0E                   26485 	.db	14
      006946 0B                   26486 	.uleb128	11
      006947 01                   26487 	.db	1
      006948 00 00 AF 4A          26488 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$183)
      00694C 0E                   26489 	.db	14
      00694D 05                   26490 	.uleb128	5
      00694E 01                   26491 	.db	1
      00694F 00 00 AF 5A          26492 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$185)
      006953 0E                   26493 	.db	14
      006954 05                   26494 	.uleb128	5
      006955 01                   26495 	.db	1
      006956 00 00 AF 5C          26496 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$186)
      00695A 0E                   26497 	.db	14
      00695B 06                   26498 	.uleb128	6
      00695C 01                   26499 	.db	1
      00695D 00 00 AF 5E          26500 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$187)
      006961 0E                   26501 	.db	14
      006962 08                   26502 	.uleb128	8
      006963 01                   26503 	.db	1
      006964 00 00 AF 60          26504 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$188)
      006968 0E                   26505 	.db	14
      006969 09                   26506 	.uleb128	9
      00696A 01                   26507 	.db	1
      00696B 00 00 AF 62          26508 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$189)
      00696F 0E                   26509 	.db	14
      006970 0A                   26510 	.uleb128	10
      006971 01                   26511 	.db	1
      006972 00 00 AF 64          26512 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$190)
      006976 0E                   26513 	.db	14
      006977 0B                   26514 	.uleb128	11
      006978 01                   26515 	.db	1
      006979 00 00 AF 69          26516 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$191)
      00697D 0E                   26517 	.db	14
      00697E 05                   26518 	.uleb128	5
      00697F 01                   26519 	.db	1
      006980 00 00 AF 72          26520 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$193)
      006984 0E                   26521 	.db	14
      006985 05                   26522 	.uleb128	5
      006986 01                   26523 	.db	1
      006987 00 00 AF 7B          26524 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$194)
      00698B 0E                   26525 	.db	14
      00698C 06                   26526 	.uleb128	6
      00698D 01                   26527 	.db	1
      00698E 00 00 AF 7D          26528 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$195)
      006992 0E                   26529 	.db	14
      006993 08                   26530 	.uleb128	8
      006994 01                   26531 	.db	1
      006995 00 00 AF 7F          26532 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$196)
      006999 0E                   26533 	.db	14
      00699A 09                   26534 	.uleb128	9
      00699B 01                   26535 	.db	1
      00699C 00 00 AF 81          26536 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$197)
      0069A0 0E                   26537 	.db	14
      0069A1 0A                   26538 	.uleb128	10
      0069A2 01                   26539 	.db	1
      0069A3 00 00 AF 83          26540 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$198)
      0069A7 0E                   26541 	.db	14
      0069A8 0B                   26542 	.uleb128	11
      0069A9 01                   26543 	.db	1
      0069AA 00 00 AF 88          26544 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$199)
      0069AE 0E                   26545 	.db	14
      0069AF 05                   26546 	.uleb128	5
      0069B0 01                   26547 	.db	1
      0069B1 00 00 AF 91          26548 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$201)
      0069B5 0E                   26549 	.db	14
      0069B6 05                   26550 	.uleb128	5
      0069B7 01                   26551 	.db	1
      0069B8 00 00 AF 9A          26552 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$202)
      0069BC 0E                   26553 	.db	14
      0069BD 06                   26554 	.uleb128	6
      0069BE 01                   26555 	.db	1
      0069BF 00 00 AF 9C          26556 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$203)
      0069C3 0E                   26557 	.db	14
      0069C4 08                   26558 	.uleb128	8
      0069C5 01                   26559 	.db	1
      0069C6 00 00 AF 9E          26560 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$204)
      0069CA 0E                   26561 	.db	14
      0069CB 09                   26562 	.uleb128	9
      0069CC 01                   26563 	.db	1
      0069CD 00 00 AF A0          26564 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$205)
      0069D1 0E                   26565 	.db	14
      0069D2 0A                   26566 	.uleb128	10
      0069D3 01                   26567 	.db	1
      0069D4 00 00 AF A2          26568 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$206)
      0069D8 0E                   26569 	.db	14
      0069D9 0B                   26570 	.uleb128	11
      0069DA 01                   26571 	.db	1
      0069DB 00 00 AF A7          26572 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$207)
      0069DF 0E                   26573 	.db	14
      0069E0 05                   26574 	.uleb128	5
      0069E1 01                   26575 	.db	1
      0069E2 00 00 B0 0A          26576 	.dw	0,(Sstm8s_tim1$TIM1_OC2Init$221)
      0069E6 0E                   26577 	.db	14
      0069E7 02                   26578 	.uleb128	2
                                  26579 
                                  26580 	.area .debug_frame (NOLOAD)
      0069E8 00 00                26581 	.dw	0
      0069EA 00 0E                26582 	.dw	Ldebug_CIE75_end-Ldebug_CIE75_start
      0069EC                      26583 Ldebug_CIE75_start:
      0069EC FF FF                26584 	.dw	0xffff
      0069EE FF FF                26585 	.dw	0xffff
      0069F0 01                   26586 	.db	1
      0069F1 00                   26587 	.db	0
      0069F2 01                   26588 	.uleb128	1
      0069F3 7F                   26589 	.sleb128	-1
      0069F4 09                   26590 	.db	9
      0069F5 0C                   26591 	.db	12
      0069F6 08                   26592 	.uleb128	8
      0069F7 02                   26593 	.uleb128	2
      0069F8 89                   26594 	.db	137
      0069F9 01                   26595 	.uleb128	1
      0069FA                      26596 Ldebug_CIE75_end:
      0069FA 00 00 01 94          26597 	.dw	0,404
      0069FE 00 00 69 E8          26598 	.dw	0,(Ldebug_CIE75_start-4)
      006A02 00 00 AD 45          26599 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)	;initial loc
      006A06 00 00 01 63          26600 	.dw	0,Sstm8s_tim1$TIM1_OC1Init$144-Sstm8s_tim1$TIM1_OC1Init$67
      006A0A 01                   26601 	.db	1
      006A0B 00 00 AD 45          26602 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$67)
      006A0F 0E                   26603 	.db	14
      006A10 02                   26604 	.uleb128	2
      006A11 01                   26605 	.db	1
      006A12 00 00 AD 47          26606 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$68)
      006A16 0E                   26607 	.db	14
      006A17 05                   26608 	.uleb128	5
      006A18 01                   26609 	.db	1
      006A19 00 00 AD 57          26610 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$70)
      006A1D 0E                   26611 	.db	14
      006A1E 05                   26612 	.uleb128	5
      006A1F 01                   26613 	.db	1
      006A20 00 00 AD 60          26614 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$71)
      006A24 0E                   26615 	.db	14
      006A25 05                   26616 	.uleb128	5
      006A26 01                   26617 	.db	1
      006A27 00 00 AD 69          26618 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$72)
      006A2B 0E                   26619 	.db	14
      006A2C 05                   26620 	.uleb128	5
      006A2D 01                   26621 	.db	1
      006A2E 00 00 AD 72          26622 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$73)
      006A32 0E                   26623 	.db	14
      006A33 05                   26624 	.uleb128	5
      006A34 01                   26625 	.db	1
      006A35 00 00 AD 7B          26626 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$74)
      006A39 0E                   26627 	.db	14
      006A3A 05                   26628 	.uleb128	5
      006A3B 01                   26629 	.db	1
      006A3C 00 00 AD 7D          26630 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$75)
      006A40 0E                   26631 	.db	14
      006A41 06                   26632 	.uleb128	6
      006A42 01                   26633 	.db	1
      006A43 00 00 AD 7F          26634 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$76)
      006A47 0E                   26635 	.db	14
      006A48 08                   26636 	.uleb128	8
      006A49 01                   26637 	.db	1
      006A4A 00 00 AD 81          26638 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$77)
      006A4E 0E                   26639 	.db	14
      006A4F 09                   26640 	.uleb128	9
      006A50 01                   26641 	.db	1
      006A51 00 00 AD 83          26642 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$78)
      006A55 0E                   26643 	.db	14
      006A56 0A                   26644 	.uleb128	10
      006A57 01                   26645 	.db	1
      006A58 00 00 AD 85          26646 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$79)
      006A5C 0E                   26647 	.db	14
      006A5D 0B                   26648 	.uleb128	11
      006A5E 01                   26649 	.db	1
      006A5F 00 00 AD 8A          26650 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$80)
      006A63 0E                   26651 	.db	14
      006A64 05                   26652 	.uleb128	5
      006A65 01                   26653 	.db	1
      006A66 00 00 AD 9A          26654 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$82)
      006A6A 0E                   26655 	.db	14
      006A6B 05                   26656 	.uleb128	5
      006A6C 01                   26657 	.db	1
      006A6D 00 00 AD 9C          26658 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$83)
      006A71 0E                   26659 	.db	14
      006A72 06                   26660 	.uleb128	6
      006A73 01                   26661 	.db	1
      006A74 00 00 AD 9E          26662 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$84)
      006A78 0E                   26663 	.db	14
      006A79 08                   26664 	.uleb128	8
      006A7A 01                   26665 	.db	1
      006A7B 00 00 AD A0          26666 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$85)
      006A7F 0E                   26667 	.db	14
      006A80 09                   26668 	.uleb128	9
      006A81 01                   26669 	.db	1
      006A82 00 00 AD A2          26670 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$86)
      006A86 0E                   26671 	.db	14
      006A87 0A                   26672 	.uleb128	10
      006A88 01                   26673 	.db	1
      006A89 00 00 AD A4          26674 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$87)
      006A8D 0E                   26675 	.db	14
      006A8E 0B                   26676 	.uleb128	11
      006A8F 01                   26677 	.db	1
      006A90 00 00 AD A9          26678 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$88)
      006A94 0E                   26679 	.db	14
      006A95 05                   26680 	.uleb128	5
      006A96 01                   26681 	.db	1
      006A97 00 00 AD B9          26682 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$90)
      006A9B 0E                   26683 	.db	14
      006A9C 05                   26684 	.uleb128	5
      006A9D 01                   26685 	.db	1
      006A9E 00 00 AD BB          26686 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$91)
      006AA2 0E                   26687 	.db	14
      006AA3 06                   26688 	.uleb128	6
      006AA4 01                   26689 	.db	1
      006AA5 00 00 AD BD          26690 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$92)
      006AA9 0E                   26691 	.db	14
      006AAA 08                   26692 	.uleb128	8
      006AAB 01                   26693 	.db	1
      006AAC 00 00 AD BF          26694 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$93)
      006AB0 0E                   26695 	.db	14
      006AB1 09                   26696 	.uleb128	9
      006AB2 01                   26697 	.db	1
      006AB3 00 00 AD C1          26698 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$94)
      006AB7 0E                   26699 	.db	14
      006AB8 0A                   26700 	.uleb128	10
      006AB9 01                   26701 	.db	1
      006ABA 00 00 AD C3          26702 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$95)
      006ABE 0E                   26703 	.db	14
      006ABF 0B                   26704 	.uleb128	11
      006AC0 01                   26705 	.db	1
      006AC1 00 00 AD C8          26706 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$96)
      006AC5 0E                   26707 	.db	14
      006AC6 05                   26708 	.uleb128	5
      006AC7 01                   26709 	.db	1
      006AC8 00 00 AD D8          26710 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$98)
      006ACC 0E                   26711 	.db	14
      006ACD 05                   26712 	.uleb128	5
      006ACE 01                   26713 	.db	1
      006ACF 00 00 AD DA          26714 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$99)
      006AD3 0E                   26715 	.db	14
      006AD4 06                   26716 	.uleb128	6
      006AD5 01                   26717 	.db	1
      006AD6 00 00 AD DC          26718 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$100)
      006ADA 0E                   26719 	.db	14
      006ADB 08                   26720 	.uleb128	8
      006ADC 01                   26721 	.db	1
      006ADD 00 00 AD DE          26722 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$101)
      006AE1 0E                   26723 	.db	14
      006AE2 09                   26724 	.uleb128	9
      006AE3 01                   26725 	.db	1
      006AE4 00 00 AD E0          26726 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$102)
      006AE8 0E                   26727 	.db	14
      006AE9 0A                   26728 	.uleb128	10
      006AEA 01                   26729 	.db	1
      006AEB 00 00 AD E2          26730 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$103)
      006AEF 0E                   26731 	.db	14
      006AF0 0B                   26732 	.uleb128	11
      006AF1 01                   26733 	.db	1
      006AF2 00 00 AD E7          26734 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$104)
      006AF6 0E                   26735 	.db	14
      006AF7 05                   26736 	.uleb128	5
      006AF8 01                   26737 	.db	1
      006AF9 00 00 AD F7          26738 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$106)
      006AFD 0E                   26739 	.db	14
      006AFE 05                   26740 	.uleb128	5
      006AFF 01                   26741 	.db	1
      006B00 00 00 AD F9          26742 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$107)
      006B04 0E                   26743 	.db	14
      006B05 06                   26744 	.uleb128	6
      006B06 01                   26745 	.db	1
      006B07 00 00 AD FB          26746 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$108)
      006B0B 0E                   26747 	.db	14
      006B0C 08                   26748 	.uleb128	8
      006B0D 01                   26749 	.db	1
      006B0E 00 00 AD FD          26750 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$109)
      006B12 0E                   26751 	.db	14
      006B13 09                   26752 	.uleb128	9
      006B14 01                   26753 	.db	1
      006B15 00 00 AD FF          26754 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$110)
      006B19 0E                   26755 	.db	14
      006B1A 0A                   26756 	.uleb128	10
      006B1B 01                   26757 	.db	1
      006B1C 00 00 AE 01          26758 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$111)
      006B20 0E                   26759 	.db	14
      006B21 0B                   26760 	.uleb128	11
      006B22 01                   26761 	.db	1
      006B23 00 00 AE 06          26762 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$112)
      006B27 0E                   26763 	.db	14
      006B28 05                   26764 	.uleb128	5
      006B29 01                   26765 	.db	1
      006B2A 00 00 AE 0F          26766 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$114)
      006B2E 0E                   26767 	.db	14
      006B2F 05                   26768 	.uleb128	5
      006B30 01                   26769 	.db	1
      006B31 00 00 AE 18          26770 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$115)
      006B35 0E                   26771 	.db	14
      006B36 06                   26772 	.uleb128	6
      006B37 01                   26773 	.db	1
      006B38 00 00 AE 1A          26774 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$116)
      006B3C 0E                   26775 	.db	14
      006B3D 08                   26776 	.uleb128	8
      006B3E 01                   26777 	.db	1
      006B3F 00 00 AE 1C          26778 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$117)
      006B43 0E                   26779 	.db	14
      006B44 09                   26780 	.uleb128	9
      006B45 01                   26781 	.db	1
      006B46 00 00 AE 1E          26782 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$118)
      006B4A 0E                   26783 	.db	14
      006B4B 0A                   26784 	.uleb128	10
      006B4C 01                   26785 	.db	1
      006B4D 00 00 AE 20          26786 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$119)
      006B51 0E                   26787 	.db	14
      006B52 0B                   26788 	.uleb128	11
      006B53 01                   26789 	.db	1
      006B54 00 00 AE 25          26790 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$120)
      006B58 0E                   26791 	.db	14
      006B59 05                   26792 	.uleb128	5
      006B5A 01                   26793 	.db	1
      006B5B 00 00 AE 2E          26794 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$122)
      006B5F 0E                   26795 	.db	14
      006B60 05                   26796 	.uleb128	5
      006B61 01                   26797 	.db	1
      006B62 00 00 AE 37          26798 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$123)
      006B66 0E                   26799 	.db	14
      006B67 06                   26800 	.uleb128	6
      006B68 01                   26801 	.db	1
      006B69 00 00 AE 39          26802 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$124)
      006B6D 0E                   26803 	.db	14
      006B6E 08                   26804 	.uleb128	8
      006B6F 01                   26805 	.db	1
      006B70 00 00 AE 3B          26806 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$125)
      006B74 0E                   26807 	.db	14
      006B75 09                   26808 	.uleb128	9
      006B76 01                   26809 	.db	1
      006B77 00 00 AE 3D          26810 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$126)
      006B7B 0E                   26811 	.db	14
      006B7C 0A                   26812 	.uleb128	10
      006B7D 01                   26813 	.db	1
      006B7E 00 00 AE 3F          26814 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$127)
      006B82 0E                   26815 	.db	14
      006B83 0B                   26816 	.uleb128	11
      006B84 01                   26817 	.db	1
      006B85 00 00 AE 44          26818 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$128)
      006B89 0E                   26819 	.db	14
      006B8A 05                   26820 	.uleb128	5
      006B8B 01                   26821 	.db	1
      006B8C 00 00 AE A7          26822 	.dw	0,(Sstm8s_tim1$TIM1_OC1Init$142)
      006B90 0E                   26823 	.db	14
      006B91 02                   26824 	.uleb128	2
                                  26825 
                                  26826 	.area .debug_frame (NOLOAD)
      006B92 00 00                26827 	.dw	0
      006B94 00 0E                26828 	.dw	Ldebug_CIE76_end-Ldebug_CIE76_start
      006B96                      26829 Ldebug_CIE76_start:
      006B96 FF FF                26830 	.dw	0xffff
      006B98 FF FF                26831 	.dw	0xffff
      006B9A 01                   26832 	.db	1
      006B9B 00                   26833 	.db	0
      006B9C 01                   26834 	.uleb128	1
      006B9D 7F                   26835 	.sleb128	-1
      006B9E 09                   26836 	.db	9
      006B9F 0C                   26837 	.db	12
      006BA0 08                   26838 	.uleb128	8
      006BA1 02                   26839 	.uleb128	2
      006BA2 89                   26840 	.db	137
      006BA3 01                   26841 	.uleb128	1
      006BA4                      26842 Ldebug_CIE76_end:
      006BA4 00 00 00 59          26843 	.dw	0,89
      006BA8 00 00 6B 92          26844 	.dw	0,(Ldebug_CIE76_start-4)
      006BAC 00 00 AC E4          26845 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)	;initial loc
      006BB0 00 00 00 61          26846 	.dw	0,Sstm8s_tim1$TIM1_TimeBaseInit$65-Sstm8s_tim1$TIM1_TimeBaseInit$44
      006BB4 01                   26847 	.db	1
      006BB5 00 00 AC E4          26848 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$44)
      006BB9 0E                   26849 	.db	14
      006BBA 02                   26850 	.uleb128	2
      006BBB 01                   26851 	.db	1
      006BBC 00 00 AC F4          26852 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$46)
      006BC0 0E                   26853 	.db	14
      006BC1 02                   26854 	.uleb128	2
      006BC2 01                   26855 	.db	1
      006BC3 00 00 AC FD          26856 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$47)
      006BC7 0E                   26857 	.db	14
      006BC8 02                   26858 	.uleb128	2
      006BC9 01                   26859 	.db	1
      006BCA 00 00 AD 06          26860 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$48)
      006BCE 0E                   26861 	.db	14
      006BCF 02                   26862 	.uleb128	2
      006BD0 01                   26863 	.db	1
      006BD1 00 00 AD 0F          26864 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$49)
      006BD5 0E                   26865 	.db	14
      006BD6 02                   26866 	.uleb128	2
      006BD7 01                   26867 	.db	1
      006BD8 00 00 AD 11          26868 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$50)
      006BDC 0E                   26869 	.db	14
      006BDD 03                   26870 	.uleb128	3
      006BDE 01                   26871 	.db	1
      006BDF 00 00 AD 13          26872 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$51)
      006BE3 0E                   26873 	.db	14
      006BE4 05                   26874 	.uleb128	5
      006BE5 01                   26875 	.db	1
      006BE6 00 00 AD 15          26876 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$52)
      006BEA 0E                   26877 	.db	14
      006BEB 06                   26878 	.uleb128	6
      006BEC 01                   26879 	.db	1
      006BED 00 00 AD 17          26880 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$53)
      006BF1 0E                   26881 	.db	14
      006BF2 07                   26882 	.uleb128	7
      006BF3 01                   26883 	.db	1
      006BF4 00 00 AD 19          26884 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$54)
      006BF8 0E                   26885 	.db	14
      006BF9 08                   26886 	.uleb128	8
      006BFA 01                   26887 	.db	1
      006BFB 00 00 AD 1E          26888 	.dw	0,(Sstm8s_tim1$TIM1_TimeBaseInit$55)
      006BFF 0E                   26889 	.db	14
      006C00 02                   26890 	.uleb128	2
                                  26891 
                                  26892 	.area .debug_frame (NOLOAD)
      006C01 00 00                26893 	.dw	0
      006C03 00 0E                26894 	.dw	Ldebug_CIE77_end-Ldebug_CIE77_start
      006C05                      26895 Ldebug_CIE77_start:
      006C05 FF FF                26896 	.dw	0xffff
      006C07 FF FF                26897 	.dw	0xffff
      006C09 01                   26898 	.db	1
      006C0A 00                   26899 	.db	0
      006C0B 01                   26900 	.uleb128	1
      006C0C 7F                   26901 	.sleb128	-1
      006C0D 09                   26902 	.db	9
      006C0E 0C                   26903 	.db	12
      006C0F 08                   26904 	.uleb128	8
      006C10 02                   26905 	.uleb128	2
      006C11 89                   26906 	.db	137
      006C12 01                   26907 	.uleb128	1
      006C13                      26908 Ldebug_CIE77_end:
      006C13 00 00 00 13          26909 	.dw	0,19
      006C17 00 00 6C 01          26910 	.dw	0,(Ldebug_CIE77_start-4)
      006C1B 00 00 AC 4B          26911 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)	;initial loc
      006C1F 00 00 00 99          26912 	.dw	0,Sstm8s_tim1$TIM1_DeInit$42-Sstm8s_tim1$TIM1_DeInit$1
      006C23 01                   26913 	.db	1
      006C24 00 00 AC 4B          26914 	.dw	0,(Sstm8s_tim1$TIM1_DeInit$1)
      006C28 0E                   26915 	.db	14
      006C29 02                   26916 	.uleb128	2
