{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@170:180@HdlIdDef", "reg [5:0] mem_op_cnt_reg;\nreg [5:0] mem_op_cnt_reg_next;\nreg [2047:0] mem_in_addr_reg;\nreg [2047:0] mem_in_addr_reg_next;\nreg [6:0] mem_op_cnter;\nreg [6:0] mem_op_cnter_next;\n\nreg gm_or_lds_reg;\nreg gm_or_lds_reg_next;\n\nreg [1:0] gpr_op_depth_reg;\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@165:175", "reg [3:0] lsu_state;\nreg [3:0] lsu_state_next;\nreg lsu_rd_wr; // 0 for read, 1 for write\nreg lsu_rd_wr_next;\n\nreg [5:0] mem_op_cnt_reg;\nreg [5:0] mem_op_cnt_reg_next;\nreg [2047:0] mem_in_addr_reg;\nreg [2047:0] mem_in_addr_reg_next;\nreg [6:0] mem_op_cnter;\nreg [6:0] mem_op_cnter_next;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@168:178", "reg lsu_rd_wr_next;\n\nreg [5:0] mem_op_cnt_reg;\nreg [5:0] mem_op_cnt_reg_next;\nreg [2047:0] mem_in_addr_reg;\nreg [2047:0] mem_in_addr_reg_next;\nreg [6:0] mem_op_cnter;\nreg [6:0] mem_op_cnter_next;\n\nreg gm_or_lds_reg;\nreg gm_or_lds_reg_next;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@163:173", "reg [31:0] current_pc_next;\n\nreg [3:0] lsu_state;\nreg [3:0] lsu_state_next;\nreg lsu_rd_wr; // 0 for read, 1 for write\nreg lsu_rd_wr_next;\n\nreg [5:0] mem_op_cnt_reg;\nreg [5:0] mem_op_cnt_reg_next;\nreg [2047:0] mem_in_addr_reg;\nreg [2047:0] mem_in_addr_reg_next;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@166:176", "reg [3:0] lsu_state_next;\nreg lsu_rd_wr; // 0 for read, 1 for write\nreg lsu_rd_wr_next;\n\nreg [5:0] mem_op_cnt_reg;\nreg [5:0] mem_op_cnt_reg_next;\nreg [2047:0] mem_in_addr_reg;\nreg [2047:0] mem_in_addr_reg_next;\nreg [6:0] mem_op_cnter;\nreg [6:0] mem_op_cnter_next;\n\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@172:182", "reg [2047:0] mem_in_addr_reg;\nreg [2047:0] mem_in_addr_reg_next;\nreg [6:0] mem_op_cnter;\nreg [6:0] mem_op_cnter_next;\n\nreg gm_or_lds_reg;\nreg gm_or_lds_reg_next;\n\nreg [1:0] gpr_op_depth_reg;\nreg [1:0] gpr_op_depth_next;\nreg [1:0] gpr_op_depth_cntr;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@169:179", "\nreg [5:0] mem_op_cnt_reg;\nreg [5:0] mem_op_cnt_reg_next;\nreg [2047:0] mem_in_addr_reg;\nreg [2047:0] mem_in_addr_reg_next;\nreg [6:0] mem_op_cnter;\nreg [6:0] mem_op_cnter_next;\n\nreg gm_or_lds_reg;\nreg gm_or_lds_reg_next;\n\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@173:183", "reg [2047:0] mem_in_addr_reg_next;\nreg [6:0] mem_op_cnter;\nreg [6:0] mem_op_cnter_next;\n\nreg gm_or_lds_reg;\nreg gm_or_lds_reg_next;\n\nreg [1:0] gpr_op_depth_reg;\nreg [1:0] gpr_op_depth_next;\nreg [1:0] gpr_op_depth_cntr;\nreg [1:0] gpr_op_depth_cntr_next;\n"], ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@167:177", "reg lsu_rd_wr; // 0 for read, 1 for write\nreg lsu_rd_wr_next;\n\nreg [5:0] mem_op_cnt_reg;\nreg [5:0] mem_op_cnt_reg_next;\nreg [2047:0] mem_in_addr_reg;\nreg [2047:0] mem_in_addr_reg_next;\nreg [6:0] mem_op_cnter;\nreg [6:0] mem_op_cnter_next;\n\nreg gm_or_lds_reg;\n"]], "Diff Content": {"Delete": [], "Add": [[175, "reg [2047:0] tracemon_mem_addr_reg;\n"], [175, "reg [2047:0] tracemon_mem_addr_reg_next;\n"]]}}