// Seed: 1139256267
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_7;
  always @(posedge id_4 * 1 or 1)
    if (id_3) id_7 <= id_3 - "";
    else id_4 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8 = id_4;
  module_0(
      id_3, id_7, id_5, id_6, id_7, id_5
  );
  always
    if ({id_5{1}}) begin
      id_1 <= 1;
    end else id_1 <= id_6;
endmodule
