// Seed: 3553639669
module module_0 (
    output wire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    output wire id_5,
    input tri0 id_6,
    output tri id_7
);
  assign id_3 = id_4;
  final
    if (1) begin : LABEL_0
      id_0 = 1'h0;
    end
  tri id_9;
  assign id_5 = 1;
  assign id_9 = id_1;
  id_10(
      .id_0(1)
  );
  assign id_5 = id_4;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output wand id_2,
    input supply1 id_3
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_1 = id_3;
  assign id_1 = 1;
endmodule
