#-----------------------------------------------------------
# Vivado v2023.2.1 (64-bit)
# SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
# IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
# SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
# Start of session at: Fri Mar  8 15:29:29 2024
# Process ID: 3228
# Current directory: D:/verilog_practice/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27948 D:\verilog_practice\project_3\project_3.xpr
# Log file: D:/verilog_practice/project_3/vivado.log
# Journal file: D:/verilog_practice/project_3\vivado.jou
# Running On: LAPTOP-D2TRK901, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33719 MB
#-----------------------------------------------------------
start_gui
open_project D:/verilog_practice/project_3/project_3.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.219 ; gain = 401.496
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
copy_ip -name line_bram_1 -dir d:/verilog_practice/project_3/project_3.srcs/sources_1/ip [get_ips  line_bram]
update_compile_order -fileset sources_1
copy_ip -name line_bram_2 -dir d:/verilog_practice/project_3/project_3.srcs/sources_1/ip [get_ips  line_bram_1]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
launch_runs synth_1 -jobs 8
[Fri Mar  8 16:33:33 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'line_bram_2'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: line_bram_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6b47d2cb45b2ad22 to dir: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/verilog_practice/project_3/project_3.cache/ip/2023.2.1/6/b/6b47d2cb45b2ad22/line_bram.dcp to d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2/line_bram_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2/line_bram_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/verilog_practice/project_3/project_3.cache/ip/2023.2.1/6/b/6b47d2cb45b2ad22/line_bram_sim_netlist.v to d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2/line_bram_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2/line_bram_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/verilog_practice/project_3/project_3.cache/ip/2023.2.1/6/b/6b47d2cb45b2ad22/line_bram_sim_netlist.vhdl to d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2/line_bram_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2/line_bram_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/verilog_practice/project_3/project_3.cache/ip/2023.2.1/6/b/6b47d2cb45b2ad22/line_bram_stub.v to d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2/line_bram_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2/line_bram_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/verilog_practice/project_3/project_3.cache/ip/2023.2.1/6/b/6b47d2cb45b2ad22/line_bram_stub.vhdl to d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2/line_bram_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_2/line_bram_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP line_bram_2, cache-ID = 6b47d2cb45b2ad22; cache size = 1.830 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_2/line_bram_2.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'line_bram_1'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: line_bram_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6b47d2cb45b2ad22 to dir: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/verilog_practice/project_3/project_3.cache/ip/2023.2.1/6/b/6b47d2cb45b2ad22/line_bram.dcp to d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1/line_bram_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1/line_bram_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/verilog_practice/project_3/project_3.cache/ip/2023.2.1/6/b/6b47d2cb45b2ad22/line_bram_sim_netlist.v to d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1/line_bram_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1/line_bram_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/verilog_practice/project_3/project_3.cache/ip/2023.2.1/6/b/6b47d2cb45b2ad22/line_bram_sim_netlist.vhdl to d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1/line_bram_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1/line_bram_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/verilog_practice/project_3/project_3.cache/ip/2023.2.1/6/b/6b47d2cb45b2ad22/line_bram_stub.v to d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1/line_bram_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1/line_bram_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/verilog_practice/project_3/project_3.cache/ip/2023.2.1/6/b/6b47d2cb45b2ad22/line_bram_stub.vhdl to d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1/line_bram_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/verilog_practice/project_3/project_3.gen/sources_1/ip/line_bram_1/line_bram_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP line_bram_1, cache-ID = 6b47d2cb45b2ad22; cache size = 1.830 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_1/line_bram_1.xci' is already up-to-date
[Fri Mar  8 16:36:30 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_2/line_bram_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_1/line_bram_1.xci' is already up-to-date
[Fri Mar  8 16:39:20 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_2/line_bram_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_1/line_bram_1.xci' is already up-to-date
[Fri Mar  8 16:41:24 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1666.449 ; gain = 3.652
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2109.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2203.527 ; gain = 0.516
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2773.992 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2773.992 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2773.992 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.992 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2773.992 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2773.992 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2773.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2928.309 ; gain = 1203.996
close [ open D:/verilog_practice/project_3/project_3.srcs/sources_1/new/color_to_gray.v w ]
add_files D:/verilog_practice/project_3/project_3.srcs/sources_1/new/color_to_gray.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
launch_runs synth_1 -jobs 8
[Fri Mar  8 16:54:35 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Mar  8 16:55:56 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 16:57:41 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2987.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2987.867 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2987.867 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2987.867 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2987.867 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2987.867 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2987.867 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2987.867 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2987.867 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 17:20:50 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 17:20:50 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2987.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2987.867 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2987.867 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2987.867 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2987.867 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.867 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2987.867 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2987.867 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2987.867 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 17:28:10 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 17:39:33 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 17:39:33 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
update_compile_order -fileset sources_1
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 17:50:37 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 17:50:37 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
open_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 17:58:56 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
close_design
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-39] 'close_design' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_2/line_bram_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_1/line_bram_1.xci' is already up-to-date
[Fri Mar  8 18:02:27 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 18:02:27 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_2/line_bram_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_1/line_bram_1.xci' is already up-to-date
[Fri Mar  8 18:06:12 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 18:06:12 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 18:17:12 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 18:17:12 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 18:20:34 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 18:20:34 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Labtools 27-2058] connect_hw_server command cancelled.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2987.867 ; gain = 0.000
INFO: [Common 17-344] 'connect_hw_server' was cancelled
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_2/line_bram_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_1/line_bram_1.xci' is already up-to-date
[Fri Mar  8 19:25:09 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 19:25:09 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2987.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2987.867 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2987.867 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2987.867 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2987.867 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.867 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2987.867 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2987.867 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2987.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2987.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Operating_Mode_A {READ_FIRST} [get_ips line_bram]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
generate_target all [get_files  D:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram/line_bram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'line_bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'line_bram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'line_bram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'line_bram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'line_bram'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
catch { config_ip_cache -export [get_ips -all line_bram] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: line_bram
export_ip_user_files -of_objects [get_files D:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram/line_bram.xci] -no_script -sync -force -quiet
reset_run line_bram_synth_1
launch_runs line_bram_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: line_bram
[Fri Mar  8 19:37:35 2024] Launched line_bram_synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/line_bram_synth_1/runme.log
export_simulation -of_objects [get_files D:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram/line_bram.xci] -directory D:/verilog_practice/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_practice/project_3/project_3.ip_user_files -ipstatic_source_dir D:/verilog_practice/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_practice/project_3/project_3.cache/compile_simlib/modelsim} {questa=D:/verilog_practice/project_3/project_3.cache/compile_simlib/questa} {riviera=D:/verilog_practice/project_3/project_3.cache/compile_simlib/riviera} {activehdl=D:/verilog_practice/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Operating_Mode_A {READ_FIRST} [get_ips line_bram_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
set_property CONFIG.Operating_Mode_A {WRITE_FIRST} [get_ips line_bram]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
generate_target all [get_files  D:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram/line_bram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'line_bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'line_bram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'line_bram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'line_bram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'line_bram'...
catch { config_ip_cache -export [get_ips -all line_bram] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: line_bram
export_ip_user_files -of_objects [get_files D:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram/line_bram.xci] -no_script -sync -force -quiet
reset_run line_bram_synth_1
launch_runs line_bram_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: line_bram
[Fri Mar  8 19:38:45 2024] Launched line_bram_synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/line_bram_synth_1/runme.log
export_simulation -of_objects [get_files D:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram/line_bram.xci] -directory D:/verilog_practice/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_practice/project_3/project_3.ip_user_files -ipstatic_source_dir D:/verilog_practice/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_practice/project_3/project_3.cache/compile_simlib/modelsim} {questa=D:/verilog_practice/project_3/project_3.cache/compile_simlib/questa} {riviera=D:/verilog_practice/project_3/project_3.cache/compile_simlib/riviera} {activehdl=D:/verilog_practice/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Operating_Mode_A {WRITE_FIRST} [get_ips line_bram_1]
generate_target all [get_files  d:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_1/line_bram_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'line_bram_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'line_bram_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'line_bram_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'line_bram_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'line_bram_1'...
catch { config_ip_cache -export [get_ips -all line_bram_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: line_bram_1
export_ip_user_files -of_objects [get_files d:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_1/line_bram_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_1/line_bram_1.xci]
launch_runs line_bram_1_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: line_bram_1
[Fri Mar  8 19:39:01 2024] Launched line_bram_1_synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/line_bram_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_1/line_bram_1.xci] -directory D:/verilog_practice/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_practice/project_3/project_3.ip_user_files -ipstatic_source_dir D:/verilog_practice/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_practice/project_3/project_3.cache/compile_simlib/modelsim} {questa=D:/verilog_practice/project_3/project_3.cache/compile_simlib/questa} {riviera=D:/verilog_practice/project_3/project_3.cache/compile_simlib/riviera} {activehdl=D:/verilog_practice/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Operating_Mode_A {WRITE_FIRST} [get_ips line_bram_2]
generate_target all [get_files  d:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_2/line_bram_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'line_bram_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'line_bram_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'line_bram_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'line_bram_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'line_bram_2'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
catch { config_ip_cache -export [get_ips -all line_bram_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: line_bram_2
export_ip_user_files -of_objects [get_files d:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_2/line_bram_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_2/line_bram_2.xci]
launch_runs line_bram_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: line_bram_2
[Fri Mar  8 19:39:12 2024] Launched line_bram_2_synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/line_bram_2_synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
export_simulation -of_objects [get_files d:/verilog_practice/project_3/project_3.srcs/sources_1/ip/line_bram_2/line_bram_2.xci] -directory D:/verilog_practice/project_3/project_3.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_practice/project_3/project_3.ip_user_files -ipstatic_source_dir D:/verilog_practice/project_3/project_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_practice/project_3/project_3.cache/compile_simlib/modelsim} {questa=D:/verilog_practice/project_3/project_3.cache/compile_simlib/questa} {riviera=D:/verilog_practice/project_3/project_3.cache/compile_simlib/riviera} {activehdl=D:/verilog_practice/project_3/project_3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 19:41:22 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 19:41:22 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3040.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3040.656 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3040.656 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3040.656 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3040.656 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3040.656 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3040.656 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 3040.656 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 3040.656 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3040.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 20:09:12 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 20:09:12 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3042.352 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 20:18:37 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 20:18:37 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3043.160 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3043.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3043.160 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3043.160 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3043.160 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3043.160 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.160 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3043.160 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 3043.160 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 3043.160 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3043.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 20:25:23 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 20:25:23 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3065.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3065.129 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3065.129 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3065.129 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3065.129 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.129 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3065.129 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 3065.129 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 3065.129 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3065.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 20:35:33 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 20:35:33 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4091.922 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/verilog_practice/project_3/project_3.srcs/utils_1/imports/synth_1/camera_vga_display_top.dcp with file D:/verilog_practice/project_3/project_3.runs/synth_1/camera_vga_display_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar  8 20:39:14 2024] Launched synth_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/synth_1/runme.log
[Fri Mar  8 20:39:14 2024] Launched impl_1...
Run output will be captured here: D:/verilog_practice/project_3/project_3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\ov7670_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2.1
  **** Build date : Dec 14 2023 at 13:42:59
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4091.922 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB4709A
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/verilog_practice/project_3/project_3.runs/impl_1/camera_vga_display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\camera_vga_display_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\imports\ov7670_vga_display-main_原理\vga_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\verilog_practice\project_3\project_3.srcs\sources_1\new\color_to_gray.v:]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 20:56:05 2024...
