(S (NP (DT This) (NN paper)) (VP (NNS details) (NP (NP (NNP Implementation)) (PP (IN of) (NP (DT the) (NNP Encryption) (NN algorithm) (NNP AES))) (PP (IN under) (NP (NNP VHDL) (NN language))) (PP (IN In) (NP (NNP FPGA))) (PP (IN by) (S (VP (VBG using) (NP (NP (JJ different) (NN architecture)) (PP (IN of) (NP (NN mixcolumn))))))))) (. .))
(S (NP (PRP We)) (ADVP (RB then)) (VP (VB review) (SBAR (S (NP (DT this) (NN research)) (VP (VBZ investigates) (NP (NP (NP (DT the) (NNP AES) (NN algorithm)) (PP (IN in) (NP (NNP FPGA)))) (CC and) (NP (NP (DT the) (NNP Very) (NNP High) (NNP Speed) (NNP Integrated) (NNP Circuit) (NNP Hardware) (NNP Description) (NN language)) (PRN (-LRB- -LRB-) (NP (NNP VHDL)) (-RRB- -RRB-)))))))) (. .))
(S (NP (NNP Altera) (NNP Quartus) (NNP II) (NN software)) (VP (VBZ is) (VP (VBN used) (PP (IN for) (NP (NP (NN simulation) (CC and) (NN optimization)) (PP (IN of) (NP (DT the) (JJ synthesizable) (NNP VHDL) (NN code))))))) (. .))
(S (NP (NP (DT The) (NN set)) (PP (IN of) (NP (NP (NNS transformations)) (PP (IN of) (NP (DT both) (NNP Encryptions) (CC and) (NN decryption)))))) (VP (VBP are) (VP (VBN simulated) (S (VP (VBG using) (NP (DT an) (JJ iterative) (NN design) (NN approach)))) (SBAR (IN in) (NN order) (S (VP (TO to) (VP (VB optimize) (NP (DT the) (NN hardware) (NN consumption)))))))) (. .))
(S (NP (NNP Altera) (NNP Cyclone) (NNP III) (NNP Family) (NNS devices)) (VP (VBP are) (VP (JJ utilized) (PP (IN for) (NP (NN hardware) (NN evaluation))))) (. .))
