{
  "module_name": "lpassaudiocc-sc7280.c",
  "hash_id": "413c9a78edd655d32693b83d94c8db894147ce50c6706751e72a177efce129a0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/lpassaudiocc-sc7280.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pm_clock.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,lpass-sc7280.h>\n#include <dt-bindings/clock/qcom,lpassaudiocc-sc7280.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_LPASS_AON_CC_PLL_OUT_EVEN,\n\tP_LPASS_AON_CC_PLL_OUT_MAIN,\n\tP_LPASS_AON_CC_PLL_OUT_MAIN_CDIV_DIV_CLK_SRC,\n\tP_LPASS_AON_CC_PLL_OUT_ODD,\n\tP_LPASS_AUDIO_CC_PLL_OUT_AUX,\n\tP_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC,\n\tP_LPASS_AUDIO_CC_PLL_MAIN_DIV_CLK,\n};\n\nstatic const struct pll_vco zonda_vco[] = {\n\t{ 595200000UL, 3600000000UL, 0 },\n};\n\nstatic struct clk_branch lpass_q6ss_ahbm_clk = {\n\t.halt_reg = 0x901c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x901c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t\t.name = \"lpass_q6ss_ahbm_clk\",\n\t\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_q6ss_ahbs_clk = {\n\t.halt_reg = 0x9020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x9020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"lpass_q6ss_ahbs_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\n \nstatic const struct alpha_pll_config lpass_audio_cc_pll_config = {\n\t.l = 0x3a,\n\t.alpha = 0xcccc,\n\t.config_ctl_val = 0x08200920,\n\t.config_ctl_hi_val = 0x05002001,\n\t.config_ctl_hi1_val = 0x00000000,\n\t.user_ctl_val = 0x03000101,\n};\n\nstatic struct clk_alpha_pll lpass_audio_cc_pll = {\n\t.offset = 0x0,\n\t.vco_table = zonda_vco,\n\t.num_vco = ARRAY_SIZE(zonda_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_ZONDA],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_audio_cc_pll\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = 0,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_zonda_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_lpass_audio_cc_pll_out_aux2[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv lpass_audio_cc_pll_out_aux2 = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_lpass_audio_cc_pll_out_aux2,\n\t.num_post_div = ARRAY_SIZE(post_div_table_lpass_audio_cc_pll_out_aux2),\n\t.width = 2,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_ZONDA],\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_audio_cc_pll_out_aux2\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&lpass_audio_cc_pll.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_zonda_ops,\n\t},\n};\n\nstatic const struct pll_vco lucid_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\n \nstatic const struct alpha_pll_config lpass_aon_cc_pll_config = {\n\t.l = 0x20,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x329A299C,\n\t.user_ctl_val = 0x00005100,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll lpass_aon_cc_pll = {\n\t.offset = 0x0,\n\t.vco_table = lucid_vco,\n\t.num_vco = ARRAY_SIZE(lucid_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_aon_cc_pll\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = 0,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_lpass_aon_cc_pll_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv lpass_aon_cc_pll_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_lpass_aon_cc_pll_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_lpass_aon_cc_pll_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_aon_cc_pll_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&lpass_aon_cc_pll.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_ops,\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_lpass_aon_cc_pll_out_odd[] = {\n\t{ 0x5, 5 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv lpass_aon_cc_pll_out_odd = {\n\t.offset = 0x0,\n\t.post_div_shift = 12,\n\t.post_div_table = post_div_table_lpass_aon_cc_pll_out_odd,\n\t.num_post_div = ARRAY_SIZE(post_div_table_lpass_aon_cc_pll_out_odd),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_aon_cc_pll_out_odd\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&lpass_aon_cc_pll.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_ops,\n\t},\n};\n\nstatic const struct parent_map lpass_audio_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_LPASS_AUDIO_CC_PLL_OUT_AUX, 3 },\n\t{ P_LPASS_AON_CC_PLL_OUT_ODD, 5 },\n\t{ P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 6 },\n};\n\nstatic struct clk_regmap_div lpass_audio_cc_pll_out_aux2_div_clk_src;\nstatic struct clk_regmap_div lpass_audio_cc_pll_out_main_div_clk_src;\n\nstatic const struct clk_parent_data lpass_audio_cc_parent_data_0[] = {\n\t{ .index = 0 },\n\t{ .hw = &lpass_audio_cc_pll.clkr.hw },\n\t{ .hw = &lpass_aon_cc_pll_out_odd.clkr.hw },\n\t{ .hw = &lpass_audio_cc_pll_out_aux2_div_clk_src.clkr.hw },\n};\n\nstatic const struct parent_map lpass_aon_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_LPASS_AON_CC_PLL_OUT_EVEN, 4 },\n};\n\nstatic const struct clk_parent_data lpass_aon_cc_parent_data_0[] = {\n\t{ .index = 0 },\n\t{ .hw = &lpass_aon_cc_pll_out_even.clkr.hw },\n};\n\nstatic const struct parent_map lpass_aon_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_LPASS_AON_CC_PLL_OUT_ODD, 1 },\n\t{ P_LPASS_AUDIO_CC_PLL_MAIN_DIV_CLK, 6 },\n};\n\nstatic const struct clk_parent_data lpass_aon_cc_parent_data_1[] = {\n\t{ .index = 0 },\n\t{ .hw = &lpass_aon_cc_pll_out_odd.clkr.hw },\n\t{ .hw = &lpass_audio_cc_pll_out_main_div_clk_src.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_lpass_aon_cc_main_rcg_clk_src[] = {\n\tF(38400000, P_LPASS_AON_CC_PLL_OUT_EVEN, 8, 0, 0),\n\tF(76800000, P_LPASS_AON_CC_PLL_OUT_EVEN, 4, 0, 0),\n\tF(153600000, P_LPASS_AON_CC_PLL_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 lpass_aon_cc_main_rcg_clk_src = {\n\t.cmd_rcgr = 0x1000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = lpass_aon_cc_parent_map_0,\n\t.freq_tbl = ftbl_lpass_aon_cc_main_rcg_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_aon_cc_main_rcg_clk_src\",\n\t\t.parent_data = lpass_aon_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(lpass_aon_cc_parent_data_0),\n\t\t.flags = CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_lpass_aon_cc_tx_mclk_rcg_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(24576000, P_LPASS_AON_CC_PLL_OUT_ODD, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 lpass_aon_cc_tx_mclk_rcg_clk_src = {\n\t.cmd_rcgr = 0x13004,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = lpass_aon_cc_parent_map_1,\n\t.freq_tbl = ftbl_lpass_aon_cc_tx_mclk_rcg_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_aon_cc_tx_mclk_rcg_clk_src\",\n\t\t.parent_data = lpass_aon_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(lpass_aon_cc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div lpass_audio_cc_pll_out_aux2_div_clk_src = {\n\t.reg = 0x48,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"lpass_audio_cc_pll_out_aux2_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&lpass_audio_cc_pll_out_aux2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div lpass_audio_cc_pll_out_main_div_clk_src = {\n\t.reg = 0x3c,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"lpass_audio_cc_pll_out_main_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&lpass_audio_cc_pll.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div lpass_aon_cc_cdiv_tx_mclk_div_clk_src = {\n\t.reg = 0x13010,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"lpass_aon_cc_cdiv_tx_mclk_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&lpass_aon_cc_tx_mclk_rcg_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div lpass_aon_cc_pll_out_main_cdiv_div_clk_src = {\n\t.reg = 0x80,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"lpass_aon_cc_pll_out_main_cdiv_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&lpass_aon_cc_pll.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_lpass_audio_cc_ext_mclk0_clk_src[] = {\n\tF(256000, P_LPASS_AON_CC_PLL_OUT_ODD, 15, 1, 32),\n\tF(352800, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 32),\n\tF(512000, P_LPASS_AON_CC_PLL_OUT_ODD, 15, 1, 16),\n\tF(705600, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 16),\n\tF(768000, P_LPASS_AON_CC_PLL_OUT_ODD, 10, 1, 16),\n\tF(1024000, P_LPASS_AON_CC_PLL_OUT_ODD, 15, 1, 8),\n\tF(1411200, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 8),\n\tF(1536000, P_LPASS_AON_CC_PLL_OUT_ODD, 10, 1, 8),\n\tF(2048000, P_LPASS_AON_CC_PLL_OUT_ODD, 15, 1, 4),\n\tF(2822400, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 4),\n\tF(3072000, P_LPASS_AON_CC_PLL_OUT_ODD, 10, 1, 4),\n\tF(4096000, P_LPASS_AON_CC_PLL_OUT_ODD, 15, 1, 2),\n\tF(5644800, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 2),\n\tF(6144000, P_LPASS_AON_CC_PLL_OUT_ODD, 10, 1, 2),\n\tF(8192000, P_LPASS_AON_CC_PLL_OUT_ODD, 15, 0, 0),\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(11289600, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 0, 0),\n\tF(12288000, P_LPASS_AON_CC_PLL_OUT_ODD, 10, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(22579200, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 5, 0, 0),\n\tF(24576000, P_LPASS_AON_CC_PLL_OUT_ODD, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 lpass_audio_cc_ext_mclk0_clk_src = {\n\t.cmd_rcgr = 0x20004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = lpass_audio_cc_parent_map_0,\n\t.freq_tbl = ftbl_lpass_audio_cc_ext_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_audio_cc_ext_mclk0_clk_src\",\n\t\t.parent_data = lpass_audio_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 lpass_audio_cc_ext_mclk1_clk_src = {\n\t.cmd_rcgr = 0x21004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = lpass_audio_cc_parent_map_0,\n\t.freq_tbl = ftbl_lpass_audio_cc_ext_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_audio_cc_ext_mclk1_clk_src\",\n\t\t.parent_data = lpass_audio_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 lpass_audio_cc_rx_mclk_clk_src = {\n\t.cmd_rcgr = 0x24004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = lpass_audio_cc_parent_map_0,\n\t.freq_tbl = ftbl_lpass_audio_cc_ext_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_audio_cc_rx_mclk_clk_src\",\n\t\t.parent_data = lpass_audio_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div lpass_audio_cc_cdiv_rx_mclk_div_clk_src = {\n\t.reg = 0x240d0,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"lpass_audio_cc_cdiv_rx_mclk_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&lpass_audio_cc_rx_mclk_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch lpass_aon_cc_audio_hm_h_clk;\n\nstatic struct clk_branch lpass_audio_cc_codec_mem0_clk = {\n\t.halt_reg = 0x1e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_audio_cc_codec_mem0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_aon_cc_audio_hm_h_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_audio_cc_codec_mem1_clk = {\n\t.halt_reg = 0x1e008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_audio_cc_codec_mem1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_aon_cc_audio_hm_h_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_audio_cc_codec_mem2_clk = {\n\t.halt_reg = 0x1e00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_audio_cc_codec_mem2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_aon_cc_audio_hm_h_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_audio_cc_codec_mem_clk = {\n\t.halt_reg = 0x1e000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_audio_cc_codec_mem_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_aon_cc_audio_hm_h_clk.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_audio_cc_ext_mclk0_clk = {\n\t.halt_reg = 0x20018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_audio_cc_ext_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_audio_cc_ext_mclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_audio_cc_ext_mclk1_clk = {\n\t.halt_reg = 0x21018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x21018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_audio_cc_ext_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_audio_cc_ext_mclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_audio_cc_rx_mclk_2x_clk = {\n\t.halt_reg = 0x240cc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x240cc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_audio_cc_rx_mclk_2x_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_audio_cc_rx_mclk_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_audio_cc_rx_mclk_clk = {\n\t.halt_reg = 0x240d4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x240d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_audio_cc_rx_mclk_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_audio_cc_cdiv_rx_mclk_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_aon_cc_audio_hm_h_clk = {\n\t.halt_reg = 0x9014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_aon_cc_audio_hm_h_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_aon_cc_main_rcg_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_aon_cc_va_mem0_clk = {\n\t.halt_reg = 0x9028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_aon_cc_va_mem0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_aon_cc_main_rcg_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_aon_cc_tx_mclk_2x_clk = {\n\t.halt_reg = 0x1300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_aon_cc_tx_mclk_2x_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_aon_cc_tx_mclk_rcg_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_aon_cc_tx_mclk_clk = {\n\t.halt_reg = 0x13014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_aon_cc_tx_mclk_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_aon_cc_cdiv_tx_mclk_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc lpass_aon_cc_lpass_audio_hm_gdsc = {\n\t.gdscr = 0x9090,\n\t.pd = {\n\t\t.name = \"lpass_aon_cc_lpass_audio_hm_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct clk_regmap *lpass_cc_sc7280_clocks[] = {\n\t[LPASS_Q6SS_AHBM_CLK] = &lpass_q6ss_ahbm_clk.clkr,\n\t[LPASS_Q6SS_AHBS_CLK] = &lpass_q6ss_ahbs_clk.clkr,\n};\n\nstatic struct clk_regmap *lpass_aon_cc_sc7280_clocks[] = {\n\t[LPASS_AON_CC_AUDIO_HM_H_CLK] = &lpass_aon_cc_audio_hm_h_clk.clkr,\n\t[LPASS_AON_CC_VA_MEM0_CLK] = &lpass_aon_cc_va_mem0_clk.clkr,\n\t[LPASS_AON_CC_CDIV_TX_MCLK_DIV_CLK_SRC] = &lpass_aon_cc_cdiv_tx_mclk_div_clk_src.clkr,\n\t[LPASS_AON_CC_MAIN_RCG_CLK_SRC] = &lpass_aon_cc_main_rcg_clk_src.clkr,\n\t[LPASS_AON_CC_PLL] = &lpass_aon_cc_pll.clkr,\n\t[LPASS_AON_CC_PLL_OUT_EVEN] = &lpass_aon_cc_pll_out_even.clkr,\n\t[LPASS_AON_CC_PLL_OUT_MAIN_CDIV_DIV_CLK_SRC] =\n\t\t&lpass_aon_cc_pll_out_main_cdiv_div_clk_src.clkr,\n\t[LPASS_AON_CC_PLL_OUT_ODD] = &lpass_aon_cc_pll_out_odd.clkr,\n\t[LPASS_AON_CC_TX_MCLK_2X_CLK] = &lpass_aon_cc_tx_mclk_2x_clk.clkr,\n\t[LPASS_AON_CC_TX_MCLK_CLK] = &lpass_aon_cc_tx_mclk_clk.clkr,\n\t[LPASS_AON_CC_TX_MCLK_RCG_CLK_SRC] = &lpass_aon_cc_tx_mclk_rcg_clk_src.clkr,\n};\n\nstatic struct gdsc *lpass_aon_cc_sc7280_gdscs[] = {\n\t[LPASS_AON_CC_LPASS_AUDIO_HM_GDSC] = &lpass_aon_cc_lpass_audio_hm_gdsc,\n};\n\nstatic struct clk_regmap *lpass_audio_cc_sc7280_clocks[] = {\n\t[LPASS_AUDIO_CC_CDIV_RX_MCLK_DIV_CLK_SRC] = &lpass_audio_cc_cdiv_rx_mclk_div_clk_src.clkr,\n\t[LPASS_AUDIO_CC_CODEC_MEM0_CLK] = &lpass_audio_cc_codec_mem0_clk.clkr,\n\t[LPASS_AUDIO_CC_CODEC_MEM1_CLK] = &lpass_audio_cc_codec_mem1_clk.clkr,\n\t[LPASS_AUDIO_CC_CODEC_MEM2_CLK] = &lpass_audio_cc_codec_mem2_clk.clkr,\n\t[LPASS_AUDIO_CC_CODEC_MEM_CLK] = &lpass_audio_cc_codec_mem_clk.clkr,\n\t[LPASS_AUDIO_CC_EXT_MCLK0_CLK] = &lpass_audio_cc_ext_mclk0_clk.clkr,\n\t[LPASS_AUDIO_CC_EXT_MCLK0_CLK_SRC] = &lpass_audio_cc_ext_mclk0_clk_src.clkr,\n\t[LPASS_AUDIO_CC_EXT_MCLK1_CLK] = &lpass_audio_cc_ext_mclk1_clk.clkr,\n\t[LPASS_AUDIO_CC_EXT_MCLK1_CLK_SRC] = &lpass_audio_cc_ext_mclk1_clk_src.clkr,\n\t[LPASS_AUDIO_CC_PLL] = &lpass_audio_cc_pll.clkr,\n\t[LPASS_AUDIO_CC_PLL_OUT_AUX2] = &lpass_audio_cc_pll_out_aux2.clkr,\n\t[LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC] = &lpass_audio_cc_pll_out_aux2_div_clk_src.clkr,\n\t[LPASS_AUDIO_CC_PLL_OUT_MAIN_DIV_CLK_SRC] = &lpass_audio_cc_pll_out_main_div_clk_src.clkr,\n\t[LPASS_AUDIO_CC_RX_MCLK_2X_CLK] = &lpass_audio_cc_rx_mclk_2x_clk.clkr,\n\t[LPASS_AUDIO_CC_RX_MCLK_CLK] = &lpass_audio_cc_rx_mclk_clk.clkr,\n\t[LPASS_AUDIO_CC_RX_MCLK_CLK_SRC] = &lpass_audio_cc_rx_mclk_clk_src.clkr,\n};\n\nstatic struct regmap_config lpass_audio_cc_sc7280_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc lpass_cc_sc7280_desc = {\n\t.config = &lpass_audio_cc_sc7280_regmap_config,\n\t.clks = lpass_cc_sc7280_clocks,\n\t.num_clks = ARRAY_SIZE(lpass_cc_sc7280_clocks),\n\t.gdscs = lpass_aon_cc_sc7280_gdscs,\n\t.num_gdscs = ARRAY_SIZE(lpass_aon_cc_sc7280_gdscs),\n};\n\nstatic const struct qcom_cc_desc lpass_audio_cc_sc7280_desc = {\n\t.config = &lpass_audio_cc_sc7280_regmap_config,\n\t.clks = lpass_audio_cc_sc7280_clocks,\n\t.num_clks = ARRAY_SIZE(lpass_audio_cc_sc7280_clocks),\n};\n\nstatic const struct qcom_reset_map lpass_audio_cc_sc7280_resets[] = {\n\t[LPASS_AUDIO_SWR_RX_CGCR] =  { 0xa0, 1 },\n\t[LPASS_AUDIO_SWR_TX_CGCR] =  { 0xa8, 1 },\n\t[LPASS_AUDIO_SWR_WSA_CGCR] = { 0xb0, 1 },\n};\n\nstatic const struct qcom_cc_desc lpass_audio_cc_reset_sc7280_desc = {\n\t.config = &lpass_audio_cc_sc7280_regmap_config,\n\t.resets = lpass_audio_cc_sc7280_resets,\n\t.num_resets = ARRAY_SIZE(lpass_audio_cc_sc7280_resets),\n};\n\nstatic const struct of_device_id lpass_audio_cc_sc7280_match_table[] = {\n\t{ .compatible = \"qcom,sc7280-lpassaudiocc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, lpass_audio_cc_sc7280_match_table);\n\nstatic int lpass_audio_setup_runtime_pm(struct platform_device *pdev)\n{\n\tint ret;\n\n\tpm_runtime_use_autosuspend(&pdev->dev);\n\tpm_runtime_set_autosuspend_delay(&pdev->dev, 50);\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = devm_pm_clk_create(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_clk_add(&pdev->dev, \"iface\");\n\tif (ret < 0)\n\t\tdev_err(&pdev->dev, \"failed to acquire iface clock\\n\");\n\n\treturn pm_runtime_resume_and_get(&pdev->dev);\n}\n\nstatic int lpass_audio_cc_sc7280_probe(struct platform_device *pdev)\n{\n\tconst struct qcom_cc_desc *desc;\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = lpass_audio_setup_runtime_pm(pdev);\n\tif (ret)\n\t\treturn ret;\n\n\tlpass_audio_cc_sc7280_regmap_config.name = \"lpassaudio_cc\";\n\tlpass_audio_cc_sc7280_regmap_config.max_register = 0x2f000;\n\tdesc = &lpass_audio_cc_sc7280_desc;\n\n\tregmap = qcom_cc_map(pdev, desc);\n\tif (IS_ERR(regmap)) {\n\t\tret = PTR_ERR(regmap);\n\t\tgoto exit;\n\t}\n\n\tclk_zonda_pll_configure(&lpass_audio_cc_pll, regmap, &lpass_audio_cc_pll_config);\n\n\t \n\tregmap_write(regmap, 0x4, 0x3b);\n\tregmap_write(regmap, 0x8, 0xff05);\n\n\tret = qcom_cc_really_probe(pdev, &lpass_audio_cc_sc7280_desc, regmap);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Failed to register LPASS AUDIO CC clocks\\n\");\n\t\tgoto exit;\n\t}\n\n\tret = qcom_cc_probe_by_index(pdev, 1, &lpass_audio_cc_reset_sc7280_desc);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Failed to register LPASS AUDIO CC Resets\\n\");\n\t\tgoto exit;\n\t}\n\n\tpm_runtime_mark_last_busy(&pdev->dev);\nexit:\n\tpm_runtime_put_autosuspend(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic const struct dev_pm_ops lpass_audio_cc_pm_ops = {\n\tSET_RUNTIME_PM_OPS(pm_clk_suspend, pm_clk_resume, NULL)\n};\n\nstatic struct platform_driver lpass_audio_cc_sc7280_driver = {\n\t.probe = lpass_audio_cc_sc7280_probe,\n\t.driver = {\n\t\t.name = \"lpass_audio_cc-sc7280\",\n\t\t.of_match_table = lpass_audio_cc_sc7280_match_table,\n\t\t.pm = &lpass_audio_cc_pm_ops,\n\t},\n};\n\nstatic const struct qcom_cc_desc lpass_aon_cc_sc7280_desc = {\n\t.config = &lpass_audio_cc_sc7280_regmap_config,\n\t.clks = lpass_aon_cc_sc7280_clocks,\n\t.num_clks = ARRAY_SIZE(lpass_aon_cc_sc7280_clocks),\n\t.gdscs = lpass_aon_cc_sc7280_gdscs,\n\t.num_gdscs = ARRAY_SIZE(lpass_aon_cc_sc7280_gdscs),\n};\n\nstatic const struct of_device_id lpass_aon_cc_sc7280_match_table[] = {\n\t{ .compatible = \"qcom,sc7280-lpassaoncc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, lpass_aon_cc_sc7280_match_table);\n\nstatic int lpass_aon_cc_sc7280_probe(struct platform_device *pdev)\n{\n\tconst struct qcom_cc_desc *desc;\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = lpass_audio_setup_runtime_pm(pdev);\n\tif (ret)\n\t\treturn ret;\n\n\tif (of_property_read_bool(pdev->dev.of_node, \"qcom,adsp-pil-mode\")) {\n\t\tlpass_audio_cc_sc7280_regmap_config.name = \"cc\";\n\t\tdesc = &lpass_cc_sc7280_desc;\n\t\tret = qcom_cc_probe(pdev, desc);\n\t\tgoto exit;\n\t}\n\n\tlpass_audio_cc_sc7280_regmap_config.name = \"lpasscc_aon\";\n\tlpass_audio_cc_sc7280_regmap_config.max_register = 0xa0008;\n\tdesc = &lpass_aon_cc_sc7280_desc;\n\n\tregmap = qcom_cc_map(pdev, desc);\n\tif (IS_ERR(regmap)) {\n\t\tret = PTR_ERR(regmap);\n\t\tgoto exit;\n\t}\n\n\tclk_lucid_pll_configure(&lpass_aon_cc_pll, regmap, &lpass_aon_cc_pll_config);\n\n\tret = qcom_cc_really_probe(pdev, &lpass_aon_cc_sc7280_desc, regmap);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Failed to register LPASS AON CC clocks\\n\");\n\t\tgoto exit;\n\t}\n\n\tpm_runtime_mark_last_busy(&pdev->dev);\nexit:\n\tpm_runtime_put_autosuspend(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic struct platform_driver lpass_aon_cc_sc7280_driver = {\n\t.probe = lpass_aon_cc_sc7280_probe,\n\t.driver = {\n\t\t.name = \"lpass_aon_cc-sc7280\",\n\t\t.of_match_table = lpass_aon_cc_sc7280_match_table,\n\t\t.pm = &lpass_audio_cc_pm_ops,\n\t},\n};\n\nstatic int __init lpass_audio_cc_sc7280_init(void)\n{\n\tint ret;\n\n\tret = platform_driver_register(&lpass_aon_cc_sc7280_driver);\n\tif (ret)\n\t\treturn ret;\n\n\treturn platform_driver_register(&lpass_audio_cc_sc7280_driver);\n}\nsubsys_initcall(lpass_audio_cc_sc7280_init);\n\nstatic void __exit lpass_audio_cc_sc7280_exit(void)\n{\n\tplatform_driver_unregister(&lpass_audio_cc_sc7280_driver);\n\tplatform_driver_unregister(&lpass_aon_cc_sc7280_driver);\n}\nmodule_exit(lpass_audio_cc_sc7280_exit);\n\nMODULE_DESCRIPTION(\"QTI LPASS_AUDIO_CC SC7280 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}