{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670039142122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670039142122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 11:45:42 2022 " "Processing started: Sat Dec 03 11:45:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670039142122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670039142122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_GEN -c PWM_GEN " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_GEN -c PWM_GEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670039142122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670039142277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/data_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/data_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Comparator " "Found entity 1: Data_Comparator" {  } { { "../rtl/Data_Comparator.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Data_Comparator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670039142301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670039142301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../rtl/Divider.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670039142302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670039142302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_GEN " "Found entity 1: PWM_GEN" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670039142303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670039142303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../rtl/Register.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670039142304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670039142304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_8/rtl/count_256.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_8/rtl/count_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count_256 " "Found entity 1: Count_256" {  } { { "../rtl/Count_256.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Count_256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670039142306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670039142306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pwn_set PWM_GEN.v(20) " "Verilog HDL Implicit Net warning at PWM_GEN.v(20): created implicit net for \"pwn_set\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pwm_width PWM_GEN.v(20) " "Verilog HDL Implicit Net warning at PWM_GEN.v(20): created implicit net for \"pwm_width\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_GEN " "Elaborating entity \"PWM_GEN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670039142322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_256 Count_256:U2 " "Elaborating entity \"Count_256\" for hierarchy \"Count_256:U2\"" {  } { { "../rtl/PWM_GEN.v" "U2" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670039142328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Count_256.v(17) " "Verilog HDL assignment warning at Count_256.v(17): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/Count_256.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/Count_256.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670039142329 "|PWM_GEN|Count_256:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:U4 " "Elaborating entity \"Register\" for hierarchy \"Register:U4\"" {  } { { "../rtl/PWM_GEN.v" "U4" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670039142332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Comparator Data_Comparator:U3 " "Elaborating entity \"Data_Comparator\" for hierarchy \"Data_Comparator:U3\"" {  } { { "../rtl/PWM_GEN.v" "U3" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670039142334 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1670039142452 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PWM_OUT GND " "Pin \"PWM_OUT\" is stuck at GND" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670039142460 "|PWM_GEN|PWM_OUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670039142460 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1670039142463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670039142510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142510 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[0\] " "No output dependent on input pin \"PWM_Width\[0\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|PWM_Width[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[1\] " "No output dependent on input pin \"PWM_Width\[1\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|PWM_Width[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[2\] " "No output dependent on input pin \"PWM_Width\[2\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|PWM_Width[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[3\] " "No output dependent on input pin \"PWM_Width\[3\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|PWM_Width[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[4\] " "No output dependent on input pin \"PWM_Width\[4\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|PWM_Width[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[5\] " "No output dependent on input pin \"PWM_Width\[5\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|PWM_Width[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[6\] " "No output dependent on input pin \"PWM_Width\[6\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|PWM_Width[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PWM_Width\[7\] " "No output dependent on input pin \"PWM_Width\[7\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|PWM_Width[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[7\] " "No output dependent on input pin \"N\[7\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|N[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[6\] " "No output dependent on input pin \"N\[6\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|N[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[5\] " "No output dependent on input pin \"N\[5\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|N[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[4\] " "No output dependent on input pin \"N\[4\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|N[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[3\] " "No output dependent on input pin \"N\[3\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[2\] " "No output dependent on input pin \"N\[2\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[1\] " "No output dependent on input pin \"N\[1\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N\[0\] " "No output dependent on input pin \"N\[0\]\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670039142522 "|PWM_GEN|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1670039142522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670039142523 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670039142523 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670039142523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670039142531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 11:45:42 2022 " "Processing ended: Sat Dec 03 11:45:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670039142531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670039142531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670039142531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670039142531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670039143348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670039143348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 11:45:43 2022 " "Processing started: Sat Dec 03 11:45:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670039143348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670039143348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PWM_GEN -c PWM_GEN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PWM_GEN -c PWM_GEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670039143348 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1670039143387 ""}
{ "Info" "0" "" "Project  = PWM_GEN" {  } {  } 0 0 "Project  = PWM_GEN" 0 0 "Fitter" 0 0 1670039143387 ""}
{ "Info" "0" "" "Revision = PWM_GEN" {  } {  } 0 0 "Revision = PWM_GEN" 0 0 "Fitter" 0 0 1670039143387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1670039143431 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PWM_GEN EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"PWM_GEN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670039143440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670039143454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670039143454 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670039143476 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670039143602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670039143602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670039143602 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670039143602 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670039143603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670039143603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670039143603 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670039143603 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM_Width\[0\] " "Pin PWM_Width\[0\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { PWM_Width[0] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_Width[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM_Width\[1\] " "Pin PWM_Width\[1\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { PWM_Width[1] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_Width[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM_Width\[2\] " "Pin PWM_Width\[2\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { PWM_Width[2] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_Width[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM_Width\[3\] " "Pin PWM_Width\[3\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { PWM_Width[3] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_Width[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM_Width\[4\] " "Pin PWM_Width\[4\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { PWM_Width[4] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_Width[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM_Width\[5\] " "Pin PWM_Width\[5\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { PWM_Width[5] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_Width[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM_Width\[6\] " "Pin PWM_Width\[6\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { PWM_Width[6] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_Width[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM_Width\[7\] " "Pin PWM_Width\[7\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { PWM_Width[7] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 9 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_Width[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM_OUT " "Pin PWM_OUT not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { PWM_OUT } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 11 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[7\] " "Pin N\[7\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { N[7] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[6\] " "Pin N\[6\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { N[6] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[5\] " "Pin N\[5\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { N[5] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[4\] " "Pin N\[4\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { N[4] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[3\] " "Pin N\[3\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { N[3] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[2\] " "Pin N\[2\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { N[2] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[1\] " "Pin N\[1\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { N[1] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N\[0\] " "Pin N\[0\] not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { N[0] } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 10 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "h:/quartusll13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/quartusll13/quartus/bin64/pin_planner.ppl" { clk } } } { "../rtl/PWM_GEN.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_8/rtl/PWM_GEN.v" 8 0 0 } } { "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusll13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1670039143618 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1670039143618 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PWM_GEN.sdc " "Synopsys Design Constraints File file not found: 'PWM_GEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670039143672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670039143673 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1670039143673 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1670039143673 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670039143673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670039143673 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670039143674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670039143674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670039143674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670039143674 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670039143674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670039143674 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670039143675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670039143675 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1670039143675 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670039143675 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 17 1 0 " "Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 17 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1670039143676 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1670039143676 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670039143676 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670039143676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670039143676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670039143676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1670039143676 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1670039143676 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670039143676 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670039143680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670039143842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670039143864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670039143869 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670039143950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670039143951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670039143978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } { { "loc" "" { Generic "H:/code/digital-electronic-technology/lab/experiment_8/par/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9"} 11 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1670039145148 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670039145148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670039145181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1670039145182 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1670039145182 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670039145182 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1670039145184 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670039145185 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_OUT 0 " "Pin \"PWM_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670039145186 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1670039145186 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670039145211 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670039145216 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670039145237 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670039145312 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1670039145326 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/code/digital-electronic-technology/lab/experiment_8/par/output_files/PWM_GEN.fit.smsg " "Generated suppressed messages file H:/code/digital-electronic-technology/lab/experiment_8/par/output_files/PWM_GEN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670039145352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5507 " "Peak virtual memory: 5507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670039145392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 11:45:45 2022 " "Processing ended: Sat Dec 03 11:45:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670039145392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670039145392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670039145392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670039145392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670039146148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670039146148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 11:45:46 2022 " "Processing started: Sat Dec 03 11:45:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670039146148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670039146148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PWM_GEN -c PWM_GEN " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PWM_GEN -c PWM_GEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670039146148 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670039146436 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670039146456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670039146583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 11:45:46 2022 " "Processing ended: Sat Dec 03 11:45:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670039146583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670039146583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670039146583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670039146583 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670039147207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670039147471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670039147471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 11:45:47 2022 " "Processing started: Sat Dec 03 11:45:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670039147471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670039147471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PWM_GEN -c PWM_GEN " "Command: quartus_sta PWM_GEN -c PWM_GEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670039147471 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1670039147512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670039147571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670039147588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670039147588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PWM_GEN.sdc " "Synopsys Design Constraints File file not found: 'PWM_GEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1670039147619 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1670039147619 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1670039147619 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1670039147619 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1670039147620 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1670039147622 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1670039147623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147631 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1670039147634 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1670039147635 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1670039147638 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1670039147638 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1670039147638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670039147642 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1670039147646 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670039147650 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670039147650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670039147663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 11:45:47 2022 " "Processing ended: Sat Dec 03 11:45:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670039147663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670039147663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670039147663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670039147663 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670039148223 ""}
