Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 17:07:36 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (48.72,10.66)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0385      1.0500    0.0864      0.0864 r    (48.47,10.66)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0089
  U300/I (INVD1BWP16P90CPD)                                                                               0.0388      1.0700    0.0018      0.0881 r    (50.54,15.76)
  U300/ZN (INVD1BWP16P90CPD)                                                                              0.0409      1.0500    0.0405      0.1286 f    (50.61,15.77)
  n392 (net)                                                                           8      0.0085
  U270/A2 (NR2D1BWP16P90CPD)                                                                              0.0411      1.0700    0.0003      0.1290 f    (49.93,12.92)
  U270/ZN (NR2D1BWP16P90CPD)                                                                              0.0245      1.0500    0.0273      0.1562 r    (50.04,12.92)
  n219 (net)                                                                           3      0.0030
  U273/B1 (IND2D1BWP16P90CPD)                                                                             0.0245      1.0700    0.0002      0.1564 r    (52.62,11.66)
  U273/ZN (IND2D1BWP16P90CPD)                                                                             0.0627      1.0500    0.0495      0.2059 f    (52.64,11.66)
  n217 (net)                                                                           7      0.0071
  U271/B (OAI211D1BWP16P90CPD)                                                                            0.0626      1.0700    0.0002      0.2061 f    (52.72,11.67)
  U271/ZN (OAI211D1BWP16P90CPD)                                                                           0.0284      1.0500    0.0259      0.2320 r    (52.69,11.66)
  n141 (net)                                                                           2      0.0019
  U260/A3 (NR3SKPBD1BWP16P90CPD)                                                                          0.0284      1.0700    0.0001      0.2320 r    (53.35,10.25)
  U260/ZN (NR3SKPBD1BWP16P90CPD)                                                                          0.0211      1.0500    0.0243      0.2563 f    (53.50,10.23)
  n143 (net)                                                                           1      0.0012
  U256/B (IAO21D1BWP16P90CPD)                                                                             0.0211      1.0700    0.0001      0.2564 f    (56.41,11.60)
  U256/ZN (IAO21D1BWP16P90CPD)                                                                            0.0261      1.0500    0.0242      0.2806 r    (56.42,11.66)
  n146 (net)                                                                           4      0.0027
  U255/B (OA21D1BWP16P90CPD)                                                                              0.0261      1.0700    0.0001      0.2807 r    (56.35,11.66)
  U255/Z (OA21D1BWP16P90CPD)                                                                              0.0103      1.0500    0.0289      0.3096 r    (56.48,11.66)
  n449 (net)                                                                           1      0.0014
  U278/B (AOI21D2BWP16P90CPDULVT)                                                                         0.0103      1.0700    0.0001      0.3097 r    (57.61,12.45)
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                                                        0.0081      1.0500    0.0055      0.3152 f    (57.44,12.49)
  n448 (net)                                                                           1      0.0008
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0081      1.0700    0.0000      0.3152 f    (58.21,12.82)
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                                                      0.0097      1.0500    0.0088      0.3240 r    (58.33,12.82)
  n256 (net)                                                                           1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)                                                     0.0097      1.0700    0.0001      0.3241 r    (56.99,11.38)     s, n
  data arrival time                                                                                                                         0.3241

  clock clock (fall edge)                                                                                                       0.5870      0.5870
  clock network delay (ideal)                                                                                                   0.0000      0.5870
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                   0.0400      0.9300    0.0000      0.5870 f    (58.76,11.35)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5570
  duty cycle clock jitter                                                                                                      -0.0090      0.5480
  library setup time                                                                                                  1.0000    0.0021      0.5501
  data required time                                                                                                                        0.5501
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5501
  data arrival time                                                                                                                        -0.3241
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.2260



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0110      1.0500    0.0065      0.5065 f    (61.75,13.65)
  tdi (net)                                                                            6      0.0074
  U286/I (BUFFD5BWP16P90CPD)                                                                              0.0110      1.0700    0.0010      0.5075 f    (58.52,17.43)
  U286/Z (BUFFD5BWP16P90CPD)                                                                              0.0803      1.0500    0.0636      0.5711 f    (58.91,17.43)
  dbg_datm_si[0] (net)                                                                 1      0.1005
  dbg_datm_si[0] (out)                                                                                    0.0807      1.0700    0.0111      0.5821 f    (61.75,17.01)
  data arrival time                                                                                                                         0.5821

  clock clock (rise edge)                                                                                                       1.1740      1.1740
  clock network delay (ideal)                                                                                                   0.0000      1.1740
  clock uncertainty                                                                                                            -0.0300      1.1440
  cycle clock jitter                                                                                                           -0.0070      1.1370
  output external delay                                                                                                        -0.5000      0.6370
  data required time                                                                                                                        0.6370
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6370
  data arrival time                                                                                                                        -0.5821
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0548



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_enable_reg (recovery check against falling-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  trstn (in)                                                                                              0.0136      1.0500    0.0064      0.5064 r    (61.75,11.49)
  trstn (net)                                                                          4      0.0094
  U289/I (BUFFD1BWP16P90CPD)                                                                              0.0147      1.0700    0.0017      0.5081 r    (46.72,9.37)
  U289/Z (BUFFD1BWP16P90CPD)                                                                              0.1045      1.0500    0.0726      0.5808 r    (46.87,9.37)
  n382 (net)                                                                          19      0.0292
  i_img2_jtag_tap_tdo_enable_reg/CDN (DFNCNQD4BWP16P90CPDULVT)                                            0.1044      1.0700    0.0035      0.5843 r    (59.00,11.92)     s, n
  data arrival time                                                                                                                         0.5843

  clock clock (fall edge)                                                                                                       0.5870      0.5870
  clock network delay (ideal)                                                                                                   0.0000      0.5870
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0400      0.9300    0.0000      0.5870 f    (60.11,11.95)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5570
  duty cycle clock jitter                                                                                                      -0.0090      0.5480
  library setup time                                                                                                  1.0000    0.0014      0.5494
  data required time                                                                                                                        0.5494
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5494
  data arrival time                                                                                                                        -0.5843
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0349



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5870      0.5870
  clock network delay (ideal)                                                                                                   0.0000      0.5870

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                   0.0400      1.0700    0.0000      0.5870 f    (58.76,11.35)     s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                                                     0.0093      1.0500    0.0497      0.6367 r    (58.42,11.35)     s, n
  n401 (net)                                                                           1      0.0037
  U293/I (CKBD14BWP16P90CPDULVT)                                                                          0.0093      1.0700    0.0003      0.6370 r    (60.01,11.95)
  U293/Z (CKBD14BWP16P90CPDULVT)                                                                          0.0216      1.0500    0.0224      0.6594 r    (60.92,11.95)
  tdo (net)                                                                            1      0.1001
  tdo (out)                                                                                               0.0224      1.0700    0.0057      0.6651 r    (61.75,11.97)
  data arrival time                                                                                                                         0.6651

  clock clock (rise edge)                                                                                                       1.1740      1.1740
  clock network delay (ideal)                                                                                                   0.0000      1.1740
  clock uncertainty                                                                                                            -0.0300      1.1440
  duty cycle clock jitter                                                                                                      -0.0090      1.1350
  output external delay                                                                                                        -0.5000      0.6350
  data required time                                                                                                                        0.6350
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.6350
  data arrival time                                                                                                                        -0.6651
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0301


1
