
*** Running vivado
    with args -log bd_1361_aclk_kernel_00_cont_adapt_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1361_aclk_kernel_00_cont_adapt_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_1361_aclk_kernel_00_cont_adapt_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.566 ; gain = 11.016 ; free physical = 95106 ; free virtual = 118610
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_aclk_kernel_00_cont_adapt_0
Command: synth_design -top bd_1361_aclk_kernel_00_cont_adapt_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28852
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3428.355 ; gain = 355.758 ; free physical = 87432 ; free virtual = 110939
Synthesis current peak Physical Memory [PSS] (MB): peak = 2491.916; parent = 2366.067; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4703.730; parent = 3431.328; children = 1272.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_1361_aclk_kernel_00_cont_adapt_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_64/synth/bd_1361_aclk_kernel_00_cont_adapt_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'clk_metadata_adapter_v1_0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/586a/hdl/clk_metadata_adapter_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'clk_metadata_adapter_v1_0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/586a/hdl/clk_metadata_adapter_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_1361_aclk_kernel_00_cont_adapt_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_64/synth/bd_1361_aclk_kernel_00_cont_adapt_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3499.301 ; gain = 426.703 ; free physical = 86926 ; free virtual = 110434
Synthesis current peak Physical Memory [PSS] (MB): peak = 2491.916; parent = 2366.067; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4771.699; parent = 3499.297; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3517.109 ; gain = 444.512 ; free physical = 86817 ; free virtual = 110325
Synthesis current peak Physical Memory [PSS] (MB): peak = 2491.916; parent = 2366.067; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4789.512; parent = 3517.109; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3517.109 ; gain = 444.512 ; free physical = 86805 ; free virtual = 110312
Synthesis current peak Physical Memory [PSS] (MB): peak = 2491.916; parent = 2366.067; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4789.512; parent = 3517.109; children = 1272.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3517.109 ; gain = 0.000 ; free physical = 86778 ; free virtual = 110286
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3554.883 ; gain = 0.000 ; free physical = 86058 ; free virtual = 109567
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3557.855 ; gain = 2.973 ; free physical = 86060 ; free virtual = 109569
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3557.855 ; gain = 485.258 ; free physical = 85366 ; free virtual = 108880
Synthesis current peak Physical Memory [PSS] (MB): peak = 2491.916; parent = 2366.067; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4830.258; parent = 3557.855; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3557.855 ; gain = 485.258 ; free physical = 85347 ; free virtual = 108861
Synthesis current peak Physical Memory [PSS] (MB): peak = 2491.916; parent = 2366.067; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4830.258; parent = 3557.855; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3557.855 ; gain = 485.258 ; free physical = 85303 ; free virtual = 108817
Synthesis current peak Physical Memory [PSS] (MB): peak = 2491.916; parent = 2366.067; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4830.258; parent = 3557.855; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3557.859 ; gain = 485.262 ; free physical = 85290 ; free virtual = 108805
Synthesis current peak Physical Memory [PSS] (MB): peak = 2491.916; parent = 2366.067; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4830.258; parent = 3557.855; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design bd_1361_aclk_kernel_00_cont_adapt_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3557.859 ; gain = 485.262 ; free physical = 85188 ; free virtual = 108706
Synthesis current peak Physical Memory [PSS] (MB): peak = 2491.916; parent = 2366.067; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4830.258; parent = 3557.855; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3873.840 ; gain = 801.242 ; free physical = 83413 ; free virtual = 106950
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.463; parent = 2789.118; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5146.242; parent = 3873.840; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3873.840 ; gain = 801.242 ; free physical = 83407 ; free virtual = 106945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.506; parent = 2789.161; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5146.242; parent = 3873.840; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3892.867 ; gain = 820.270 ; free physical = 83407 ; free virtual = 106945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.687; parent = 2789.342; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5165.273; parent = 3892.871; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3898.809 ; gain = 826.211 ; free physical = 82873 ; free virtual = 106411
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.831; parent = 2789.486; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.809; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3898.809 ; gain = 826.211 ; free physical = 82858 ; free virtual = 106395
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.831; parent = 2789.486; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.809; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3898.809 ; gain = 826.211 ; free physical = 82848 ; free virtual = 106386
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.831; parent = 2789.486; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.809; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3898.809 ; gain = 826.211 ; free physical = 82835 ; free virtual = 106373
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.831; parent = 2789.486; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.809; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3898.809 ; gain = 826.211 ; free physical = 82817 ; free virtual = 106354
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.831; parent = 2789.486; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.809; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3898.809 ; gain = 826.211 ; free physical = 82819 ; free virtual = 106357
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.831; parent = 2789.486; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.809; children = 1272.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3898.809 ; gain = 826.211 ; free physical = 82801 ; free virtual = 106339
Synthesis current peak Physical Memory [PSS] (MB): peak = 2913.831; parent = 2789.486; children = 125.849
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.809; children = 1272.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3898.809 ; gain = 785.465 ; free physical = 82817 ; free virtual = 106354
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3898.812 ; gain = 826.211 ; free physical = 82795 ; free virtual = 106333
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3898.812 ; gain = 0.000 ; free physical = 82782 ; free virtual = 106320
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3986.348 ; gain = 0.000 ; free physical = 82729 ; free virtual = 106274
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6a846dc4
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 3986.348 ; gain = 2032.184 ; free physical = 82930 ; free virtual = 106475
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_aclk_kernel_00_cont_adapt_0_synth_1/bd_1361_aclk_kernel_00_cont_adapt_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_1361_aclk_kernel_00_cont_adapt_0, cache-ID = 6f58745e805591b9
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_aclk_kernel_00_cont_adapt_0_synth_1/bd_1361_aclk_kernel_00_cont_adapt_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_1361_aclk_kernel_00_cont_adapt_0_utilization_synth.rpt -pb bd_1361_aclk_kernel_00_cont_adapt_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:10:58 2023...
