<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/aarch64/aarch64_ad.m4</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 dnl Copyright (c) 2014, 2020, Red Hat Inc. All rights reserved.
  2 dnl DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  3 dnl
  4 dnl This code is free software; you can redistribute it and/or modify it
  5 dnl under the terms of the GNU General Public License version 2 only, as
  6 dnl published by the Free Software Foundation.
  7 dnl
  8 dnl This code is distributed in the hope that it will be useful, but WITHOUT
  9 dnl ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 10 dnl FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 11 dnl version 2 for more details (a copy is included in the LICENSE file that
 12 dnl accompanied this code).
 13 dnl
 14 dnl You should have received a copy of the GNU General Public License version
 15 dnl 2 along with this work; if not, write to the Free Software Foundation,
 16 dnl Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 17 dnl
 18 dnl Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 19 dnl or visit www.oracle.com if you need additional information or have any
 20 dnl questions.
 21 dnl
 22 dnl 
 23 dnl Process this file with m4 aarch64_ad.m4 to generate the arithmetic
 24 dnl and shift patterns patterns used in aarch64.ad.
 25 dnl
 26 dnl
 27 define(`ORL2I&#39;, `ifelse($1,I,orL2I)&#39;)
 28 dnl
 29 define(`BASE_SHIFT_INSN&#39;,
 30 `// This pattern is automatically generated from aarch64_ad.m4
 31 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
 32 instruct $2$1_reg_$4_reg(iReg$1NoSp dst,
 33                          iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2,
 34                          immI src3, rFlagsReg cr) %{
 35   match(Set dst ($2$1 src1 ($4$1 src2 src3)));
 36 
 37   ins_cost(1.9 * INSN_COST);
 38   format %{ &quot;$3  $dst, $src1, $src2, $5 $src3&quot; %}
 39 
 40   ins_encode %{
 41     __ $3(as_Register($dst$$reg),
 42               as_Register($src1$$reg),
 43               as_Register($src2$$reg),
 44               Assembler::$5,
 45               $src3$$constant &amp; ifelse($1,I,0x1f,0x3f));
 46   %}
 47 
 48   ins_pipe(ialu_reg_reg_shift);
 49 %}
 50 &#39;)dnl
 51 define(`BASE_INVERTED_INSN&#39;,
 52 `// This pattern is automatically generated from aarch64_ad.m4
 53 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
 54 instruct $2$1_reg_not_reg(iReg$1NoSp dst,
 55                          iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, imm$1_M1 m1,
 56                          rFlagsReg cr) %{
 57 dnl This ifelse is because hotspot reassociates (xor (xor ..)..)
 58 dnl into this canonical form.
 59   ifelse($2,Xor,
 60     match(Set dst (Xor$1 m1 (Xor$1 src2 src1)));,
 61     match(Set dst ($2$1 src1 (Xor$1 src2 m1)));)
 62   ins_cost(INSN_COST);
 63   format %{ &quot;$3  $dst, $src1, $src2&quot; %}
 64 
 65   ins_encode %{
 66     __ $3(as_Register($dst$$reg),
 67               as_Register($src1$$reg),
 68               as_Register($src2$$reg),
 69               Assembler::LSL, 0);
 70   %}
 71 
 72   ins_pipe(ialu_reg_reg);
 73 %}
 74 &#39;)dnl
 75 define(`INVERTED_SHIFT_INSN&#39;,
 76 `// This pattern is automatically generated from aarch64_ad.m4
 77 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
 78 instruct $2$1_reg_$4_not_reg(iReg$1NoSp dst,
 79                          iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2,
 80                          immI src3, imm$1_M1 src4, rFlagsReg cr) %{
 81 dnl This ifelse is because hotspot reassociates (xor (xor ..)..)
 82 dnl into this canonical form.
 83   ifelse($2,Xor,
 84     match(Set dst ($2$1 src4 (Xor$1($4$1 src2 src3) src1)));,
 85     match(Set dst ($2$1 src1 (Xor$1($4$1 src2 src3) src4)));)
 86   ins_cost(1.9 * INSN_COST);
 87   format %{ &quot;$3  $dst, $src1, $src2, $5 $src3&quot; %}
 88 
 89   ins_encode %{
 90     __ $3(as_Register($dst$$reg),
 91               as_Register($src1$$reg),
 92               as_Register($src2$$reg),
 93               Assembler::$5,
 94               $src3$$constant &amp; ifelse($1,I,0x1f,0x3f));
 95   %}
 96 
 97   ins_pipe(ialu_reg_reg_shift);
 98 %}
 99 &#39;)dnl
100 define(`NOT_INSN&#39;,
101 `// This pattern is automatically generated from aarch64_ad.m4
102 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
103 instruct reg$1_not_reg(iReg$1NoSp dst,
104                          iReg$1`&#39;ORL2I($1) src1, imm$1_M1 m1,
105                          rFlagsReg cr) %{
106   match(Set dst (Xor$1 src1 m1));
107   ins_cost(INSN_COST);
108   format %{ &quot;$2  $dst, $src1, zr&quot; %}
109 
110   ins_encode %{
111     __ $2(as_Register($dst$$reg),
112               as_Register($src1$$reg),
113               zr,
114               Assembler::LSL, 0);
115   %}
116 
117   ins_pipe(ialu_reg);
118 %}
119 &#39;)dnl
120 dnl
121 define(`BOTH_SHIFT_INSNS&#39;,
122 `BASE_SHIFT_INSN(I, $1, ifelse($2,andr,andw,$2w), $3, $4)
123 BASE_SHIFT_INSN(L, $1, $2, $3, $4)&#39;)dnl
124 dnl
125 define(`BOTH_INVERTED_INSNS&#39;,
126 `BASE_INVERTED_INSN(I, $1, $2w, $3, $4)
127 BASE_INVERTED_INSN(L, $1, $2, $3, $4)&#39;)dnl
128 dnl
129 define(`BOTH_INVERTED_SHIFT_INSNS&#39;,
130 `INVERTED_SHIFT_INSN(I, $1, $2w, $3, $4, ~0, int)
131 INVERTED_SHIFT_INSN(L, $1, $2, $3, $4, ~0l, jlong)&#39;)dnl
132 dnl
133 define(`ALL_SHIFT_KINDS&#39;,
134 `BOTH_SHIFT_INSNS($1, $2, URShift, LSR)
135 BOTH_SHIFT_INSNS($1, $2, RShift, ASR)
136 BOTH_SHIFT_INSNS($1, $2, LShift, LSL)&#39;)dnl
137 dnl
138 define(`ALL_INVERTED_SHIFT_KINDS&#39;,
139 `BOTH_INVERTED_SHIFT_INSNS($1, $2, URShift, LSR)
140 BOTH_INVERTED_SHIFT_INSNS($1, $2, RShift, ASR)
141 BOTH_INVERTED_SHIFT_INSNS($1, $2, LShift, LSL)&#39;)dnl
142 dnl
143 NOT_INSN(L, eon)
144 NOT_INSN(I, eonw)
145 BOTH_INVERTED_INSNS(And, bic)
146 BOTH_INVERTED_INSNS(Or, orn)
147 BOTH_INVERTED_INSNS(Xor, eon)
148 ALL_INVERTED_SHIFT_KINDS(And, bic)
149 ALL_INVERTED_SHIFT_KINDS(Xor, eon)
150 ALL_INVERTED_SHIFT_KINDS(Or, orn)
151 ALL_SHIFT_KINDS(And, andr)
152 ALL_SHIFT_KINDS(Xor, eor)
153 ALL_SHIFT_KINDS(Or, orr)
154 ALL_SHIFT_KINDS(Add, add)
155 ALL_SHIFT_KINDS(Sub, sub)
156 dnl
157 dnl EXTEND mode, rshift_op, src, lshift_count, rshift_count
158 define(`EXTEND&#39;, `($2$1 (LShift$1 $3 $4) $5)&#39;) dnl
159 define(`BFM_INSN&#39;,`// This pattern is automatically generated from aarch64_ad.m4
160 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
161 
162 // Shift Left followed by Shift Right.
163 // This idiom is used by the compiler for the i2b bytecode etc.
164 instruct $4$1(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src, immI lshift_count, immI rshift_count)
165 %{
166   match(Set dst EXTEND($1, $3, src, lshift_count, rshift_count));
167   ins_cost(INSN_COST * 2);
168   format %{ &quot;$4  $dst, $src, $rshift_count - $lshift_count, #$2 - $lshift_count&quot; %}
169   ins_encode %{
170     int lshift = $lshift_count$$constant &amp; $2;
171     int rshift = $rshift_count$$constant &amp; $2;
172     int s = $2 - lshift;
173     int r = (rshift - lshift) &amp; $2;
174     __ $4(as_Register($dst$$reg),
175             as_Register($src$$reg),
176             r, s);
177   %}
178 
179   ins_pipe(ialu_reg_shift);
180 %}
181 &#39;)
182 BFM_INSN(L, 63, RShift, sbfm)
183 BFM_INSN(I, 31, RShift, sbfmw)
184 BFM_INSN(L, 63, URShift, ubfm)
185 BFM_INSN(I, 31, URShift, ubfmw)
186 dnl
187 // Bitfield extract with shift &amp; mask
188 define(`BFX_INSN&#39;,
189 `// This pattern is automatically generated from aarch64_ad.m4
190 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
191 instruct $3$1(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src, immI rshift, imm$1_bitmask mask)
192 %{
193   match(Set dst (And$1 ($2$1 src rshift) mask));
194   // Make sure we are not going to exceed what $3 can do.
195   predicate((exact_log2$6(n-&gt;in(2)-&gt;get_$5() + 1) + (n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; $4)) &lt;= ($4 + 1));
196 
197   ins_cost(INSN_COST);
198   format %{ &quot;$3 $dst, $src, $rshift, $mask&quot; %}
199   ins_encode %{
200     int rshift = $rshift$$constant &amp; $4;
201     intptr_t mask = $mask$$constant;
202     int width = exact_log2$6(mask+1);
203     __ $3(as_Register($dst$$reg),
204             as_Register($src$$reg), rshift, width);
205   %}
206   ins_pipe(ialu_reg_shift);
207 %}
208 &#39;)
209 BFX_INSN(I, URShift, ubfxw, 31, int)
210 BFX_INSN(L, URShift, ubfx,  63, long, _long)
211 
212 // This pattern is automatically generated from aarch64_ad.m4
213 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
214 
215 // We can use ubfx when extending an And with a mask when we know mask
216 // is positive.  We know that because immI_bitmask guarantees it.
217 instruct ubfxIConvI2L(iRegLNoSp dst, iRegIorL2I src, immI rshift, immI_bitmask mask)
218 %{
219   match(Set dst (ConvI2L (AndI (URShiftI src rshift) mask)));
220   // Make sure we are not going to exceed what ubfxw can do.
221   predicate((exact_log2(n-&gt;in(1)-&gt;in(2)-&gt;get_int() + 1) + (n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; 31)) &lt;= (31 + 1));
222 
223   ins_cost(INSN_COST * 2);
224   format %{ &quot;ubfx $dst, $src, $rshift, $mask&quot; %}
225   ins_encode %{
226     int rshift = $rshift$$constant &amp; 31;
227     intptr_t mask = $mask$$constant;
228     int width = exact_log2(mask+1);
229     __ ubfx(as_Register($dst$$reg),
230             as_Register($src$$reg), rshift, width);
231   %}
232   ins_pipe(ialu_reg_shift);
233 %}
234 
235 define(`UBFIZ_INSN&#39;, `// This pattern is automatically generated from aarch64_ad.m4
236 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
237 
238 // We can use ubfiz when masking by a positive number and then left shifting the result.
239 // We know that the mask is positive because imm$1_bitmask guarantees it.
<a name="1" id="anc1"></a><span class="line-modified">240 instruct $3$1$8(iReg$2NoSp dst, iReg$1`&#39;ORL2I($1) src, immI lshift, $7 mask)</span>
241 %{
<a name="2" id="anc2"></a><span class="line-modified">242   ifelse($8,,</span>
<span class="line-modified">243     match(Set dst (LShift$1 (And$1 src mask) lshift));,</span>
<span class="line-added">244     match(Set dst ($8 (LShift$1 (And$1 src mask) lshift)));)</span>
<span class="line-added">245   ifelse($8,,</span>
<span class="line-added">246     predicate(($6(n-&gt;in(1)-&gt;in(2)-&gt;get_$5() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; $4)) &lt;= ($4 + 1));,</span>
<span class="line-added">247     predicate(($6(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_$5() + 1) + (n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; $4)) &lt;= 31);)</span>
248 
249   ins_cost(INSN_COST);
<a name="3" id="anc3"></a><span class="line-modified">250   format %{ &quot;$3 $dst, $src, $lshift, $mask&quot; %}</span>
251   ins_encode %{
<a name="4" id="anc4"></a><span class="line-modified">252     int lshift = $lshift$$constant &amp; $4;</span>
253     intptr_t mask = $mask$$constant;
<a name="5" id="anc5"></a><span class="line-modified">254     int width = $6(mask+1);</span>
<span class="line-modified">255     __ $3(as_Register($dst$$reg),</span>
256           as_Register($src$$reg), lshift, width);
257   %}
258   ins_pipe(ialu_reg_shift);
259 %}
260 &#39;)
<a name="6" id="anc6"></a><span class="line-modified">261 UBFIZ_INSN(I, I, ubfizw, 31, int,  exact_log2,      immI_bitmask)</span>
<span class="line-modified">262 UBFIZ_INSN(L, L, ubfiz,  63, long, exact_log2_long, immL_bitmask)</span>
<span class="line-added">263 UBFIZ_INSN(I, L, ubfizw, 31, int,  exact_log2,      immI_bitmask,           ConvI2L)</span>
<span class="line-added">264 UBFIZ_INSN(L, I, ubfiz,  63, long, exact_log2_long, immL_positive_bitmaskI, ConvL2I)</span>
265 
<a name="7" id="anc7"></a><span class="line-modified">266 define(`BFX1_INSN&#39;, `// This pattern is automatically generated from aarch64_ad.m4</span>
267 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
268 
<a name="8" id="anc8"></a><span class="line-modified">269 // If there is a convert $1 to $2 block between and And$1 and a LShift$2, we can also match ubfiz</span>
<span class="line-modified">270 instruct ubfiz$1Conv$3$9(iReg$2NoSp dst, iReg$1`&#39;ORL2I($1) src, immI lshift, $8 mask)</span>
271 %{
<a name="9" id="anc9"></a><span class="line-modified">272   match(Set dst (LShift$2 (Conv$3 (And$1 src mask)) lshift));</span>
<span class="line-modified">273   predicate(($4(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;$5() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; $6)) &lt;= $7);</span>
274 
275   ins_cost(INSN_COST);
276   format %{ &quot;ubfiz $dst, $src, $lshift, $mask&quot; %}
277   ins_encode %{
<a name="10" id="anc10"></a><span class="line-modified">278     int lshift = $lshift$$constant &amp; $6;</span>
279     intptr_t mask = $mask$$constant;
280     int width = exact_log2(mask+1);
281     __ ubfiz(as_Register($dst$$reg),
282              as_Register($src$$reg), lshift, width);
283   %}
284   ins_pipe(ialu_reg_shift);
285 %}
<a name="11" id="anc11"></a><span class="line-added">286 &#39;)dnl</span>
<span class="line-added">287 BFX1_INSN(I, L, I2L, exact_log2,      get_int,  63, (63 + 1), immI_bitmask)</span>
<span class="line-added">288 BFX1_INSN(L, I, L2I, exact_log2_long, get_long, 31, 31,       immL_positive_bitmaskI, x)</span>
<span class="line-added">289 // This pattern is automatically generated from aarch64_ad.m4</span>
<span class="line-added">290 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added">291 </span>
<span class="line-added">292 // Can skip int2long conversions after AND with small bitmask</span>
<span class="line-added">293 instruct ubfizIConvI2LAndI(iRegLNoSp dst, iRegI src, immI_bitmask msk)</span>
<span class="line-added">294 %{</span>
<span class="line-added">295   match(Set dst (ConvI2L (AndI src msk)));</span>
<span class="line-added">296   ins_cost(INSN_COST);</span>
<span class="line-added">297   format %{ &quot;ubfiz $dst, $src, 0, exact_log2($msk + 1) &quot; %}</span>
<span class="line-added">298   ins_encode %{</span>
<span class="line-added">299     __ ubfiz(as_Register($dst$$reg), as_Register($src$$reg), 0, exact_log2($msk$$constant + 1));</span>
<span class="line-added">300   %}</span>
<span class="line-added">301   ins_pipe(ialu_reg_shift);</span>
<span class="line-added">302 %}</span>
303 
304 
305 // Rotations dnl
306 define(`EXTRACT_INSN&#39;,`
307 // This pattern is automatically generated from aarch64_ad.m4
308 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
309 instruct extr$3$1(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, immI lshift, immI rshift, rFlagsReg cr)
310 %{
311   match(Set dst ($3$1 (LShift$1 src1 lshift) (URShift$1 src2 rshift)));
312   predicate(0 == (((n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; $2) + (n-&gt;in(2)-&gt;in(2)-&gt;get_int() &amp; $2)) &amp; $2));
313 
314   ins_cost(INSN_COST);
315   format %{ &quot;extr $dst, $src1, $src2, #$rshift&quot; %}
316 
317   ins_encode %{
318     __ $4(as_Register($dst$$reg), as_Register($src1$$reg), as_Register($src2$$reg),
319             $rshift$$constant &amp; $2);
320   %}
321   ins_pipe(ialu_reg_reg_extr);
322 %}
323 &#39;)dnl
324 EXTRACT_INSN(L, 63, Or, extr)
325 EXTRACT_INSN(I, 31, Or, extrw)
326 EXTRACT_INSN(L, 63, Add, extr)
327 EXTRACT_INSN(I, 31, Add, extrw)
328 define(`ROL_EXPAND&#39;, `// This pattern is automatically generated from aarch64_ad.m4
329 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
330 
331 // $2 expander
332 instruct $2$1_rReg(iReg$1NoSp dst, iReg$1 src, iRegI shift, rFlagsReg cr)
333 %{
334   effect(DEF dst, USE src, USE shift);
335 
336   format %{ &quot;$2    $dst, $src, $shift&quot; %}
337   ins_cost(INSN_COST * 3);
338   ins_encode %{
339     __ subw(rscratch1, zr, as_Register($shift$$reg));
340     __ $3(as_Register($dst$$reg), as_Register($src$$reg),
341             rscratch1);
342     %}
343   ins_pipe(ialu_reg_reg_vshift);
344 %}
345 &#39;)
346 define(`ROR_EXPAND&#39;, `// This pattern is automatically generated from aarch64_ad.m4
347 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
348 
349 // $2 expander
350 instruct $2$1_rReg(iReg$1NoSp dst, iReg$1 src, iRegI shift, rFlagsReg cr)
351 %{
352   effect(DEF dst, USE src, USE shift);
353 
354   format %{ &quot;$2    $dst, $src, $shift&quot; %}
355   ins_cost(INSN_COST);
356   ins_encode %{
357     __ $3(as_Register($dst$$reg), as_Register($src$$reg),
358             as_Register($shift$$reg));
359     %}
360   ins_pipe(ialu_reg_reg_vshift);
361 %}
362 &#39;)dnl
363 define(ROL_INSN, `// This pattern is automatically generated from aarch64_ad.m4
364 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
365 instruct $3$1_rReg_Var_C$2(iReg$1NoSp dst, iReg$1 src, iRegI shift, immI$2 c$2, rFlagsReg cr)
366 %{
367   match(Set dst (Or$1 (LShift$1 src shift) (URShift$1 src (SubI c$2 shift))));
368 
369   expand %{
370     $3$1_rReg(dst, src, shift, cr);
371   %}
372 %}
373 &#39;)dnl
374 define(ROR_INSN, `// This pattern is automatically generated from aarch64_ad.m4
375 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
376 instruct $3$1_rReg_Var_C$2(iReg$1NoSp dst, iReg$1 src, iRegI shift, immI$2 c$2, rFlagsReg cr)
377 %{
378   match(Set dst (Or$1 (URShift$1 src shift) (LShift$1 src (SubI c$2 shift))));
379 
380   expand %{
381     $3$1_rReg(dst, src, shift, cr);
382   %}
383 %}
384 &#39;)dnl
385 ROL_EXPAND(L, rol, rorv)
386 ROL_EXPAND(I, rol, rorvw)
387 ROL_INSN(L, _64, rol)
388 ROL_INSN(L, 0, rol)
389 ROL_INSN(I, _32, rol)
390 ROL_INSN(I, 0, rol)
391 ROR_EXPAND(L, ror, rorv)
392 ROR_EXPAND(I, ror, rorvw)
393 ROR_INSN(L, _64, ror)
394 ROR_INSN(L, 0, ror)
395 ROR_INSN(I, _32, ror)
396 ROR_INSN(I, 0, ror)
397 
398 // Add/subtract (extended)
399 dnl ADD_SUB_EXTENDED(mode, size, add node, shift node, insn, shift type, wordsize
400 define(`ADD_SUB_CONV&#39;, `
401 // This pattern is automatically generated from aarch64_ad.m4
402 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
403 instruct $3Ext$1(iReg$2NoSp dst, iReg$2`&#39;ORL2I($2) src1, iReg$1`&#39;ORL2I($1) src2, rFlagsReg cr)
404 %{
405   match(Set dst ($3$2 src1 (ConvI2L src2)));
406   ins_cost(INSN_COST);
407   format %{ &quot;$4  $dst, $src1, $src2, $5&quot; %}
408 
409    ins_encode %{
410      __ $4(as_Register($dst$$reg), as_Register($src1$$reg),
411             as_Register($src2$$reg), ext::$5);
412    %}
413   ins_pipe(ialu_reg_reg);
414 %}&#39;)dnl
415 ADD_SUB_CONV(I,L,Add,add,sxtw)
416 ADD_SUB_CONV(I,L,Sub,sub,sxtw)
417 dnl
418 define(`ADD_SUB_EXTENDED&#39;, `
419 // This pattern is automatically generated from aarch64_ad.m4
420 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
421 instruct $3Ext$1_$6(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, immI_`&#39;eval($7-$2) lshift, immI_`&#39;eval($7-$2) rshift, rFlagsReg cr)
422 %{
423   match(Set dst ($3$1 src1 EXTEND($1, $4, src2, lshift, rshift)));
424   ins_cost(INSN_COST);
425   format %{ &quot;$5  $dst, $src1, $src2, $6&quot; %}
426 
427    ins_encode %{
428      __ $5(as_Register($dst$$reg), as_Register($src1$$reg),
429             as_Register($src2$$reg), ext::$6);
430    %}
431   ins_pipe(ialu_reg_reg);
432 %}&#39;)dnl
433 ADD_SUB_EXTENDED(I,16,Add,RShift,add,sxth,32)
434 ADD_SUB_EXTENDED(I,8,Add,RShift,add,sxtb,32)
435 ADD_SUB_EXTENDED(I,8,Add,URShift,add,uxtb,32)
436 ADD_SUB_EXTENDED(L,16,Add,RShift,add,sxth,64)
437 ADD_SUB_EXTENDED(L,32,Add,RShift,add,sxtw,64)
438 ADD_SUB_EXTENDED(L,8,Add,RShift,add,sxtb,64)
439 ADD_SUB_EXTENDED(L,8,Add,URShift,add,uxtb,64)
440 dnl
441 dnl ADD_SUB_ZERO_EXTEND(mode, size, add node, insn, shift type)
442 define(`ADD_SUB_ZERO_EXTEND&#39;, `// This pattern is automatically generated from aarch64_ad.m4
443 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
444 instruct $3Ext$1_$5_and(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, imm$1_$2 mask, rFlagsReg cr)
445 %{
446   match(Set dst ($3$1 src1 (And$1 src2 mask)));
447   ins_cost(INSN_COST);
448   format %{ &quot;$4  $dst, $src1, $src2, $5&quot; %}
449 
450    ins_encode %{
451      __ $4(as_Register($dst$$reg), as_Register($src1$$reg),
452             as_Register($src2$$reg), ext::$5);
453    %}
454   ins_pipe(ialu_reg_reg);
455 %}
456 &#39;)
457 dnl
458 ADD_SUB_ZERO_EXTEND(I,255,Add,addw,uxtb)
459 ADD_SUB_ZERO_EXTEND(I,65535,Add,addw,uxth)
460 ADD_SUB_ZERO_EXTEND(L,255,Add,add,uxtb)
461 ADD_SUB_ZERO_EXTEND(L,65535,Add,add,uxth)
462 ADD_SUB_ZERO_EXTEND(L,4294967295,Add,add,uxtw)
463 dnl
464 ADD_SUB_ZERO_EXTEND(I,255,Sub,subw,uxtb)
465 ADD_SUB_ZERO_EXTEND(I,65535,Sub,subw,uxth)
466 ADD_SUB_ZERO_EXTEND(L,255,Sub,sub,uxtb)
467 ADD_SUB_ZERO_EXTEND(L,65535,Sub,sub,uxth)
468 ADD_SUB_ZERO_EXTEND(L,4294967295,Sub,sub,uxtw)
469 dnl
470 dnl ADD_SUB_ZERO_EXTEND_SHIFT(mode, size, add node, insn, ext type)
471 define(`ADD_SUB_EXTENDED_SHIFT&#39;, `// This pattern is automatically generated from aarch64_ad.m4
472 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
473 instruct $3Ext$1_$6_shift(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, immIExt lshift2, immI_`&#39;eval($7-$2) lshift1, immI_`&#39;eval($7-$2) rshift1, rFlagsReg cr)
474 %{
475   match(Set dst ($3$1 src1 (LShift$1 EXTEND($1, $4, src2, lshift1, rshift1) lshift2)));
476   ins_cost(1.9 * INSN_COST);
477   format %{ &quot;$5  $dst, $src1, $src2, $6 #lshift2&quot; %}
478 
479    ins_encode %{
480      __ $5(as_Register($dst$$reg), as_Register($src1$$reg),
481             as_Register($src2$$reg), ext::$6, ($lshift2$$constant));
482    %}
483   ins_pipe(ialu_reg_reg_shift);
484 %}
485 &#39;)
486 dnl                   $1 $2 $3   $4   $5   $6  $7
487 ADD_SUB_EXTENDED_SHIFT(L,8,Add,RShift,add,sxtb,64)
488 ADD_SUB_EXTENDED_SHIFT(L,16,Add,RShift,add,sxth,64)
489 ADD_SUB_EXTENDED_SHIFT(L,32,Add,RShift,add,sxtw,64)
490 dnl
491 ADD_SUB_EXTENDED_SHIFT(L,8,Sub,RShift,sub,sxtb,64)
492 ADD_SUB_EXTENDED_SHIFT(L,16,Sub,RShift,sub,sxth,64)
493 ADD_SUB_EXTENDED_SHIFT(L,32,Sub,RShift,sub,sxtw,64)
494 dnl
495 ADD_SUB_EXTENDED_SHIFT(I,8,Add,RShift,addw,sxtb,32)
496 ADD_SUB_EXTENDED_SHIFT(I,16,Add,RShift,addw,sxth,32)
497 dnl
498 ADD_SUB_EXTENDED_SHIFT(I,8,Sub,RShift,subw,sxtb,32)
499 ADD_SUB_EXTENDED_SHIFT(I,16,Sub,RShift,subw,sxth,32)
500 dnl
501 dnl ADD_SUB_CONV_SHIFT(mode, add node, insn, ext type)
502 define(`ADD_SUB_CONV_SHIFT&#39;, `// This pattern is automatically generated from aarch64_ad.m4
503 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
504 instruct $2ExtI_shift(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iRegIorL2I src2, immIExt lshift, rFlagsReg cr)
505 %{
506   match(Set dst ($2$1 src1 (LShiftL (ConvI2L src2) lshift)));
507   ins_cost(1.9 * INSN_COST);
508   format %{ &quot;$3  $dst, $src1, $src2, $4 #lshift&quot; %}
509 
510    ins_encode %{
511      __ $3(as_Register($dst$$reg), as_Register($src1$$reg),
512             as_Register($src2$$reg), ext::$4, ($lshift$$constant));
513    %}
514   ins_pipe(ialu_reg_reg_shift);
515 %}
516 &#39;)dnl
517 ADD_SUB_CONV_SHIFT(L,Add,add,sxtw)
518 ADD_SUB_CONV_SHIFT(L,Sub,sub,sxtw)
519 dnl
520 dnl ADD_SUB_ZERO_EXTEND(mode, size, add node, insn, ext type)
521 define(`ADD_SUB_ZERO_EXTEND_SHIFT&#39;, `// This pattern is automatically generated from aarch64_ad.m4
522 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
523 instruct $3Ext$1_$5_and_shift(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, imm$1_$2 mask, immIExt lshift, rFlagsReg cr)
524 %{
525   match(Set dst ($3$1 src1 (LShift$1 (And$1 src2 mask) lshift)));
526   ins_cost(1.9 * INSN_COST);
527   format %{ &quot;$4  $dst, $src1, $src2, $5 #lshift&quot; %}
528 
529    ins_encode %{
530      __ $4(as_Register($dst$$reg), as_Register($src1$$reg),
531             as_Register($src2$$reg), ext::$5, ($lshift$$constant));
532    %}
533   ins_pipe(ialu_reg_reg_shift);
534 %}
535 &#39;)dnl
536 dnl                       $1 $2  $3  $4  $5
537 ADD_SUB_ZERO_EXTEND_SHIFT(L,255,Add,add,uxtb)
538 ADD_SUB_ZERO_EXTEND_SHIFT(L,65535,Add,add,uxth)
539 ADD_SUB_ZERO_EXTEND_SHIFT(L,4294967295,Add,add,uxtw)
540 dnl
541 ADD_SUB_ZERO_EXTEND_SHIFT(L,255,Sub,sub,uxtb)
542 ADD_SUB_ZERO_EXTEND_SHIFT(L,65535,Sub,sub,uxth)
543 ADD_SUB_ZERO_EXTEND_SHIFT(L,4294967295,Sub,sub,uxtw)
544 dnl
545 ADD_SUB_ZERO_EXTEND_SHIFT(I,255,Add,addw,uxtb)
546 ADD_SUB_ZERO_EXTEND_SHIFT(I,65535,Add,addw,uxth)
547 dnl
548 ADD_SUB_ZERO_EXTEND_SHIFT(I,255,Sub,subw,uxtb)
549 ADD_SUB_ZERO_EXTEND_SHIFT(I,65535,Sub,subw,uxth)
550 dnl
551 
<a name="12" id="anc12"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="12" type="hidden" />
</body>
</html>