// Seed: 2459915717
module module_0;
  initial id_1 <= 1;
  assign module_1.id_21 = 0;
endmodule
macromodule module_1 (
    output supply0 id_0,
    output wire id_1,
    input uwire id_2,
    input uwire id_3,
    input supply1 id_4,
    id_23,
    input tri id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    output tri0 id_11,
    output uwire id_12,
    input supply1 id_13,
    output wand id_14,
    output tri id_15,
    input tri0 id_16,
    input tri1 id_17,
    output tri0 id_18,
    input tri0 id_19,
    output supply1 id_20,
    output supply0 id_21
);
  supply1 id_24;
  assign id_0 = id_24;
  wire id_25;
  wire id_26;
  assign id_0 = id_5;
  wire id_27;
  module_0 modCall_1 ();
endmodule
