{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751255128351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751255128355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 11:45:28 2025 " "Processing started: Mon Jun 30 11:45:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751255128355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751255128355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751255128355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751255128859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751255128859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yasser/documents/lab poca/miniproject/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yasser/documents/lab poca/miniproject/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/ROM.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/ROM/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751255136701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751255136701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yasser/documents/lab poca/miniproject/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yasser/documents/lab poca/miniproject/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/RAM/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751255136705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751255136705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yasser/documents/lab poca/miniproject/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yasser/documents/lab poca/miniproject/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751255136711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751255136711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yasser/documents/lab poca/miniproject/cu/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yasser/documents/lab poca/miniproject/cu/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../CU/CU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CU/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751255136715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751255136715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yasser/documents/lab poca/miniproject/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/yasser/documents/lab poca/miniproject/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751255136720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751255136720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751255136725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751255136725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751255136755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom_inst " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom_inst\"" {  } { { "CPU.v" "rom_inst" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751255136757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram_inst\"" {  } { { "CPU.v" "ram_inst" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751255136761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RAM.v(17) " "Verilog HDL assignment warning at RAM.v(17): truncated value with size 32 to match size of target (16)" {  } { { "../RAM/RAM.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/RAM/RAM.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751255136761 "|CPU|RAM:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm_inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm_inst\"" {  } { { "CPU.v" "fsm_inst" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751255136763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.v(49) " "Verilog HDL assignment warning at FSM.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../FSM/FSM.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/FSM/FSM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751255136763 "|CPU|FSM:fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu_inst " "Elaborating entity \"CU\" for hierarchy \"CU:cu_inst\"" {  } { { "CPU.v" "cu_inst" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751255136765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_inst\"" {  } { { "CPU.v" "alu_inst" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751255136767 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[4\] GND " "Pin \"IR\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|IR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[5\] GND " "Pin \"IR\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|IR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[9\] GND " "Pin \"IR\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|IR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[10\] GND " "Pin \"IR\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|IR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[11\] GND " "Pin \"IR\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|IR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dest\[3\] GND " "Pin \"dest\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|dest[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dest\[4\] GND " "Pin \"dest\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|dest[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dest\[5\] GND " "Pin \"dest\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|dest[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "src\[4\] GND " "Pin \"src\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|src[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "src\[5\] GND " "Pin \"src\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|src[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[4\] GND " "Pin \"ram_addr\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|ram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[5\] GND " "Pin \"ram_addr\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/yasser/Documents/Lab POCA/MiniProject/CPU/CPU.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751255137158 "|CPU|ram_addr[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751255137158 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751255137494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "841 " "Implemented 841 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751255137507 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751255137507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "738 " "Implemented 738 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751255137507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751255137507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751255137554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 11:45:37 2025 " "Processing ended: Mon Jun 30 11:45:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751255137554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751255137554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751255137554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751255137554 ""}
