
123.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000011e  00800100  00000fec  00001080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000fec  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000b  0080021e  0080021e  0000119e  2**0
                  ALLOC
  3 .debug_aranges 00000100  00000000  00000000  0000119e  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000214  00000000  00000000  0000129e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001a8b  00000000  00000000  000014b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e3e  00000000  00000000  00002f3d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000010f4  00000000  00000000  00003d7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000190  00000000  00000000  00004e70  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000364  00000000  00000000  00005000  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000712  00000000  00000000  00005364  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c8  00000000  00000000  00005a76  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
   4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
   8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
   c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  48:	0c 94 ba 00 	jmp	0x174	; 0x174 <__vector_18>
  4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
  88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e1       	ldi	r29, 0x10	; 16
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	12 e0       	ldi	r17, 0x02	; 2
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	ec ee       	ldi	r30, 0xEC	; 236
  a0:	ff e0       	ldi	r31, 0x0F	; 15
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	ae 31       	cpi	r26, 0x1E	; 30
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	12 e0       	ldi	r17, 0x02	; 2
  b4:	ae e1       	ldi	r26, 0x1E	; 30
  b6:	b2 e0       	ldi	r27, 0x02	; 2
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	a9 32       	cpi	r26, 0x29	; 41
  be:	b1 07       	cpc	r27, r17
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	0e 94 80 01 	call	0x300	; 0x300 <main>
  c6:	0c 94 f4 07 	jmp	0xfe8	; 0xfe8 <_exit>

000000ca <__bad_interrupt>:
  ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <port_init>:
unsigned char passd[] = "1234";
unsigned char cnt = 0;
unsigned int aa=0,bb=-1;
void port_init(void)
{
 PORTA = 0x00;
  ce:	1b ba       	out	0x1b, r1	; 27
 DDRA  = 0xFF;
  d0:	9f ef       	ldi	r25, 0xFF	; 255
  d2:	9a bb       	out	0x1a, r25	; 26
 PORTB = 0x00;
  d4:	18 ba       	out	0x18, r1	; 24
 DDRB  = 0xFF;
  d6:	97 bb       	out	0x17, r25	; 23
 PORTC = 0x00; //m103 output only
  d8:	15 ba       	out	0x15, r1	; 21
 DDRC  = 0x0f;
  da:	8f e0       	ldi	r24, 0x0F	; 15
  dc:	84 bb       	out	0x14, r24	; 20
 PORTD = 0x00;
  de:	12 ba       	out	0x12, r1	; 18
 DDRD  = 0x00;
  e0:	11 ba       	out	0x11, r1	; 17
 PORTE = 0x00;
  e2:	13 b8       	out	0x03, r1	; 3
 DDRE  = 0x00;
  e4:	12 b8       	out	0x02, r1	; 2
 PORTF = 0x00;
  e6:	10 92 62 00 	sts	0x0062, r1
 DDRF  = 0x00;
  ea:	10 92 61 00 	sts	0x0061, r1
 PORTG = 0x00;
  ee:	10 92 65 00 	sts	0x0065, r1
 DDRG  = 0xFF;
  f2:	90 93 64 00 	sts	0x0064, r25

}
  f6:	08 95       	ret

000000f8 <init_devices>:


void init_devices(void)
{
 //stop errant interrupts until set up
 cli(); //disable all interrupts
  f8:	f8 94       	cli
 XMCRA = 0x00; //external memory
  fa:	10 92 6d 00 	sts	0x006D, r1
 XMCRB = 0x00; //external memory
  fe:	10 92 6c 00 	sts	0x006C, r1
 port_init();
 102:	0e 94 67 00 	call	0xce	; 0xce <port_init>

 MCUCR  = 0x00;
 106:	15 be       	out	0x35, r1	; 53
 EICRA  = 0x00; //pin change int edge 0:3
 108:	10 92 6a 00 	sts	0x006A, r1
 EICRB  = 0x00; //pin change int edge 4:7 //pin change int enable
 10c:	1a be       	out	0x3a, r1	; 58
 EIMSK  = 0x00;
 10e:	19 be       	out	0x39, r1	; 57

 
 sei(); //re-enable interrupts
 110:	78 94       	sei
 //all peripherals are now initialized
}
 112:	08 95       	ret

00000114 <delay>:

void delay(int n)
{
 114:	df 93       	push	r29
 116:	cf 93       	push	r28
 118:	00 d0       	rcall	.+0      	; 0x11a <delay+0x6>
 11a:	00 d0       	rcall	.+0      	; 0x11c <delay+0x8>
 11c:	cd b7       	in	r28, 0x3d	; 61
 11e:	de b7       	in	r29, 0x3e	; 62
 120:	9c 01       	movw	r18, r24
	volatile int i,j;
	for(i=1;i<n;i++)
 122:	81 e0       	ldi	r24, 0x01	; 1
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	9a 83       	std	Y+2, r25	; 0x02
 128:	89 83       	std	Y+1, r24	; 0x01
	{
    	for(j=1;j<600;j++);
 12a:	41 e0       	ldi	r20, 0x01	; 1
 12c:	50 e0       	ldi	r21, 0x00	; 0
 12e:	12 c0       	rjmp	.+36     	; 0x154 <delay+0x40>
 130:	5c 83       	std	Y+4, r21	; 0x04
 132:	4b 83       	std	Y+3, r20	; 0x03
 134:	05 c0       	rjmp	.+10     	; 0x140 <delay+0x2c>
 136:	8b 81       	ldd	r24, Y+3	; 0x03
 138:	9c 81       	ldd	r25, Y+4	; 0x04
 13a:	01 96       	adiw	r24, 0x01	; 1
 13c:	9c 83       	std	Y+4, r25	; 0x04
 13e:	8b 83       	std	Y+3, r24	; 0x03
 140:	8b 81       	ldd	r24, Y+3	; 0x03
 142:	9c 81       	ldd	r25, Y+4	; 0x04
 144:	88 55       	subi	r24, 0x58	; 88
 146:	92 40       	sbci	r25, 0x02	; 2
 148:	b4 f3       	brlt	.-20     	; 0x136 <delay+0x22>
}

void delay(int n)
{
	volatile int i,j;
	for(i=1;i<n;i++)
 14a:	89 81       	ldd	r24, Y+1	; 0x01
 14c:	9a 81       	ldd	r25, Y+2	; 0x02
 14e:	01 96       	adiw	r24, 0x01	; 1
 150:	9a 83       	std	Y+2, r25	; 0x02
 152:	89 83       	std	Y+1, r24	; 0x01
 154:	89 81       	ldd	r24, Y+1	; 0x01
 156:	9a 81       	ldd	r25, Y+2	; 0x02
 158:	82 17       	cp	r24, r18
 15a:	93 07       	cpc	r25, r19
 15c:	4c f3       	brlt	.-46     	; 0x130 <delay+0x1c>
	{
    	for(j=1;j<600;j++);
	}
}
 15e:	0f 90       	pop	r0
 160:	0f 90       	pop	r0
 162:	0f 90       	pop	r0
 164:	0f 90       	pop	r0
 166:	cf 91       	pop	r28
 168:	df 91       	pop	r29
 16a:	08 95       	ret

0000016c <uart0_tx>:


volatile unsigned char st = '-';
 
void uart0_tx(char d){ while(!(UCSR0A&0x20)); UDR0=d; } 
 16c:	5d 9b       	sbis	0x0b, 5	; 11
 16e:	fe cf       	rjmp	.-4      	; 0x16c <uart0_tx>
 170:	8c b9       	out	0x0c, r24	; 12
 172:	08 95       	ret

00000174 <__vector_18>:
   {  0B00111111, 0B00000110, 0B01011011, 0B01001111, 0B01100110, 
      0B01101101, 0B01111100, 0B00000111, 0B01111111, 0B01100111  } ;

char DIGIT[] = {0xf7, 0xfb, 0xfd, 0xfe} ;
 
ISR(USART0_RX_vect) { 
 174:	1f 92       	push	r1
 176:	0f 92       	push	r0
 178:	0f b6       	in	r0, 0x3f	; 63
 17a:	0f 92       	push	r0
 17c:	11 24       	eor	r1, r1
 17e:	8f 93       	push	r24
      st=UDR0;
 180:	8c b1       	in	r24, 0x0c	; 12
 182:	80 93 07 01 	sts	0x0107, r24
 } 
 186:	8f 91       	pop	r24
 188:	0f 90       	pop	r0
 18a:	0f be       	out	0x3f, r0	; 63
 18c:	0f 90       	pop	r0
 18e:	1f 90       	pop	r1
 190:	18 95       	reti

00000192 <reset_check>:

void reset_check()
{
	PORTC=0xf0; PORTA=0b01000000;
 192:	80 ef       	ldi	r24, 0xF0	; 240
 194:	85 bb       	out	0x15, r24	; 21
 196:	80 e4       	ldi	r24, 0x40	; 64
 198:	8b bb       	out	0x1b, r24	; 27
	PORTG = 0x00;
 19a:	10 92 65 00 	sts	0x0065, r1
	cnt=0;
 19e:	10 92 24 02 	sts	0x0224, r1
	bb=-1;
 1a2:	8f ef       	ldi	r24, 0xFF	; 255
 1a4:	9f ef       	ldi	r25, 0xFF	; 255
 1a6:	90 93 06 01 	sts	0x0106, r25
 1aa:	80 93 05 01 	sts	0x0105, r24

}
 1ae:	08 95       	ret

000001b0 <passwd_check>:

unsigned char passwd_check(unsigned char pass[])
{
 1b0:	bc 01       	movw	r22, r24
 1b2:	40 e0       	ldi	r20, 0x00	; 0
 1b4:	20 e0       	ldi	r18, 0x00	; 0
 1b6:	30 e0       	ldi	r19, 0x00	; 0
	unsigned char error = 0;
	int i;

	for(i=0;i<4;i++)
	{
		if(pass[i] != passd[i])
 1b8:	fb 01       	movw	r30, r22
 1ba:	e2 0f       	add	r30, r18
 1bc:	f3 1f       	adc	r31, r19
 1be:	d9 01       	movw	r26, r18
 1c0:	a0 50       	subi	r26, 0x00	; 0
 1c2:	bf 4f       	sbci	r27, 0xFF	; 255
 1c4:	90 81       	ld	r25, Z
 1c6:	8c 91       	ld	r24, X
 1c8:	98 13       	cpse	r25, r24
			error++;
 1ca:	4f 5f       	subi	r20, 0xFF	; 255
unsigned char passwd_check(unsigned char pass[])
{
	unsigned char error = 0;
	int i;

	for(i=0;i<4;i++)
 1cc:	2f 5f       	subi	r18, 0xFF	; 255
 1ce:	3f 4f       	sbci	r19, 0xFF	; 255
 1d0:	24 30       	cpi	r18, 0x04	; 4
 1d2:	31 05       	cpc	r19, r1
 1d4:	89 f7       	brne	.-30     	; 0x1b8 <passwd_check+0x8>
		if(pass[i] != passd[i])
			error++;
	}
	
	return error;
}
 1d6:	84 2f       	mov	r24, r20
 1d8:	08 95       	ret

000001da <passb>:


void passb()
{
	if(cnt != 0 || bb != 0)
 1da:	80 91 24 02 	lds	r24, 0x0224
 1de:	88 23       	and	r24, r24
 1e0:	31 f4       	brne	.+12     	; 0x1ee <passb+0x14>
 1e2:	80 91 05 01 	lds	r24, 0x0105
 1e6:	90 91 06 01 	lds	r25, 0x0106
 1ea:	89 2b       	or	r24, r25
 1ec:	61 f0       	breq	.+24     	; 0x206 <passb+0x2c>
	{
		cnt = 0;
 1ee:	10 92 24 02 	sts	0x0224, r1
		aa = 0;
 1f2:	10 92 26 02 	sts	0x0226, r1
 1f6:	10 92 25 02 	sts	0x0225, r1
		bb =-2;
 1fa:	8e ef       	ldi	r24, 0xFE	; 254
 1fc:	9f ef       	ldi	r25, 0xFF	; 255
 1fe:	90 93 06 01 	sts	0x0106, r25
 202:	80 93 05 01 	sts	0x0105, r24
 206:	08 95       	ret

00000208 <passc>:
	}
}

void passc(unsigned char data)
{
 208:	1f 93       	push	r17
 20a:	cf 93       	push	r28
 20c:	df 93       	push	r29

	if(cnt != 3)
 20e:	90 91 24 02 	lds	r25, 0x0224
 212:	93 30       	cpi	r25, 0x03	; 3
 214:	49 f0       	breq	.+18     	; 0x228 <passc+0x20>
	{
		pass[cnt++] = data;
 216:	e9 2f       	mov	r30, r25
 218:	f0 e0       	ldi	r31, 0x00	; 0
 21a:	e0 5e       	subi	r30, 0xE0	; 224
 21c:	fd 4f       	sbci	r31, 0xFD	; 253
 21e:	80 83       	st	Z, r24
 220:	9f 5f       	subi	r25, 0xFF	; 255
 222:	90 93 24 02 	sts	0x0224, r25
 226:	68 c0       	rjmp	.+208    	; 0x2f8 <passc+0xf0>
	}
	else if(cnt == 3)
	{
		pass[cnt]=data;
 228:	80 93 23 02 	sts	0x0223, r24

		if(passwd_check(pass)!=0)
 22c:	80 e2       	ldi	r24, 0x20	; 32
 22e:	92 e0       	ldi	r25, 0x02	; 2
 230:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <passwd_check>
 234:	88 23       	and	r24, r24
 236:	81 f0       	breq	.+32     	; 0x258 <passc+0x50>
		{
			aa = 0;
 238:	10 92 26 02 	sts	0x0226, r1
 23c:	10 92 25 02 	sts	0x0225, r1
			cnt=0;
 240:	10 92 24 02 	sts	0x0224, r1
			bb =-2;
 244:	8e ef       	ldi	r24, 0xFE	; 254
 246:	9f ef       	ldi	r25, 0xFF	; 255
 248:	90 93 06 01 	sts	0x0106, r25
 24c:	80 93 05 01 	sts	0x0105, r24
			PORTA=FONT[aa];
 250:	80 91 08 01 	lds	r24, 0x0108
 254:	8b bb       	out	0x1b, r24	; 27
 256:	50 c0       	rjmp	.+160    	; 0x2f8 <passc+0xf0>
		}
		else
		{	
			PORTA = FONT[aa];
 258:	e0 91 25 02 	lds	r30, 0x0225
 25c:	f0 91 26 02 	lds	r31, 0x0226
 260:	e8 5f       	subi	r30, 0xF8	; 248
 262:	fe 4f       	sbci	r31, 0xFE	; 254
 264:	80 81       	ld	r24, Z
 266:	8b bb       	out	0x1b, r24	; 27
			aa=0;
 268:	10 92 26 02 	sts	0x0226, r1
 26c:	10 92 25 02 	sts	0x0225, r1
 270:	c0 e0       	ldi	r28, 0x00	; 0
 272:	d0 e0       	ldi	r29, 0x00	; 0
				
			for(int a = 0; a<550; a++){ MOTOR_RIGHT_CLK;	MOTOR_RIGHT_CW; delay(2); MOTOR_RIGHT_CLK;	MOTOR_RIGHT_CW; delay(2);} 
 274:	14 e0       	ldi	r17, 0x04	; 4
 276:	88 b3       	in	r24, 0x18	; 24
 278:	81 27       	eor	r24, r17
 27a:	88 bb       	out	0x18, r24	; 24
 27c:	c3 98       	cbi	0x18, 3	; 24
 27e:	82 e0       	ldi	r24, 0x02	; 2
 280:	90 e0       	ldi	r25, 0x00	; 0
 282:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 286:	88 b3       	in	r24, 0x18	; 24
 288:	81 27       	eor	r24, r17
 28a:	88 bb       	out	0x18, r24	; 24
 28c:	c3 98       	cbi	0x18, 3	; 24
 28e:	82 e0       	ldi	r24, 0x02	; 2
 290:	90 e0       	ldi	r25, 0x00	; 0
 292:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 296:	21 96       	adiw	r28, 0x01	; 1
 298:	82 e0       	ldi	r24, 0x02	; 2
 29a:	c6 32       	cpi	r28, 0x26	; 38
 29c:	d8 07       	cpc	r29, r24
 29e:	59 f7       	brne	.-42     	; 0x276 <passc+0x6e>
 2a0:	80 e2       	ldi	r24, 0x20	; 32
 2a2:	9e e4       	ldi	r25, 0x4E	; 78
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 2a4:	20 e9       	ldi	r18, 0x90	; 144
 2a6:	31 e0       	ldi	r19, 0x01	; 1
 2a8:	f9 01       	movw	r30, r18
 2aa:	31 97       	sbiw	r30, 0x01	; 1
 2ac:	f1 f7       	brne	.-4      	; 0x2aa <passc+0xa2>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 2ae:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 2b0:	d9 f7       	brne	.-10     	; 0x2a8 <passc+0xa0>
 2b2:	c0 e0       	ldi	r28, 0x00	; 0
 2b4:	d0 e0       	ldi	r29, 0x00	; 0
			_delay_ms(2000);
			for(int a = 0; a<550; a++){ MOTOR_RIGHT_CLK;	MOTOR_RIGHT_CCW; delay(2); MOTOR_RIGHT_CLK;	MOTOR_RIGHT_CCW; delay(2);}
 2b6:	14 e0       	ldi	r17, 0x04	; 4
 2b8:	88 b3       	in	r24, 0x18	; 24
 2ba:	81 27       	eor	r24, r17
 2bc:	88 bb       	out	0x18, r24	; 24
 2be:	c3 9a       	sbi	0x18, 3	; 24
 2c0:	82 e0       	ldi	r24, 0x02	; 2
 2c2:	90 e0       	ldi	r25, 0x00	; 0
 2c4:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 2c8:	88 b3       	in	r24, 0x18	; 24
 2ca:	81 27       	eor	r24, r17
 2cc:	88 bb       	out	0x18, r24	; 24
 2ce:	c3 9a       	sbi	0x18, 3	; 24
 2d0:	82 e0       	ldi	r24, 0x02	; 2
 2d2:	90 e0       	ldi	r25, 0x00	; 0
 2d4:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 2d8:	21 96       	adiw	r28, 0x01	; 1
 2da:	82 e0       	ldi	r24, 0x02	; 2
 2dc:	c6 32       	cpi	r28, 0x26	; 38
 2de:	d8 07       	cpc	r29, r24
 2e0:	59 f7       	brne	.-42     	; 0x2b8 <passc+0xb0>
 2e2:	88 ec       	ldi	r24, 0xC8	; 200
 2e4:	90 e0       	ldi	r25, 0x00	; 0
 2e6:	20 e9       	ldi	r18, 0x90	; 144
 2e8:	31 e0       	ldi	r19, 0x01	; 1
 2ea:	f9 01       	movw	r30, r18
 2ec:	31 97       	sbiw	r30, 0x01	; 1
 2ee:	f1 f7       	brne	.-4      	; 0x2ec <passc+0xe4>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 2f0:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 2f2:	d9 f7       	brne	.-10     	; 0x2ea <passc+0xe2>
			_delay_ms(20);
			cnt = 0;
 2f4:	10 92 24 02 	sts	0x0224, r1

		}
	}
}
 2f8:	df 91       	pop	r29
 2fa:	cf 91       	pop	r28
 2fc:	1f 91       	pop	r17
 2fe:	08 95       	ret

00000300 <main>:

int main() { 
 300:	2f 92       	push	r2
 302:	3f 92       	push	r3
 304:	4f 92       	push	r4
 306:	5f 92       	push	r5
 308:	6f 92       	push	r6
 30a:	7f 92       	push	r7
 30c:	8f 92       	push	r8
 30e:	9f 92       	push	r9
 310:	af 92       	push	r10
 312:	bf 92       	push	r11
 314:	cf 92       	push	r12
 316:	df 92       	push	r13
 318:	ef 92       	push	r14
 31a:	ff 92       	push	r15
 31c:	0f 93       	push	r16
 31e:	1f 93       	push	r17
 320:	cf 93       	push	r28
 322:	df 93       	push	r29
	init_devices();
 324:	0e 94 7c 00 	call	0xf8	; 0xf8 <init_devices>
	MOTOR_PORT_DDR = 0xff;
 328:	8f ef       	ldi	r24, 0xFF	; 255
 32a:	87 bb       	out	0x17, r24	; 23

	int a=0;

	int flag=1;
    DDRD=0xFF; DDRE=0x07;
 32c:	81 bb       	out	0x11, r24	; 17
 32e:	87 e0       	ldi	r24, 0x07	; 7
 330:	82 b9       	out	0x02, r24	; 2
    ADCSRA=0xE7;
 332:	87 ee       	ldi	r24, 0xE7	; 231
 334:	86 b9       	out	0x06, r24	; 6

	MOTOR_ENABLE;
 336:	c7 9a       	sbi	0x18, 7	; 24
	MOTOR_STEP_M3;
 338:	88 b3       	in	r24, 0x18	; 24
 33a:	80 63       	ori	r24, 0x30	; 48
 33c:	88 bb       	out	0x18, r24	; 24
   	MOTOR_LEFT_CCW;
 33e:	c1 9a       	sbi	0x18, 1	; 24
   	MOTOR_RIGHT_CCW;
 340:	c3 9a       	sbi	0x18, 3	; 24

    PORTC=0xf0; PORTA=0b01000000;
 342:	80 ef       	ldi	r24, 0xF0	; 240
 344:	85 bb       	out	0x15, r24	; 21
 346:	80 e4       	ldi	r24, 0x40	; 64
 348:	8b bb       	out	0x1b, r24	; 27
    UCSR0B=0x98; UBRR0L=103; //baud rate 9600 
 34a:	88 e9       	ldi	r24, 0x98	; 152
 34c:	8a b9       	out	0x0a, r24	; 10
 34e:	87 e6       	ldi	r24, 0x67	; 103
 350:	89 b9       	out	0x09, r24	; 9
 
     sei(); 
 352:	78 94       	sei
 354:	01 e0       	ldi	r16, 0x01	; 1
 356:	10 e0       	ldi	r17, 0x00	; 0
				for(a=0;a<1150;a++)//while(a<800)
				{	

					MOTOR_LEFT_CW;
					//MOTOR_LEFT_CLK;
					MOTOR_LEFT_CLK;
 358:	ff 24       	eor	r15, r15
 35a:	f3 94       	inc	r15
			else if(st == '7') {aa = 7; passc('7');}
			else if(st == '8') {aa = 8; passc('8');}
			else if(st == '9') {aa = 9; passc('9');}
			else if(st == '0') {aa = 0; passc('0');}
			else if(st == 'd'){cnt = 0; aa= 0; bb = -2;}
			else if(st == 'e'){ for(int a = 0; a<550; a++){ MOTOR_RIGHT_CLK;	MOTOR_RIGHT_CW; delay(2); MOTOR_RIGHT_CLK;	MOTOR_RIGHT_CW; delay(2);} 
 35c:	54 e0       	ldi	r21, 0x04	; 4
 35e:	e5 2e       	mov	r14, r21
 360:	40 e9       	ldi	r20, 0x90	; 144
 362:	c4 2e       	mov	r12, r20
 364:	41 e0       	ldi	r20, 0x01	; 1
 366:	d4 2e       	mov	r13, r20
			else if(st == '6') {aa = 6; passc('6');}
			else if(st == '7') {aa = 7; passc('7');}
			else if(st == '8') {aa = 8; passc('8');}
			else if(st == '9') {aa = 9; passc('9');}
			else if(st == '0') {aa = 0; passc('0');}
			else if(st == 'd'){cnt = 0; aa= 0; bb = -2;}
 368:	3e ef       	ldi	r19, 0xFE	; 254
 36a:	23 2e       	mov	r2, r19
 36c:	3f ef       	ldi	r19, 0xFF	; 255
 36e:	33 2e       	mov	r3, r19
		 {
		 	if(st == '1') {aa = 1; passc('1');}
			else if(st == '2') {aa = 2; passc('2');}
			else if(st == '3') {aa = 3; passc('3');}
			else if(st == '4') {aa = 4; passc('4');}
			else if(st == '5') {aa = 5; passc('5');}
 370:	25 e0       	ldi	r18, 0x05	; 5
 372:	82 2e       	mov	r8, r18
 374:	91 2c       	mov	r9, r1
		 if ( (st == '1') || (st == '2' ) || (st == '3' ) || (st == '4') || (st == '5' ) || (st == '6')|| (st == '7') || (st == '8') || (st == '9')|| (st == '0') || (st == 'd' ) || (st == 'e' ) ) 
		 {
		 	if(st == '1') {aa = 1; passc('1');}
			else if(st == '2') {aa = 2; passc('2');}
			else if(st == '3') {aa = 3; passc('3');}
			else if(st == '4') {aa = 4; passc('4');}
 376:	94 e0       	ldi	r25, 0x04	; 4
 378:	69 2e       	mov	r6, r25
 37a:	71 2c       	mov	r7, r1

		 if ( (st == '1') || (st == '2' ) || (st == '3' ) || (st == '4') || (st == '5' ) || (st == '6')|| (st == '7') || (st == '8') || (st == '9')|| (st == '0') || (st == 'd' ) || (st == 'e' ) ) 
		 {
		 	if(st == '1') {aa = 1; passc('1');}
			else if(st == '2') {aa = 2; passc('2');}
			else if(st == '3') {aa = 3; passc('3');}
 37c:	83 e0       	ldi	r24, 0x03	; 3
 37e:	48 2e       	mov	r4, r24
 380:	51 2c       	mov	r5, r1
void reset_check()
{
	PORTC=0xf0; PORTA=0b01000000;
	PORTG = 0x00;
	cnt=0;
	bb=-1;
 382:	aa 24       	eor	r10, r10
 384:	aa 94       	dec	r10
 386:	ba 2c       	mov	r11, r10
 
     sei(); 
  
     while(1) {
      
		 ADMUX=5; _delay_ms(1); adc_value=ADC;
 388:	25 e0       	ldi	r18, 0x05	; 5
 38a:	27 b9       	out	0x07, r18	; 7
 38c:	80 ea       	ldi	r24, 0xA0	; 160
 38e:	9f e0       	ldi	r25, 0x0F	; 15
 390:	01 97       	sbiw	r24, 0x01	; 1
 392:	f1 f7       	brne	.-4      	; 0x390 <main+0x90>
 394:	64 b1       	in	r22, 0x04	; 4
 396:	75 b1       	in	r23, 0x05	; 5
 398:	70 93 28 02 	sts	0x0228, r23
 39c:	60 93 27 02 	sts	0x0227, r22
		 light=(int)((float)adc_value*1000.0/1023.0);
 3a0:	80 e0       	ldi	r24, 0x00	; 0
 3a2:	90 e0       	ldi	r25, 0x00	; 0
 3a4:	0e 94 a8 05 	call	0xb50	; 0xb50 <__floatunsisf>
 3a8:	20 e0       	ldi	r18, 0x00	; 0
 3aa:	30 e0       	ldi	r19, 0x00	; 0
 3ac:	4a e7       	ldi	r20, 0x7A	; 122
 3ae:	54 e4       	ldi	r21, 0x44	; 68
 3b0:	0e 94 ae 03 	call	0x75c	; 0x75c <__mulsf3>
 3b4:	20 e0       	ldi	r18, 0x00	; 0
 3b6:	30 ec       	ldi	r19, 0xC0	; 192
 3b8:	4f e7       	ldi	r20, 0x7F	; 127
 3ba:	54 e4       	ldi	r21, 0x44	; 68
 3bc:	0e 94 a8 04 	call	0x950	; 0x950 <__divsf3>
 3c0:	0e 94 54 05 	call	0xaa8	; 0xaa8 <__fixsfsi>
 3c4:	70 93 1f 02 	sts	0x021F, r23
 3c8:	60 93 1e 02 	sts	0x021E, r22
		

	 	 if(light<600)//밝을때
 3cc:	68 55       	subi	r22, 0x58	; 88
 3ce:	72 40       	sbci	r23, 0x02	; 2
 3d0:	00 f5       	brcc	.+64     	; 0x412 <main+0x112>
		{	
			MOTOR_ENABLE;
 3d2:	c7 9a       	sbi	0x18, 7	; 24
			MOTOR_STEP_M3;
 3d4:	88 b3       	in	r24, 0x18	; 24
 3d6:	80 63       	ori	r24, 0x30	; 48
 3d8:	88 bb       	out	0x18, r24	; 24
			
			if(flag==1)
 3da:	01 30       	cpi	r16, 0x01	; 1
 3dc:	11 05       	cpc	r17, r1
 3de:	b9 f4       	brne	.+46     	; 0x40e <main+0x10e>
 3e0:	c0 e0       	ldi	r28, 0x00	; 0
 3e2:	d0 e0       	ldi	r29, 0x00	; 0
			{	
				flag=2;
				for(a=0;a<1150;a++)//while(a<800)
				{	

					MOTOR_LEFT_CW;
 3e4:	c1 98       	cbi	0x18, 1	; 24
					//MOTOR_LEFT_CLK;
					MOTOR_LEFT_CLK;
 3e6:	88 b3       	in	r24, 0x18	; 24
 3e8:	8f 25       	eor	r24, r15
 3ea:	88 bb       	out	0x18, r24	; 24
					delay(2);
 3ec:	82 e0       	ldi	r24, 0x02	; 2
 3ee:	90 e0       	ldi	r25, 0x00	; 0
 3f0:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
					MOTOR_LEFT_CW;
 3f4:	c1 98       	cbi	0x18, 1	; 24
					//MOTOR_LEFT_CLK;
					MOTOR_LEFT_CLK;
 3f6:	88 b3       	in	r24, 0x18	; 24
 3f8:	8f 25       	eor	r24, r15
 3fa:	88 bb       	out	0x18, r24	; 24
					delay(2);
 3fc:	82 e0       	ldi	r24, 0x02	; 2
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
			MOTOR_STEP_M3;
			
			if(flag==1)
			{	
				flag=2;
				for(a=0;a<1150;a++)//while(a<800)
 404:	21 96       	adiw	r28, 0x01	; 1
 406:	84 e0       	ldi	r24, 0x04	; 4
 408:	ce 37       	cpi	r28, 0x7E	; 126
 40a:	d8 07       	cpc	r29, r24
 40c:	59 f7       	brne	.-42     	; 0x3e4 <main+0xe4>
 40e:	02 e0       	ldi	r16, 0x02	; 2
 410:	10 e0       	ldi	r17, 0x00	; 0
				}
			}
		}
		

		if(light>=600)//어두울때
 412:	80 91 1e 02 	lds	r24, 0x021E
 416:	90 91 1f 02 	lds	r25, 0x021F
 41a:	88 55       	subi	r24, 0x58	; 88
 41c:	92 40       	sbci	r25, 0x02	; 2
 41e:	00 f1       	brcs	.+64     	; 0x460 <main+0x160>
		{
			MOTOR_ENABLE;
 420:	c7 9a       	sbi	0x18, 7	; 24
			MOTOR_STEP_M3;
 422:	88 b3       	in	r24, 0x18	; 24
 424:	80 63       	ori	r24, 0x30	; 48
 426:	88 bb       	out	0x18, r24	; 24

			if(flag==2)
 428:	02 30       	cpi	r16, 0x02	; 2
 42a:	11 05       	cpc	r17, r1
 42c:	b9 f4       	brne	.+46     	; 0x45c <main+0x15c>
 42e:	c0 e0       	ldi	r28, 0x00	; 0
 430:	d0 e0       	ldi	r29, 0x00	; 0
			{
				flag=1;
				for(a=0;a<1100;a++)//while(a<800)
				{	
					MOTOR_LEFT_CCW;
 432:	c1 9a       	sbi	0x18, 1	; 24
					//MOTOR_LEFT_CLK;
					MOTOR_LEFT_CLK;
 434:	88 b3       	in	r24, 0x18	; 24
 436:	8f 25       	eor	r24, r15
 438:	88 bb       	out	0x18, r24	; 24
					delay(2);
 43a:	82 e0       	ldi	r24, 0x02	; 2
 43c:	90 e0       	ldi	r25, 0x00	; 0
 43e:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
					MOTOR_LEFT_CCW;
 442:	c1 9a       	sbi	0x18, 1	; 24
					//MOTOR_LEFT_CLK;
					MOTOR_LEFT_CLK;
 444:	88 b3       	in	r24, 0x18	; 24
 446:	8f 25       	eor	r24, r15
 448:	88 bb       	out	0x18, r24	; 24
					delay(2);
 44a:	82 e0       	ldi	r24, 0x02	; 2
 44c:	90 e0       	ldi	r25, 0x00	; 0
 44e:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
			MOTOR_STEP_M3;

			if(flag==2)
			{
				flag=1;
				for(a=0;a<1100;a++)//while(a<800)
 452:	21 96       	adiw	r28, 0x01	; 1
 454:	84 e0       	ldi	r24, 0x04	; 4
 456:	cc 34       	cpi	r28, 0x4C	; 76
 458:	d8 07       	cpc	r29, r24
 45a:	59 f7       	brne	.-42     	; 0x432 <main+0x132>
 45c:	01 e0       	ldi	r16, 0x01	; 1
 45e:	10 e0       	ldi	r17, 0x00	; 0
					//a++;
				}
			}
		}

		 if ( (st == '1') || (st == '2' ) || (st == '3' ) || (st == '4') || (st == '5' ) || (st == '6')|| (st == '7') || (st == '8') || (st == '9')|| (st == '0') || (st == 'd' ) || (st == 'e' ) ) 
 460:	80 91 07 01 	lds	r24, 0x0107
 464:	81 33       	cpi	r24, 0x31	; 49
 466:	69 f1       	breq	.+90     	; 0x4c2 <main+0x1c2>
 468:	80 91 07 01 	lds	r24, 0x0107
 46c:	82 33       	cpi	r24, 0x32	; 50
 46e:	49 f1       	breq	.+82     	; 0x4c2 <main+0x1c2>
 470:	80 91 07 01 	lds	r24, 0x0107
 474:	83 33       	cpi	r24, 0x33	; 51
 476:	29 f1       	breq	.+74     	; 0x4c2 <main+0x1c2>
 478:	80 91 07 01 	lds	r24, 0x0107
 47c:	84 33       	cpi	r24, 0x34	; 52
 47e:	09 f1       	breq	.+66     	; 0x4c2 <main+0x1c2>
 480:	80 91 07 01 	lds	r24, 0x0107
 484:	85 33       	cpi	r24, 0x35	; 53
 486:	e9 f0       	breq	.+58     	; 0x4c2 <main+0x1c2>
 488:	80 91 07 01 	lds	r24, 0x0107
 48c:	86 33       	cpi	r24, 0x36	; 54
 48e:	c9 f0       	breq	.+50     	; 0x4c2 <main+0x1c2>
 490:	80 91 07 01 	lds	r24, 0x0107
 494:	87 33       	cpi	r24, 0x37	; 55
 496:	a9 f0       	breq	.+42     	; 0x4c2 <main+0x1c2>
 498:	80 91 07 01 	lds	r24, 0x0107
 49c:	88 33       	cpi	r24, 0x38	; 56
 49e:	89 f0       	breq	.+34     	; 0x4c2 <main+0x1c2>
 4a0:	80 91 07 01 	lds	r24, 0x0107
 4a4:	89 33       	cpi	r24, 0x39	; 57
 4a6:	69 f0       	breq	.+26     	; 0x4c2 <main+0x1c2>
 4a8:	80 91 07 01 	lds	r24, 0x0107
 4ac:	80 33       	cpi	r24, 0x30	; 48
 4ae:	49 f0       	breq	.+18     	; 0x4c2 <main+0x1c2>
 4b0:	80 91 07 01 	lds	r24, 0x0107
 4b4:	84 36       	cpi	r24, 0x64	; 100
 4b6:	29 f0       	breq	.+10     	; 0x4c2 <main+0x1c2>
 4b8:	80 91 07 01 	lds	r24, 0x0107
 4bc:	85 36       	cpi	r24, 0x65	; 101
 4be:	09 f0       	breq	.+2      	; 0x4c2 <main+0x1c2>
 4c0:	e5 c0       	rjmp	.+458    	; 0x68c <main+0x38c>
		 {
		 	if(st == '1') {aa = 1; passc('1');}
 4c2:	80 91 07 01 	lds	r24, 0x0107
 4c6:	81 33       	cpi	r24, 0x31	; 49
 4c8:	41 f4       	brne	.+16     	; 0x4da <main+0x1da>
 4ca:	81 e0       	ldi	r24, 0x01	; 1
 4cc:	90 e0       	ldi	r25, 0x00	; 0
 4ce:	90 93 26 02 	sts	0x0226, r25
 4d2:	80 93 25 02 	sts	0x0225, r24
 4d6:	81 e3       	ldi	r24, 0x31	; 49
 4d8:	0b c0       	rjmp	.+22     	; 0x4f0 <main+0x1f0>
			else if(st == '2') {aa = 2; passc('2');}
 4da:	80 91 07 01 	lds	r24, 0x0107
 4de:	82 33       	cpi	r24, 0x32	; 50
 4e0:	51 f4       	brne	.+20     	; 0x4f6 <main+0x1f6>
 4e2:	82 e0       	ldi	r24, 0x02	; 2
 4e4:	90 e0       	ldi	r25, 0x00	; 0
 4e6:	90 93 26 02 	sts	0x0226, r25
 4ea:	80 93 25 02 	sts	0x0225, r24
 4ee:	82 e3       	ldi	r24, 0x32	; 50
 4f0:	0e 94 04 01 	call	0x208	; 0x208 <passc>
 4f4:	a6 c0       	rjmp	.+332    	; 0x642 <main+0x342>
			else if(st == '3') {aa = 3; passc('3');}
 4f6:	80 91 07 01 	lds	r24, 0x0107
 4fa:	83 33       	cpi	r24, 0x33	; 51
 4fc:	29 f4       	brne	.+10     	; 0x508 <main+0x208>
 4fe:	50 92 26 02 	sts	0x0226, r5
 502:	40 92 25 02 	sts	0x0225, r4
 506:	f4 cf       	rjmp	.-24     	; 0x4f0 <main+0x1f0>
			else if(st == '4') {aa = 4; passc('4');}
 508:	80 91 07 01 	lds	r24, 0x0107
 50c:	84 33       	cpi	r24, 0x34	; 52
 50e:	29 f4       	brne	.+10     	; 0x51a <main+0x21a>
 510:	70 92 26 02 	sts	0x0226, r7
 514:	60 92 25 02 	sts	0x0225, r6
 518:	eb cf       	rjmp	.-42     	; 0x4f0 <main+0x1f0>
			else if(st == '5') {aa = 5; passc('5');}
 51a:	80 91 07 01 	lds	r24, 0x0107
 51e:	85 33       	cpi	r24, 0x35	; 53
 520:	29 f4       	brne	.+10     	; 0x52c <main+0x22c>
 522:	90 92 26 02 	sts	0x0226, r9
 526:	80 92 25 02 	sts	0x0225, r8
 52a:	e2 cf       	rjmp	.-60     	; 0x4f0 <main+0x1f0>
			else if(st == '6') {aa = 6; passc('6');}
 52c:	80 91 07 01 	lds	r24, 0x0107
 530:	86 33       	cpi	r24, 0x36	; 54
 532:	41 f4       	brne	.+16     	; 0x544 <main+0x244>
 534:	86 e0       	ldi	r24, 0x06	; 6
 536:	90 e0       	ldi	r25, 0x00	; 0
 538:	90 93 26 02 	sts	0x0226, r25
 53c:	80 93 25 02 	sts	0x0225, r24
 540:	86 e3       	ldi	r24, 0x36	; 54
 542:	d6 cf       	rjmp	.-84     	; 0x4f0 <main+0x1f0>
			else if(st == '7') {aa = 7; passc('7');}
 544:	80 91 07 01 	lds	r24, 0x0107
 548:	87 33       	cpi	r24, 0x37	; 55
 54a:	41 f4       	brne	.+16     	; 0x55c <main+0x25c>
 54c:	87 e0       	ldi	r24, 0x07	; 7
 54e:	90 e0       	ldi	r25, 0x00	; 0
 550:	90 93 26 02 	sts	0x0226, r25
 554:	80 93 25 02 	sts	0x0225, r24
 558:	87 e3       	ldi	r24, 0x37	; 55
 55a:	ca cf       	rjmp	.-108    	; 0x4f0 <main+0x1f0>
			else if(st == '8') {aa = 8; passc('8');}
 55c:	80 91 07 01 	lds	r24, 0x0107
 560:	88 33       	cpi	r24, 0x38	; 56
 562:	41 f4       	brne	.+16     	; 0x574 <main+0x274>
 564:	88 e0       	ldi	r24, 0x08	; 8
 566:	90 e0       	ldi	r25, 0x00	; 0
 568:	90 93 26 02 	sts	0x0226, r25
 56c:	80 93 25 02 	sts	0x0225, r24
 570:	88 e3       	ldi	r24, 0x38	; 56
 572:	be cf       	rjmp	.-132    	; 0x4f0 <main+0x1f0>
			else if(st == '9') {aa = 9; passc('9');}
 574:	80 91 07 01 	lds	r24, 0x0107
 578:	89 33       	cpi	r24, 0x39	; 57
 57a:	41 f4       	brne	.+16     	; 0x58c <main+0x28c>
 57c:	89 e0       	ldi	r24, 0x09	; 9
 57e:	90 e0       	ldi	r25, 0x00	; 0
 580:	90 93 26 02 	sts	0x0226, r25
 584:	80 93 25 02 	sts	0x0225, r24
 588:	89 e3       	ldi	r24, 0x39	; 57
 58a:	b2 cf       	rjmp	.-156    	; 0x4f0 <main+0x1f0>
			else if(st == '0') {aa = 0; passc('0');}
 58c:	80 91 07 01 	lds	r24, 0x0107
 590:	80 33       	cpi	r24, 0x30	; 48
 592:	29 f4       	brne	.+10     	; 0x59e <main+0x29e>
 594:	10 92 26 02 	sts	0x0226, r1
 598:	10 92 25 02 	sts	0x0225, r1
 59c:	a9 cf       	rjmp	.-174    	; 0x4f0 <main+0x1f0>
			else if(st == 'd'){cnt = 0; aa= 0; bb = -2;}
 59e:	80 91 07 01 	lds	r24, 0x0107
 5a2:	84 36       	cpi	r24, 0x64	; 100
 5a4:	59 f4       	brne	.+22     	; 0x5bc <main+0x2bc>
 5a6:	10 92 24 02 	sts	0x0224, r1
 5aa:	10 92 26 02 	sts	0x0226, r1
 5ae:	10 92 25 02 	sts	0x0225, r1
 5b2:	30 92 06 01 	sts	0x0106, r3
 5b6:	20 92 05 01 	sts	0x0105, r2
 5ba:	43 c0       	rjmp	.+134    	; 0x642 <main+0x342>
			else if(st == 'e'){ for(int a = 0; a<550; a++){ MOTOR_RIGHT_CLK;	MOTOR_RIGHT_CW; delay(2); MOTOR_RIGHT_CLK;	MOTOR_RIGHT_CW; delay(2);} 
 5bc:	80 91 07 01 	lds	r24, 0x0107
 5c0:	85 36       	cpi	r24, 0x65	; 101
 5c2:	09 f0       	breq	.+2      	; 0x5c6 <main+0x2c6>
 5c4:	3e c0       	rjmp	.+124    	; 0x642 <main+0x342>
 5c6:	c0 e0       	ldi	r28, 0x00	; 0
 5c8:	d0 e0       	ldi	r29, 0x00	; 0
 5ca:	88 b3       	in	r24, 0x18	; 24
 5cc:	8e 25       	eor	r24, r14
 5ce:	88 bb       	out	0x18, r24	; 24
 5d0:	c3 98       	cbi	0x18, 3	; 24
 5d2:	82 e0       	ldi	r24, 0x02	; 2
 5d4:	90 e0       	ldi	r25, 0x00	; 0
 5d6:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 5da:	88 b3       	in	r24, 0x18	; 24
 5dc:	8e 25       	eor	r24, r14
 5de:	88 bb       	out	0x18, r24	; 24
 5e0:	c3 98       	cbi	0x18, 3	; 24
 5e2:	82 e0       	ldi	r24, 0x02	; 2
 5e4:	90 e0       	ldi	r25, 0x00	; 0
 5e6:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 5ea:	21 96       	adiw	r28, 0x01	; 1
 5ec:	92 e0       	ldi	r25, 0x02	; 2
 5ee:	c6 32       	cpi	r28, 0x26	; 38
 5f0:	d9 07       	cpc	r29, r25
 5f2:	59 f7       	brne	.-42     	; 0x5ca <main+0x2ca>
 5f4:	88 ec       	ldi	r24, 0xC8	; 200
 5f6:	90 e0       	ldi	r25, 0x00	; 0
 5f8:	f6 01       	movw	r30, r12
 5fa:	31 97       	sbiw	r30, 0x01	; 1
 5fc:	f1 f7       	brne	.-4      	; 0x5fa <main+0x2fa>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 5fe:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 600:	d9 f7       	brne	.-10     	; 0x5f8 <main+0x2f8>
 602:	c0 e0       	ldi	r28, 0x00	; 0
 604:	d0 e0       	ldi	r29, 0x00	; 0
								_delay_ms(20);
								for(int a = 0; a<550; a++){ MOTOR_RIGHT_CLK;	MOTOR_RIGHT_CCW; delay(2); MOTOR_RIGHT_CLK;	MOTOR_RIGHT_CCW; delay(2);}
 606:	88 b3       	in	r24, 0x18	; 24
 608:	8e 25       	eor	r24, r14
 60a:	88 bb       	out	0x18, r24	; 24
 60c:	c3 9a       	sbi	0x18, 3	; 24
 60e:	82 e0       	ldi	r24, 0x02	; 2
 610:	90 e0       	ldi	r25, 0x00	; 0
 612:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 616:	88 b3       	in	r24, 0x18	; 24
 618:	8e 25       	eor	r24, r14
 61a:	88 bb       	out	0x18, r24	; 24
 61c:	c3 9a       	sbi	0x18, 3	; 24
 61e:	82 e0       	ldi	r24, 0x02	; 2
 620:	90 e0       	ldi	r25, 0x00	; 0
 622:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 626:	21 96       	adiw	r28, 0x01	; 1
 628:	22 e0       	ldi	r18, 0x02	; 2
 62a:	c6 32       	cpi	r28, 0x26	; 38
 62c:	d2 07       	cpc	r29, r18
 62e:	59 f7       	brne	.-42     	; 0x606 <main+0x306>
 630:	80 ed       	ldi	r24, 0xD0	; 208
 632:	97 e0       	ldi	r25, 0x07	; 7
 634:	f6 01       	movw	r30, r12
 636:	31 97       	sbiw	r30, 0x01	; 1
 638:	f1 f7       	brne	.-4      	; 0x636 <main+0x336>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 63a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 63c:	d9 f7       	brne	.-10     	; 0x634 <main+0x334>
								_delay_ms(200);
							    
								cnt = 0;}
 63e:	10 92 24 02 	sts	0x0224, r1

			if(bb == 3) bb = 0;
 642:	80 91 05 01 	lds	r24, 0x0105
 646:	90 91 06 01 	lds	r25, 0x0106
 64a:	83 30       	cpi	r24, 0x03	; 3
 64c:	91 05       	cpc	r25, r1
 64e:	29 f4       	brne	.+10     	; 0x65a <main+0x35a>
 650:	10 92 06 01 	sts	0x0106, r1
 654:	10 92 05 01 	sts	0x0105, r1
 658:	05 c0       	rjmp	.+10     	; 0x664 <main+0x364>
			else bb++;
 65a:	01 96       	adiw	r24, 0x01	; 1
 65c:	90 93 06 01 	sts	0x0106, r25
 660:	80 93 05 01 	sts	0x0105, r24

			PORTA = FONT[aa]; 
 664:	e0 91 25 02 	lds	r30, 0x0225
 668:	f0 91 26 02 	lds	r31, 0x0226
 66c:	e8 5f       	subi	r30, 0xF8	; 248
 66e:	fe 4f       	sbci	r31, 0xFE	; 254
 670:	80 81       	ld	r24, Z
 672:	8b bb       	out	0x1b, r24	; 27
			PORTC = DIGIT[bb];
 674:	e0 91 05 01 	lds	r30, 0x0105
 678:	f0 91 06 01 	lds	r31, 0x0106
 67c:	ee 5e       	subi	r30, 0xEE	; 238
 67e:	fe 4f       	sbci	r31, 0xFE	; 254
 680:	80 81       	ld	r24, Z
 682:	85 bb       	out	0x15, r24	; 21
 684:	80 e2       	ldi	r24, 0x20	; 32
 686:	9e e4       	ldi	r25, 0x4E	; 78
 688:	01 97       	sbiw	r24, 0x01	; 1
 68a:	f1 f7       	brne	.-4      	; 0x688 <main+0x388>
			_delay_ms(5);	
		}
		
		

         if ((st == 'o' )|| (st == 'f' ) || (st == 'u' ) || (st == 'b' )|| (st == 'a' ))
 68c:	80 91 07 01 	lds	r24, 0x0107
 690:	8f 36       	cpi	r24, 0x6F	; 111
 692:	89 f0       	breq	.+34     	; 0x6b6 <main+0x3b6>
 694:	80 91 07 01 	lds	r24, 0x0107
 698:	86 36       	cpi	r24, 0x66	; 102
 69a:	69 f0       	breq	.+26     	; 0x6b6 <main+0x3b6>
 69c:	80 91 07 01 	lds	r24, 0x0107
 6a0:	85 37       	cpi	r24, 0x75	; 117
 6a2:	49 f0       	breq	.+18     	; 0x6b6 <main+0x3b6>
 6a4:	80 91 07 01 	lds	r24, 0x0107
 6a8:	82 36       	cpi	r24, 0x62	; 98
 6aa:	29 f0       	breq	.+10     	; 0x6b6 <main+0x3b6>
 6ac:	80 91 07 01 	lds	r24, 0x0107
 6b0:	81 36       	cpi	r24, 0x61	; 97
 6b2:	09 f0       	breq	.+2      	; 0x6b6 <main+0x3b6>
 6b4:	69 ce       	rjmp	.-814    	; 0x388 <main+0x88>
		 {
			   if (st == 'o') { PORTD = 0xFF; }
 6b6:	80 91 07 01 	lds	r24, 0x0107
 6ba:	8f 36       	cpi	r24, 0x6F	; 111
 6bc:	11 f4       	brne	.+4      	; 0x6c2 <main+0x3c2>
 6be:	8f ef       	ldi	r24, 0xFF	; 255
 6c0:	82 bb       	out	0x12, r24	; 18
               if (st == 'f') { PORTD = 0x00; }
 6c2:	80 91 07 01 	lds	r24, 0x0107
 6c6:	86 36       	cpi	r24, 0x66	; 102
 6c8:	09 f4       	brne	.+2      	; 0x6cc <main+0x3cc>
 6ca:	12 ba       	out	0x12, r1	; 18
			   if (st == 'u') { for(a = 0; a<1100; a++){ MOTOR_LEFT_CLK;	MOTOR_LEFT_CCW; delay(2); MOTOR_LEFT_CLK;	MOTOR_LEFT_CCW; delay(2);}}
 6cc:	80 91 07 01 	lds	r24, 0x0107
 6d0:	85 37       	cpi	r24, 0x75	; 117
 6d2:	b9 f4       	brne	.+46     	; 0x702 <main+0x402>
 6d4:	c0 e0       	ldi	r28, 0x00	; 0
 6d6:	d0 e0       	ldi	r29, 0x00	; 0
 6d8:	88 b3       	in	r24, 0x18	; 24
 6da:	8f 25       	eor	r24, r15
 6dc:	88 bb       	out	0x18, r24	; 24
 6de:	c1 9a       	sbi	0x18, 1	; 24
 6e0:	82 e0       	ldi	r24, 0x02	; 2
 6e2:	90 e0       	ldi	r25, 0x00	; 0
 6e4:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 6e8:	88 b3       	in	r24, 0x18	; 24
 6ea:	8f 25       	eor	r24, r15
 6ec:	88 bb       	out	0x18, r24	; 24
 6ee:	c1 9a       	sbi	0x18, 1	; 24
 6f0:	82 e0       	ldi	r24, 0x02	; 2
 6f2:	90 e0       	ldi	r25, 0x00	; 0
 6f4:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 6f8:	21 96       	adiw	r28, 0x01	; 1
 6fa:	84 e0       	ldi	r24, 0x04	; 4
 6fc:	cc 34       	cpi	r28, 0x4C	; 76
 6fe:	d8 07       	cpc	r29, r24
 700:	59 f7       	brne	.-42     	; 0x6d8 <main+0x3d8>
			   if (st == 'b') {	for(a = 0; a<1150; a++){ MOTOR_LEFT_CLK;	MOTOR_LEFT_CW; delay(2); MOTOR_LEFT_CLK;	MOTOR_LEFT_CW; delay(2);}}
 702:	80 91 07 01 	lds	r24, 0x0107
 706:	82 36       	cpi	r24, 0x62	; 98
 708:	b9 f4       	brne	.+46     	; 0x738 <main+0x438>
 70a:	c0 e0       	ldi	r28, 0x00	; 0
 70c:	d0 e0       	ldi	r29, 0x00	; 0
 70e:	88 b3       	in	r24, 0x18	; 24
 710:	8f 25       	eor	r24, r15
 712:	88 bb       	out	0x18, r24	; 24
 714:	c1 98       	cbi	0x18, 1	; 24
 716:	82 e0       	ldi	r24, 0x02	; 2
 718:	90 e0       	ldi	r25, 0x00	; 0
 71a:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 71e:	88 b3       	in	r24, 0x18	; 24
 720:	8f 25       	eor	r24, r15
 722:	88 bb       	out	0x18, r24	; 24
 724:	c1 98       	cbi	0x18, 1	; 24
 726:	82 e0       	ldi	r24, 0x02	; 2
 728:	90 e0       	ldi	r25, 0x00	; 0
 72a:	0e 94 8a 00 	call	0x114	; 0x114 <delay>
 72e:	21 96       	adiw	r28, 0x01	; 1
 730:	94 e0       	ldi	r25, 0x04	; 4
 732:	ce 37       	cpi	r28, 0x7E	; 126
 734:	d9 07       	cpc	r29, r25
 736:	59 f7       	brne	.-42     	; 0x70e <main+0x40e>
			   if (st == 'a') {  reset_check(); }
 738:	80 91 07 01 	lds	r24, 0x0107
 73c:	81 36       	cpi	r24, 0x61	; 97
 73e:	09 f0       	breq	.+2      	; 0x742 <main+0x442>
 740:	23 ce       	rjmp	.-954    	; 0x388 <main+0x88>
      st=UDR0;
 } 

void reset_check()
{
	PORTC=0xf0; PORTA=0b01000000;
 742:	20 ef       	ldi	r18, 0xF0	; 240
 744:	25 bb       	out	0x15, r18	; 21
 746:	80 e4       	ldi	r24, 0x40	; 64
 748:	8b bb       	out	0x1b, r24	; 27
	PORTG = 0x00;
 74a:	10 92 65 00 	sts	0x0065, r1
	cnt=0;
 74e:	10 92 24 02 	sts	0x0224, r1
	bb=-1;
 752:	b0 92 06 01 	sts	0x0106, r11
 756:	a0 92 05 01 	sts	0x0105, r10
 75a:	16 ce       	rjmp	.-980    	; 0x388 <main+0x88>

0000075c <__mulsf3>:
 75c:	a0 e2       	ldi	r26, 0x20	; 32
 75e:	b0 e0       	ldi	r27, 0x00	; 0
 760:	e4 eb       	ldi	r30, 0xB4	; 180
 762:	f3 e0       	ldi	r31, 0x03	; 3
 764:	0c 94 bd 07 	jmp	0xf7a	; 0xf7a <__prologue_saves__>
 768:	69 83       	std	Y+1, r22	; 0x01
 76a:	7a 83       	std	Y+2, r23	; 0x02
 76c:	8b 83       	std	Y+3, r24	; 0x03
 76e:	9c 83       	std	Y+4, r25	; 0x04
 770:	2d 83       	std	Y+5, r18	; 0x05
 772:	3e 83       	std	Y+6, r19	; 0x06
 774:	4f 83       	std	Y+7, r20	; 0x07
 776:	58 87       	std	Y+8, r21	; 0x08
 778:	ce 01       	movw	r24, r28
 77a:	01 96       	adiw	r24, 0x01	; 1
 77c:	be 01       	movw	r22, r28
 77e:	67 5f       	subi	r22, 0xF7	; 247
 780:	7f 4f       	sbci	r23, 0xFF	; 255
 782:	0e 94 45 07 	call	0xe8a	; 0xe8a <__unpack_f>
 786:	ce 01       	movw	r24, r28
 788:	05 96       	adiw	r24, 0x05	; 5
 78a:	be 01       	movw	r22, r28
 78c:	6f 5e       	subi	r22, 0xEF	; 239
 78e:	7f 4f       	sbci	r23, 0xFF	; 255
 790:	0e 94 45 07 	call	0xe8a	; 0xe8a <__unpack_f>
 794:	99 85       	ldd	r25, Y+9	; 0x09
 796:	92 30       	cpi	r25, 0x02	; 2
 798:	88 f0       	brcs	.+34     	; 0x7bc <__mulsf3+0x60>
 79a:	89 89       	ldd	r24, Y+17	; 0x11
 79c:	82 30       	cpi	r24, 0x02	; 2
 79e:	c8 f0       	brcs	.+50     	; 0x7d2 <__mulsf3+0x76>
 7a0:	94 30       	cpi	r25, 0x04	; 4
 7a2:	19 f4       	brne	.+6      	; 0x7aa <__mulsf3+0x4e>
 7a4:	82 30       	cpi	r24, 0x02	; 2
 7a6:	51 f4       	brne	.+20     	; 0x7bc <__mulsf3+0x60>
 7a8:	04 c0       	rjmp	.+8      	; 0x7b2 <__mulsf3+0x56>
 7aa:	84 30       	cpi	r24, 0x04	; 4
 7ac:	29 f4       	brne	.+10     	; 0x7b8 <__mulsf3+0x5c>
 7ae:	92 30       	cpi	r25, 0x02	; 2
 7b0:	81 f4       	brne	.+32     	; 0x7d2 <__mulsf3+0x76>
 7b2:	86 e1       	ldi	r24, 0x16	; 22
 7b4:	91 e0       	ldi	r25, 0x01	; 1
 7b6:	c6 c0       	rjmp	.+396    	; 0x944 <__mulsf3+0x1e8>
 7b8:	92 30       	cpi	r25, 0x02	; 2
 7ba:	49 f4       	brne	.+18     	; 0x7ce <__mulsf3+0x72>
 7bc:	20 e0       	ldi	r18, 0x00	; 0
 7be:	9a 85       	ldd	r25, Y+10	; 0x0a
 7c0:	8a 89       	ldd	r24, Y+18	; 0x12
 7c2:	98 13       	cpse	r25, r24
 7c4:	21 e0       	ldi	r18, 0x01	; 1
 7c6:	2a 87       	std	Y+10, r18	; 0x0a
 7c8:	ce 01       	movw	r24, r28
 7ca:	09 96       	adiw	r24, 0x09	; 9
 7cc:	bb c0       	rjmp	.+374    	; 0x944 <__mulsf3+0x1e8>
 7ce:	82 30       	cpi	r24, 0x02	; 2
 7d0:	49 f4       	brne	.+18     	; 0x7e4 <__mulsf3+0x88>
 7d2:	20 e0       	ldi	r18, 0x00	; 0
 7d4:	9a 85       	ldd	r25, Y+10	; 0x0a
 7d6:	8a 89       	ldd	r24, Y+18	; 0x12
 7d8:	98 13       	cpse	r25, r24
 7da:	21 e0       	ldi	r18, 0x01	; 1
 7dc:	2a 8b       	std	Y+18, r18	; 0x12
 7de:	ce 01       	movw	r24, r28
 7e0:	41 96       	adiw	r24, 0x11	; 17
 7e2:	b0 c0       	rjmp	.+352    	; 0x944 <__mulsf3+0x1e8>
 7e4:	2d 84       	ldd	r2, Y+13	; 0x0d
 7e6:	3e 84       	ldd	r3, Y+14	; 0x0e
 7e8:	4f 84       	ldd	r4, Y+15	; 0x0f
 7ea:	58 88       	ldd	r5, Y+16	; 0x10
 7ec:	6d 88       	ldd	r6, Y+21	; 0x15
 7ee:	7e 88       	ldd	r7, Y+22	; 0x16
 7f0:	8f 88       	ldd	r8, Y+23	; 0x17
 7f2:	98 8c       	ldd	r9, Y+24	; 0x18
 7f4:	ee 24       	eor	r14, r14
 7f6:	ff 24       	eor	r15, r15
 7f8:	87 01       	movw	r16, r14
 7fa:	aa 24       	eor	r10, r10
 7fc:	bb 24       	eor	r11, r11
 7fe:	65 01       	movw	r12, r10
 800:	40 e0       	ldi	r20, 0x00	; 0
 802:	50 e0       	ldi	r21, 0x00	; 0
 804:	60 e0       	ldi	r22, 0x00	; 0
 806:	70 e0       	ldi	r23, 0x00	; 0
 808:	e0 e0       	ldi	r30, 0x00	; 0
 80a:	f0 e0       	ldi	r31, 0x00	; 0
 80c:	c1 01       	movw	r24, r2
 80e:	81 70       	andi	r24, 0x01	; 1
 810:	90 70       	andi	r25, 0x00	; 0
 812:	89 2b       	or	r24, r25
 814:	e9 f0       	breq	.+58     	; 0x850 <__mulsf3+0xf4>
 816:	e6 0c       	add	r14, r6
 818:	f7 1c       	adc	r15, r7
 81a:	08 1d       	adc	r16, r8
 81c:	19 1d       	adc	r17, r9
 81e:	9a 01       	movw	r18, r20
 820:	ab 01       	movw	r20, r22
 822:	2a 0d       	add	r18, r10
 824:	3b 1d       	adc	r19, r11
 826:	4c 1d       	adc	r20, r12
 828:	5d 1d       	adc	r21, r13
 82a:	80 e0       	ldi	r24, 0x00	; 0
 82c:	90 e0       	ldi	r25, 0x00	; 0
 82e:	a0 e0       	ldi	r26, 0x00	; 0
 830:	b0 e0       	ldi	r27, 0x00	; 0
 832:	e6 14       	cp	r14, r6
 834:	f7 04       	cpc	r15, r7
 836:	08 05       	cpc	r16, r8
 838:	19 05       	cpc	r17, r9
 83a:	20 f4       	brcc	.+8      	; 0x844 <__mulsf3+0xe8>
 83c:	81 e0       	ldi	r24, 0x01	; 1
 83e:	90 e0       	ldi	r25, 0x00	; 0
 840:	a0 e0       	ldi	r26, 0x00	; 0
 842:	b0 e0       	ldi	r27, 0x00	; 0
 844:	ba 01       	movw	r22, r20
 846:	a9 01       	movw	r20, r18
 848:	48 0f       	add	r20, r24
 84a:	59 1f       	adc	r21, r25
 84c:	6a 1f       	adc	r22, r26
 84e:	7b 1f       	adc	r23, r27
 850:	aa 0c       	add	r10, r10
 852:	bb 1c       	adc	r11, r11
 854:	cc 1c       	adc	r12, r12
 856:	dd 1c       	adc	r13, r13
 858:	97 fe       	sbrs	r9, 7
 85a:	08 c0       	rjmp	.+16     	; 0x86c <__mulsf3+0x110>
 85c:	81 e0       	ldi	r24, 0x01	; 1
 85e:	90 e0       	ldi	r25, 0x00	; 0
 860:	a0 e0       	ldi	r26, 0x00	; 0
 862:	b0 e0       	ldi	r27, 0x00	; 0
 864:	a8 2a       	or	r10, r24
 866:	b9 2a       	or	r11, r25
 868:	ca 2a       	or	r12, r26
 86a:	db 2a       	or	r13, r27
 86c:	31 96       	adiw	r30, 0x01	; 1
 86e:	e0 32       	cpi	r30, 0x20	; 32
 870:	f1 05       	cpc	r31, r1
 872:	49 f0       	breq	.+18     	; 0x886 <__mulsf3+0x12a>
 874:	66 0c       	add	r6, r6
 876:	77 1c       	adc	r7, r7
 878:	88 1c       	adc	r8, r8
 87a:	99 1c       	adc	r9, r9
 87c:	56 94       	lsr	r5
 87e:	47 94       	ror	r4
 880:	37 94       	ror	r3
 882:	27 94       	ror	r2
 884:	c3 cf       	rjmp	.-122    	; 0x80c <__mulsf3+0xb0>
 886:	fa 85       	ldd	r31, Y+10	; 0x0a
 888:	ea 89       	ldd	r30, Y+18	; 0x12
 88a:	2b 89       	ldd	r18, Y+19	; 0x13
 88c:	3c 89       	ldd	r19, Y+20	; 0x14
 88e:	8b 85       	ldd	r24, Y+11	; 0x0b
 890:	9c 85       	ldd	r25, Y+12	; 0x0c
 892:	28 0f       	add	r18, r24
 894:	39 1f       	adc	r19, r25
 896:	2e 5f       	subi	r18, 0xFE	; 254
 898:	3f 4f       	sbci	r19, 0xFF	; 255
 89a:	17 c0       	rjmp	.+46     	; 0x8ca <__mulsf3+0x16e>
 89c:	ca 01       	movw	r24, r20
 89e:	81 70       	andi	r24, 0x01	; 1
 8a0:	90 70       	andi	r25, 0x00	; 0
 8a2:	89 2b       	or	r24, r25
 8a4:	61 f0       	breq	.+24     	; 0x8be <__mulsf3+0x162>
 8a6:	16 95       	lsr	r17
 8a8:	07 95       	ror	r16
 8aa:	f7 94       	ror	r15
 8ac:	e7 94       	ror	r14
 8ae:	80 e0       	ldi	r24, 0x00	; 0
 8b0:	90 e0       	ldi	r25, 0x00	; 0
 8b2:	a0 e0       	ldi	r26, 0x00	; 0
 8b4:	b0 e8       	ldi	r27, 0x80	; 128
 8b6:	e8 2a       	or	r14, r24
 8b8:	f9 2a       	or	r15, r25
 8ba:	0a 2b       	or	r16, r26
 8bc:	1b 2b       	or	r17, r27
 8be:	76 95       	lsr	r23
 8c0:	67 95       	ror	r22
 8c2:	57 95       	ror	r21
 8c4:	47 95       	ror	r20
 8c6:	2f 5f       	subi	r18, 0xFF	; 255
 8c8:	3f 4f       	sbci	r19, 0xFF	; 255
 8ca:	77 fd       	sbrc	r23, 7
 8cc:	e7 cf       	rjmp	.-50     	; 0x89c <__mulsf3+0x140>
 8ce:	0c c0       	rjmp	.+24     	; 0x8e8 <__mulsf3+0x18c>
 8d0:	44 0f       	add	r20, r20
 8d2:	55 1f       	adc	r21, r21
 8d4:	66 1f       	adc	r22, r22
 8d6:	77 1f       	adc	r23, r23
 8d8:	17 fd       	sbrc	r17, 7
 8da:	41 60       	ori	r20, 0x01	; 1
 8dc:	ee 0c       	add	r14, r14
 8de:	ff 1c       	adc	r15, r15
 8e0:	00 1f       	adc	r16, r16
 8e2:	11 1f       	adc	r17, r17
 8e4:	21 50       	subi	r18, 0x01	; 1
 8e6:	30 40       	sbci	r19, 0x00	; 0
 8e8:	40 30       	cpi	r20, 0x00	; 0
 8ea:	90 e0       	ldi	r25, 0x00	; 0
 8ec:	59 07       	cpc	r21, r25
 8ee:	90 e0       	ldi	r25, 0x00	; 0
 8f0:	69 07       	cpc	r22, r25
 8f2:	90 e4       	ldi	r25, 0x40	; 64
 8f4:	79 07       	cpc	r23, r25
 8f6:	60 f3       	brcs	.-40     	; 0x8d0 <__mulsf3+0x174>
 8f8:	2b 8f       	std	Y+27, r18	; 0x1b
 8fa:	3c 8f       	std	Y+28, r19	; 0x1c
 8fc:	db 01       	movw	r26, r22
 8fe:	ca 01       	movw	r24, r20
 900:	8f 77       	andi	r24, 0x7F	; 127
 902:	90 70       	andi	r25, 0x00	; 0
 904:	a0 70       	andi	r26, 0x00	; 0
 906:	b0 70       	andi	r27, 0x00	; 0
 908:	80 34       	cpi	r24, 0x40	; 64
 90a:	91 05       	cpc	r25, r1
 90c:	a1 05       	cpc	r26, r1
 90e:	b1 05       	cpc	r27, r1
 910:	61 f4       	brne	.+24     	; 0x92a <__mulsf3+0x1ce>
 912:	47 fd       	sbrc	r20, 7
 914:	0a c0       	rjmp	.+20     	; 0x92a <__mulsf3+0x1ce>
 916:	e1 14       	cp	r14, r1
 918:	f1 04       	cpc	r15, r1
 91a:	01 05       	cpc	r16, r1
 91c:	11 05       	cpc	r17, r1
 91e:	29 f0       	breq	.+10     	; 0x92a <__mulsf3+0x1ce>
 920:	40 5c       	subi	r20, 0xC0	; 192
 922:	5f 4f       	sbci	r21, 0xFF	; 255
 924:	6f 4f       	sbci	r22, 0xFF	; 255
 926:	7f 4f       	sbci	r23, 0xFF	; 255
 928:	40 78       	andi	r20, 0x80	; 128
 92a:	1a 8e       	std	Y+26, r1	; 0x1a
 92c:	fe 17       	cp	r31, r30
 92e:	11 f0       	breq	.+4      	; 0x934 <__mulsf3+0x1d8>
 930:	81 e0       	ldi	r24, 0x01	; 1
 932:	8a 8f       	std	Y+26, r24	; 0x1a
 934:	4d 8f       	std	Y+29, r20	; 0x1d
 936:	5e 8f       	std	Y+30, r21	; 0x1e
 938:	6f 8f       	std	Y+31, r22	; 0x1f
 93a:	78 a3       	std	Y+32, r23	; 0x20
 93c:	83 e0       	ldi	r24, 0x03	; 3
 93e:	89 8f       	std	Y+25, r24	; 0x19
 940:	ce 01       	movw	r24, r28
 942:	49 96       	adiw	r24, 0x19	; 25
 944:	0e 94 70 06 	call	0xce0	; 0xce0 <__pack_f>
 948:	a0 96       	adiw	r28, 0x20	; 32
 94a:	e2 e1       	ldi	r30, 0x12	; 18
 94c:	0c 94 d9 07 	jmp	0xfb2	; 0xfb2 <__epilogue_restores__>

00000950 <__divsf3>:
 950:	a8 e1       	ldi	r26, 0x18	; 24
 952:	b0 e0       	ldi	r27, 0x00	; 0
 954:	ee ea       	ldi	r30, 0xAE	; 174
 956:	f4 e0       	ldi	r31, 0x04	; 4
 958:	0c 94 c5 07 	jmp	0xf8a	; 0xf8a <__prologue_saves__+0x10>
 95c:	69 83       	std	Y+1, r22	; 0x01
 95e:	7a 83       	std	Y+2, r23	; 0x02
 960:	8b 83       	std	Y+3, r24	; 0x03
 962:	9c 83       	std	Y+4, r25	; 0x04
 964:	2d 83       	std	Y+5, r18	; 0x05
 966:	3e 83       	std	Y+6, r19	; 0x06
 968:	4f 83       	std	Y+7, r20	; 0x07
 96a:	58 87       	std	Y+8, r21	; 0x08
 96c:	b9 e0       	ldi	r27, 0x09	; 9
 96e:	eb 2e       	mov	r14, r27
 970:	f1 2c       	mov	r15, r1
 972:	ec 0e       	add	r14, r28
 974:	fd 1e       	adc	r15, r29
 976:	ce 01       	movw	r24, r28
 978:	01 96       	adiw	r24, 0x01	; 1
 97a:	b7 01       	movw	r22, r14
 97c:	0e 94 45 07 	call	0xe8a	; 0xe8a <__unpack_f>
 980:	8e 01       	movw	r16, r28
 982:	0f 5e       	subi	r16, 0xEF	; 239
 984:	1f 4f       	sbci	r17, 0xFF	; 255
 986:	ce 01       	movw	r24, r28
 988:	05 96       	adiw	r24, 0x05	; 5
 98a:	b8 01       	movw	r22, r16
 98c:	0e 94 45 07 	call	0xe8a	; 0xe8a <__unpack_f>
 990:	29 85       	ldd	r18, Y+9	; 0x09
 992:	22 30       	cpi	r18, 0x02	; 2
 994:	08 f4       	brcc	.+2      	; 0x998 <__divsf3+0x48>
 996:	7e c0       	rjmp	.+252    	; 0xa94 <__divsf3+0x144>
 998:	39 89       	ldd	r19, Y+17	; 0x11
 99a:	32 30       	cpi	r19, 0x02	; 2
 99c:	10 f4       	brcc	.+4      	; 0x9a2 <__divsf3+0x52>
 99e:	b8 01       	movw	r22, r16
 9a0:	7c c0       	rjmp	.+248    	; 0xa9a <__divsf3+0x14a>
 9a2:	8a 85       	ldd	r24, Y+10	; 0x0a
 9a4:	9a 89       	ldd	r25, Y+18	; 0x12
 9a6:	89 27       	eor	r24, r25
 9a8:	8a 87       	std	Y+10, r24	; 0x0a
 9aa:	24 30       	cpi	r18, 0x04	; 4
 9ac:	11 f0       	breq	.+4      	; 0x9b2 <__divsf3+0x62>
 9ae:	22 30       	cpi	r18, 0x02	; 2
 9b0:	31 f4       	brne	.+12     	; 0x9be <__divsf3+0x6e>
 9b2:	23 17       	cp	r18, r19
 9b4:	09 f0       	breq	.+2      	; 0x9b8 <__divsf3+0x68>
 9b6:	6e c0       	rjmp	.+220    	; 0xa94 <__divsf3+0x144>
 9b8:	66 e1       	ldi	r22, 0x16	; 22
 9ba:	71 e0       	ldi	r23, 0x01	; 1
 9bc:	6e c0       	rjmp	.+220    	; 0xa9a <__divsf3+0x14a>
 9be:	34 30       	cpi	r19, 0x04	; 4
 9c0:	39 f4       	brne	.+14     	; 0x9d0 <__divsf3+0x80>
 9c2:	1d 86       	std	Y+13, r1	; 0x0d
 9c4:	1e 86       	std	Y+14, r1	; 0x0e
 9c6:	1f 86       	std	Y+15, r1	; 0x0f
 9c8:	18 8a       	std	Y+16, r1	; 0x10
 9ca:	1c 86       	std	Y+12, r1	; 0x0c
 9cc:	1b 86       	std	Y+11, r1	; 0x0b
 9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__divsf3+0x88>
 9d0:	32 30       	cpi	r19, 0x02	; 2
 9d2:	21 f4       	brne	.+8      	; 0x9dc <__divsf3+0x8c>
 9d4:	84 e0       	ldi	r24, 0x04	; 4
 9d6:	89 87       	std	Y+9, r24	; 0x09
 9d8:	b7 01       	movw	r22, r14
 9da:	5f c0       	rjmp	.+190    	; 0xa9a <__divsf3+0x14a>
 9dc:	2b 85       	ldd	r18, Y+11	; 0x0b
 9de:	3c 85       	ldd	r19, Y+12	; 0x0c
 9e0:	8b 89       	ldd	r24, Y+19	; 0x13
 9e2:	9c 89       	ldd	r25, Y+20	; 0x14
 9e4:	28 1b       	sub	r18, r24
 9e6:	39 0b       	sbc	r19, r25
 9e8:	3c 87       	std	Y+12, r19	; 0x0c
 9ea:	2b 87       	std	Y+11, r18	; 0x0b
 9ec:	ed 84       	ldd	r14, Y+13	; 0x0d
 9ee:	fe 84       	ldd	r15, Y+14	; 0x0e
 9f0:	0f 85       	ldd	r16, Y+15	; 0x0f
 9f2:	18 89       	ldd	r17, Y+16	; 0x10
 9f4:	ad 88       	ldd	r10, Y+21	; 0x15
 9f6:	be 88       	ldd	r11, Y+22	; 0x16
 9f8:	cf 88       	ldd	r12, Y+23	; 0x17
 9fa:	d8 8c       	ldd	r13, Y+24	; 0x18
 9fc:	ea 14       	cp	r14, r10
 9fe:	fb 04       	cpc	r15, r11
 a00:	0c 05       	cpc	r16, r12
 a02:	1d 05       	cpc	r17, r13
 a04:	40 f4       	brcc	.+16     	; 0xa16 <__divsf3+0xc6>
 a06:	ee 0c       	add	r14, r14
 a08:	ff 1c       	adc	r15, r15
 a0a:	00 1f       	adc	r16, r16
 a0c:	11 1f       	adc	r17, r17
 a0e:	21 50       	subi	r18, 0x01	; 1
 a10:	30 40       	sbci	r19, 0x00	; 0
 a12:	3c 87       	std	Y+12, r19	; 0x0c
 a14:	2b 87       	std	Y+11, r18	; 0x0b
 a16:	20 e0       	ldi	r18, 0x00	; 0
 a18:	30 e0       	ldi	r19, 0x00	; 0
 a1a:	40 e0       	ldi	r20, 0x00	; 0
 a1c:	50 e0       	ldi	r21, 0x00	; 0
 a1e:	80 e0       	ldi	r24, 0x00	; 0
 a20:	90 e0       	ldi	r25, 0x00	; 0
 a22:	a0 e0       	ldi	r26, 0x00	; 0
 a24:	b0 e4       	ldi	r27, 0x40	; 64
 a26:	60 e0       	ldi	r22, 0x00	; 0
 a28:	70 e0       	ldi	r23, 0x00	; 0
 a2a:	ea 14       	cp	r14, r10
 a2c:	fb 04       	cpc	r15, r11
 a2e:	0c 05       	cpc	r16, r12
 a30:	1d 05       	cpc	r17, r13
 a32:	40 f0       	brcs	.+16     	; 0xa44 <__divsf3+0xf4>
 a34:	28 2b       	or	r18, r24
 a36:	39 2b       	or	r19, r25
 a38:	4a 2b       	or	r20, r26
 a3a:	5b 2b       	or	r21, r27
 a3c:	ea 18       	sub	r14, r10
 a3e:	fb 08       	sbc	r15, r11
 a40:	0c 09       	sbc	r16, r12
 a42:	1d 09       	sbc	r17, r13
 a44:	b6 95       	lsr	r27
 a46:	a7 95       	ror	r26
 a48:	97 95       	ror	r25
 a4a:	87 95       	ror	r24
 a4c:	ee 0c       	add	r14, r14
 a4e:	ff 1c       	adc	r15, r15
 a50:	00 1f       	adc	r16, r16
 a52:	11 1f       	adc	r17, r17
 a54:	6f 5f       	subi	r22, 0xFF	; 255
 a56:	7f 4f       	sbci	r23, 0xFF	; 255
 a58:	6f 31       	cpi	r22, 0x1F	; 31
 a5a:	71 05       	cpc	r23, r1
 a5c:	31 f7       	brne	.-52     	; 0xa2a <__divsf3+0xda>
 a5e:	da 01       	movw	r26, r20
 a60:	c9 01       	movw	r24, r18
 a62:	8f 77       	andi	r24, 0x7F	; 127
 a64:	90 70       	andi	r25, 0x00	; 0
 a66:	a0 70       	andi	r26, 0x00	; 0
 a68:	b0 70       	andi	r27, 0x00	; 0
 a6a:	80 34       	cpi	r24, 0x40	; 64
 a6c:	91 05       	cpc	r25, r1
 a6e:	a1 05       	cpc	r26, r1
 a70:	b1 05       	cpc	r27, r1
 a72:	61 f4       	brne	.+24     	; 0xa8c <__divsf3+0x13c>
 a74:	27 fd       	sbrc	r18, 7
 a76:	0a c0       	rjmp	.+20     	; 0xa8c <__divsf3+0x13c>
 a78:	e1 14       	cp	r14, r1
 a7a:	f1 04       	cpc	r15, r1
 a7c:	01 05       	cpc	r16, r1
 a7e:	11 05       	cpc	r17, r1
 a80:	29 f0       	breq	.+10     	; 0xa8c <__divsf3+0x13c>
 a82:	20 5c       	subi	r18, 0xC0	; 192
 a84:	3f 4f       	sbci	r19, 0xFF	; 255
 a86:	4f 4f       	sbci	r20, 0xFF	; 255
 a88:	5f 4f       	sbci	r21, 0xFF	; 255
 a8a:	20 78       	andi	r18, 0x80	; 128
 a8c:	2d 87       	std	Y+13, r18	; 0x0d
 a8e:	3e 87       	std	Y+14, r19	; 0x0e
 a90:	4f 87       	std	Y+15, r20	; 0x0f
 a92:	58 8b       	std	Y+16, r21	; 0x10
 a94:	be 01       	movw	r22, r28
 a96:	67 5f       	subi	r22, 0xF7	; 247
 a98:	7f 4f       	sbci	r23, 0xFF	; 255
 a9a:	cb 01       	movw	r24, r22
 a9c:	0e 94 70 06 	call	0xce0	; 0xce0 <__pack_f>
 aa0:	68 96       	adiw	r28, 0x18	; 24
 aa2:	ea e0       	ldi	r30, 0x0A	; 10
 aa4:	0c 94 e1 07 	jmp	0xfc2	; 0xfc2 <__epilogue_restores__+0x10>

00000aa8 <__fixsfsi>:
 aa8:	ac e0       	ldi	r26, 0x0C	; 12
 aaa:	b0 e0       	ldi	r27, 0x00	; 0
 aac:	ea e5       	ldi	r30, 0x5A	; 90
 aae:	f5 e0       	ldi	r31, 0x05	; 5
 ab0:	0c 94 cd 07 	jmp	0xf9a	; 0xf9a <__prologue_saves__+0x20>
 ab4:	69 83       	std	Y+1, r22	; 0x01
 ab6:	7a 83       	std	Y+2, r23	; 0x02
 ab8:	8b 83       	std	Y+3, r24	; 0x03
 aba:	9c 83       	std	Y+4, r25	; 0x04
 abc:	ce 01       	movw	r24, r28
 abe:	01 96       	adiw	r24, 0x01	; 1
 ac0:	be 01       	movw	r22, r28
 ac2:	6b 5f       	subi	r22, 0xFB	; 251
 ac4:	7f 4f       	sbci	r23, 0xFF	; 255
 ac6:	0e 94 45 07 	call	0xe8a	; 0xe8a <__unpack_f>
 aca:	8d 81       	ldd	r24, Y+5	; 0x05
 acc:	82 30       	cpi	r24, 0x02	; 2
 ace:	61 f1       	breq	.+88     	; 0xb28 <__fixsfsi+0x80>
 ad0:	82 30       	cpi	r24, 0x02	; 2
 ad2:	50 f1       	brcs	.+84     	; 0xb28 <__fixsfsi+0x80>
 ad4:	84 30       	cpi	r24, 0x04	; 4
 ad6:	21 f4       	brne	.+8      	; 0xae0 <__fixsfsi+0x38>
 ad8:	8e 81       	ldd	r24, Y+6	; 0x06
 ada:	88 23       	and	r24, r24
 adc:	51 f1       	breq	.+84     	; 0xb32 <__fixsfsi+0x8a>
 ade:	2e c0       	rjmp	.+92     	; 0xb3c <__fixsfsi+0x94>
 ae0:	2f 81       	ldd	r18, Y+7	; 0x07
 ae2:	38 85       	ldd	r19, Y+8	; 0x08
 ae4:	37 fd       	sbrc	r19, 7
 ae6:	20 c0       	rjmp	.+64     	; 0xb28 <__fixsfsi+0x80>
 ae8:	6e 81       	ldd	r22, Y+6	; 0x06
 aea:	2f 31       	cpi	r18, 0x1F	; 31
 aec:	31 05       	cpc	r19, r1
 aee:	1c f0       	brlt	.+6      	; 0xaf6 <__fixsfsi+0x4e>
 af0:	66 23       	and	r22, r22
 af2:	f9 f0       	breq	.+62     	; 0xb32 <__fixsfsi+0x8a>
 af4:	23 c0       	rjmp	.+70     	; 0xb3c <__fixsfsi+0x94>
 af6:	8e e1       	ldi	r24, 0x1E	; 30
 af8:	90 e0       	ldi	r25, 0x00	; 0
 afa:	82 1b       	sub	r24, r18
 afc:	93 0b       	sbc	r25, r19
 afe:	29 85       	ldd	r18, Y+9	; 0x09
 b00:	3a 85       	ldd	r19, Y+10	; 0x0a
 b02:	4b 85       	ldd	r20, Y+11	; 0x0b
 b04:	5c 85       	ldd	r21, Y+12	; 0x0c
 b06:	04 c0       	rjmp	.+8      	; 0xb10 <__fixsfsi+0x68>
 b08:	56 95       	lsr	r21
 b0a:	47 95       	ror	r20
 b0c:	37 95       	ror	r19
 b0e:	27 95       	ror	r18
 b10:	8a 95       	dec	r24
 b12:	d2 f7       	brpl	.-12     	; 0xb08 <__fixsfsi+0x60>
 b14:	66 23       	and	r22, r22
 b16:	b1 f0       	breq	.+44     	; 0xb44 <__fixsfsi+0x9c>
 b18:	50 95       	com	r21
 b1a:	40 95       	com	r20
 b1c:	30 95       	com	r19
 b1e:	21 95       	neg	r18
 b20:	3f 4f       	sbci	r19, 0xFF	; 255
 b22:	4f 4f       	sbci	r20, 0xFF	; 255
 b24:	5f 4f       	sbci	r21, 0xFF	; 255
 b26:	0e c0       	rjmp	.+28     	; 0xb44 <__fixsfsi+0x9c>
 b28:	20 e0       	ldi	r18, 0x00	; 0
 b2a:	30 e0       	ldi	r19, 0x00	; 0
 b2c:	40 e0       	ldi	r20, 0x00	; 0
 b2e:	50 e0       	ldi	r21, 0x00	; 0
 b30:	09 c0       	rjmp	.+18     	; 0xb44 <__fixsfsi+0x9c>
 b32:	2f ef       	ldi	r18, 0xFF	; 255
 b34:	3f ef       	ldi	r19, 0xFF	; 255
 b36:	4f ef       	ldi	r20, 0xFF	; 255
 b38:	5f e7       	ldi	r21, 0x7F	; 127
 b3a:	04 c0       	rjmp	.+8      	; 0xb44 <__fixsfsi+0x9c>
 b3c:	20 e0       	ldi	r18, 0x00	; 0
 b3e:	30 e0       	ldi	r19, 0x00	; 0
 b40:	40 e0       	ldi	r20, 0x00	; 0
 b42:	50 e8       	ldi	r21, 0x80	; 128
 b44:	b9 01       	movw	r22, r18
 b46:	ca 01       	movw	r24, r20
 b48:	2c 96       	adiw	r28, 0x0c	; 12
 b4a:	e2 e0       	ldi	r30, 0x02	; 2
 b4c:	0c 94 e9 07 	jmp	0xfd2	; 0xfd2 <__epilogue_restores__+0x20>

00000b50 <__floatunsisf>:
 b50:	a8 e0       	ldi	r26, 0x08	; 8
 b52:	b0 e0       	ldi	r27, 0x00	; 0
 b54:	ee ea       	ldi	r30, 0xAE	; 174
 b56:	f5 e0       	ldi	r31, 0x05	; 5
 b58:	0c 94 c5 07 	jmp	0xf8a	; 0xf8a <__prologue_saves__+0x10>
 b5c:	7b 01       	movw	r14, r22
 b5e:	8c 01       	movw	r16, r24
 b60:	61 15       	cp	r22, r1
 b62:	71 05       	cpc	r23, r1
 b64:	81 05       	cpc	r24, r1
 b66:	91 05       	cpc	r25, r1
 b68:	19 f4       	brne	.+6      	; 0xb70 <__floatunsisf+0x20>
 b6a:	82 e0       	ldi	r24, 0x02	; 2
 b6c:	89 83       	std	Y+1, r24	; 0x01
 b6e:	60 c0       	rjmp	.+192    	; 0xc30 <__floatunsisf+0xe0>
 b70:	83 e0       	ldi	r24, 0x03	; 3
 b72:	89 83       	std	Y+1, r24	; 0x01
 b74:	8e e1       	ldi	r24, 0x1E	; 30
 b76:	c8 2e       	mov	r12, r24
 b78:	d1 2c       	mov	r13, r1
 b7a:	dc 82       	std	Y+4, r13	; 0x04
 b7c:	cb 82       	std	Y+3, r12	; 0x03
 b7e:	ed 82       	std	Y+5, r14	; 0x05
 b80:	fe 82       	std	Y+6, r15	; 0x06
 b82:	0f 83       	std	Y+7, r16	; 0x07
 b84:	18 87       	std	Y+8, r17	; 0x08
 b86:	c8 01       	movw	r24, r16
 b88:	b7 01       	movw	r22, r14
 b8a:	0e 94 21 06 	call	0xc42	; 0xc42 <__clzsi2>
 b8e:	fc 01       	movw	r30, r24
 b90:	31 97       	sbiw	r30, 0x01	; 1
 b92:	f7 ff       	sbrs	r31, 7
 b94:	3b c0       	rjmp	.+118    	; 0xc0c <__floatunsisf+0xbc>
 b96:	22 27       	eor	r18, r18
 b98:	33 27       	eor	r19, r19
 b9a:	2e 1b       	sub	r18, r30
 b9c:	3f 0b       	sbc	r19, r31
 b9e:	57 01       	movw	r10, r14
 ba0:	68 01       	movw	r12, r16
 ba2:	02 2e       	mov	r0, r18
 ba4:	04 c0       	rjmp	.+8      	; 0xbae <__floatunsisf+0x5e>
 ba6:	d6 94       	lsr	r13
 ba8:	c7 94       	ror	r12
 baa:	b7 94       	ror	r11
 bac:	a7 94       	ror	r10
 bae:	0a 94       	dec	r0
 bb0:	d2 f7       	brpl	.-12     	; 0xba6 <__floatunsisf+0x56>
 bb2:	40 e0       	ldi	r20, 0x00	; 0
 bb4:	50 e0       	ldi	r21, 0x00	; 0
 bb6:	60 e0       	ldi	r22, 0x00	; 0
 bb8:	70 e0       	ldi	r23, 0x00	; 0
 bba:	81 e0       	ldi	r24, 0x01	; 1
 bbc:	90 e0       	ldi	r25, 0x00	; 0
 bbe:	a0 e0       	ldi	r26, 0x00	; 0
 bc0:	b0 e0       	ldi	r27, 0x00	; 0
 bc2:	04 c0       	rjmp	.+8      	; 0xbcc <__floatunsisf+0x7c>
 bc4:	88 0f       	add	r24, r24
 bc6:	99 1f       	adc	r25, r25
 bc8:	aa 1f       	adc	r26, r26
 bca:	bb 1f       	adc	r27, r27
 bcc:	2a 95       	dec	r18
 bce:	d2 f7       	brpl	.-12     	; 0xbc4 <__floatunsisf+0x74>
 bd0:	01 97       	sbiw	r24, 0x01	; 1
 bd2:	a1 09       	sbc	r26, r1
 bd4:	b1 09       	sbc	r27, r1
 bd6:	8e 21       	and	r24, r14
 bd8:	9f 21       	and	r25, r15
 bda:	a0 23       	and	r26, r16
 bdc:	b1 23       	and	r27, r17
 bde:	00 97       	sbiw	r24, 0x00	; 0
 be0:	a1 05       	cpc	r26, r1
 be2:	b1 05       	cpc	r27, r1
 be4:	21 f0       	breq	.+8      	; 0xbee <__floatunsisf+0x9e>
 be6:	41 e0       	ldi	r20, 0x01	; 1
 be8:	50 e0       	ldi	r21, 0x00	; 0
 bea:	60 e0       	ldi	r22, 0x00	; 0
 bec:	70 e0       	ldi	r23, 0x00	; 0
 bee:	4a 29       	or	r20, r10
 bf0:	5b 29       	or	r21, r11
 bf2:	6c 29       	or	r22, r12
 bf4:	7d 29       	or	r23, r13
 bf6:	4d 83       	std	Y+5, r20	; 0x05
 bf8:	5e 83       	std	Y+6, r21	; 0x06
 bfa:	6f 83       	std	Y+7, r22	; 0x07
 bfc:	78 87       	std	Y+8, r23	; 0x08
 bfe:	8e e1       	ldi	r24, 0x1E	; 30
 c00:	90 e0       	ldi	r25, 0x00	; 0
 c02:	8e 1b       	sub	r24, r30
 c04:	9f 0b       	sbc	r25, r31
 c06:	9c 83       	std	Y+4, r25	; 0x04
 c08:	8b 83       	std	Y+3, r24	; 0x03
 c0a:	12 c0       	rjmp	.+36     	; 0xc30 <__floatunsisf+0xe0>
 c0c:	30 97       	sbiw	r30, 0x00	; 0
 c0e:	81 f0       	breq	.+32     	; 0xc30 <__floatunsisf+0xe0>
 c10:	0e 2e       	mov	r0, r30
 c12:	04 c0       	rjmp	.+8      	; 0xc1c <__floatunsisf+0xcc>
 c14:	ee 0c       	add	r14, r14
 c16:	ff 1c       	adc	r15, r15
 c18:	00 1f       	adc	r16, r16
 c1a:	11 1f       	adc	r17, r17
 c1c:	0a 94       	dec	r0
 c1e:	d2 f7       	brpl	.-12     	; 0xc14 <__floatunsisf+0xc4>
 c20:	ed 82       	std	Y+5, r14	; 0x05
 c22:	fe 82       	std	Y+6, r15	; 0x06
 c24:	0f 83       	std	Y+7, r16	; 0x07
 c26:	18 87       	std	Y+8, r17	; 0x08
 c28:	ce 1a       	sub	r12, r30
 c2a:	df 0a       	sbc	r13, r31
 c2c:	dc 82       	std	Y+4, r13	; 0x04
 c2e:	cb 82       	std	Y+3, r12	; 0x03
 c30:	1a 82       	std	Y+2, r1	; 0x02
 c32:	ce 01       	movw	r24, r28
 c34:	01 96       	adiw	r24, 0x01	; 1
 c36:	0e 94 70 06 	call	0xce0	; 0xce0 <__pack_f>
 c3a:	28 96       	adiw	r28, 0x08	; 8
 c3c:	ea e0       	ldi	r30, 0x0A	; 10
 c3e:	0c 94 e1 07 	jmp	0xfc2	; 0xfc2 <__epilogue_restores__+0x10>

00000c42 <__clzsi2>:
 c42:	ef 92       	push	r14
 c44:	ff 92       	push	r15
 c46:	0f 93       	push	r16
 c48:	1f 93       	push	r17
 c4a:	7b 01       	movw	r14, r22
 c4c:	8c 01       	movw	r16, r24
 c4e:	80 e0       	ldi	r24, 0x00	; 0
 c50:	e8 16       	cp	r14, r24
 c52:	80 e0       	ldi	r24, 0x00	; 0
 c54:	f8 06       	cpc	r15, r24
 c56:	81 e0       	ldi	r24, 0x01	; 1
 c58:	08 07       	cpc	r16, r24
 c5a:	80 e0       	ldi	r24, 0x00	; 0
 c5c:	18 07       	cpc	r17, r24
 c5e:	88 f4       	brcc	.+34     	; 0xc82 <__clzsi2+0x40>
 c60:	8f ef       	ldi	r24, 0xFF	; 255
 c62:	e8 16       	cp	r14, r24
 c64:	f1 04       	cpc	r15, r1
 c66:	01 05       	cpc	r16, r1
 c68:	11 05       	cpc	r17, r1
 c6a:	31 f0       	breq	.+12     	; 0xc78 <__clzsi2+0x36>
 c6c:	28 f0       	brcs	.+10     	; 0xc78 <__clzsi2+0x36>
 c6e:	88 e0       	ldi	r24, 0x08	; 8
 c70:	90 e0       	ldi	r25, 0x00	; 0
 c72:	a0 e0       	ldi	r26, 0x00	; 0
 c74:	b0 e0       	ldi	r27, 0x00	; 0
 c76:	17 c0       	rjmp	.+46     	; 0xca6 <__clzsi2+0x64>
 c78:	80 e0       	ldi	r24, 0x00	; 0
 c7a:	90 e0       	ldi	r25, 0x00	; 0
 c7c:	a0 e0       	ldi	r26, 0x00	; 0
 c7e:	b0 e0       	ldi	r27, 0x00	; 0
 c80:	12 c0       	rjmp	.+36     	; 0xca6 <__clzsi2+0x64>
 c82:	80 e0       	ldi	r24, 0x00	; 0
 c84:	e8 16       	cp	r14, r24
 c86:	80 e0       	ldi	r24, 0x00	; 0
 c88:	f8 06       	cpc	r15, r24
 c8a:	80 e0       	ldi	r24, 0x00	; 0
 c8c:	08 07       	cpc	r16, r24
 c8e:	81 e0       	ldi	r24, 0x01	; 1
 c90:	18 07       	cpc	r17, r24
 c92:	28 f0       	brcs	.+10     	; 0xc9e <__clzsi2+0x5c>
 c94:	88 e1       	ldi	r24, 0x18	; 24
 c96:	90 e0       	ldi	r25, 0x00	; 0
 c98:	a0 e0       	ldi	r26, 0x00	; 0
 c9a:	b0 e0       	ldi	r27, 0x00	; 0
 c9c:	04 c0       	rjmp	.+8      	; 0xca6 <__clzsi2+0x64>
 c9e:	80 e1       	ldi	r24, 0x10	; 16
 ca0:	90 e0       	ldi	r25, 0x00	; 0
 ca2:	a0 e0       	ldi	r26, 0x00	; 0
 ca4:	b0 e0       	ldi	r27, 0x00	; 0
 ca6:	20 e2       	ldi	r18, 0x20	; 32
 ca8:	30 e0       	ldi	r19, 0x00	; 0
 caa:	40 e0       	ldi	r20, 0x00	; 0
 cac:	50 e0       	ldi	r21, 0x00	; 0
 cae:	28 1b       	sub	r18, r24
 cb0:	39 0b       	sbc	r19, r25
 cb2:	4a 0b       	sbc	r20, r26
 cb4:	5b 0b       	sbc	r21, r27
 cb6:	04 c0       	rjmp	.+8      	; 0xcc0 <__clzsi2+0x7e>
 cb8:	16 95       	lsr	r17
 cba:	07 95       	ror	r16
 cbc:	f7 94       	ror	r15
 cbe:	e7 94       	ror	r14
 cc0:	8a 95       	dec	r24
 cc2:	d2 f7       	brpl	.-12     	; 0xcb8 <__clzsi2+0x76>
 cc4:	f7 01       	movw	r30, r14
 cc6:	e2 5e       	subi	r30, 0xE2	; 226
 cc8:	fe 4f       	sbci	r31, 0xFE	; 254
 cca:	80 81       	ld	r24, Z
 ccc:	28 1b       	sub	r18, r24
 cce:	31 09       	sbc	r19, r1
 cd0:	41 09       	sbc	r20, r1
 cd2:	51 09       	sbc	r21, r1
 cd4:	c9 01       	movw	r24, r18
 cd6:	1f 91       	pop	r17
 cd8:	0f 91       	pop	r16
 cda:	ff 90       	pop	r15
 cdc:	ef 90       	pop	r14
 cde:	08 95       	ret

00000ce0 <__pack_f>:
 ce0:	df 92       	push	r13
 ce2:	ef 92       	push	r14
 ce4:	ff 92       	push	r15
 ce6:	0f 93       	push	r16
 ce8:	1f 93       	push	r17
 cea:	fc 01       	movw	r30, r24
 cec:	e4 80       	ldd	r14, Z+4	; 0x04
 cee:	f5 80       	ldd	r15, Z+5	; 0x05
 cf0:	06 81       	ldd	r16, Z+6	; 0x06
 cf2:	17 81       	ldd	r17, Z+7	; 0x07
 cf4:	d1 80       	ldd	r13, Z+1	; 0x01
 cf6:	80 81       	ld	r24, Z
 cf8:	82 30       	cpi	r24, 0x02	; 2
 cfa:	48 f4       	brcc	.+18     	; 0xd0e <__pack_f+0x2e>
 cfc:	80 e0       	ldi	r24, 0x00	; 0
 cfe:	90 e0       	ldi	r25, 0x00	; 0
 d00:	a0 e1       	ldi	r26, 0x10	; 16
 d02:	b0 e0       	ldi	r27, 0x00	; 0
 d04:	e8 2a       	or	r14, r24
 d06:	f9 2a       	or	r15, r25
 d08:	0a 2b       	or	r16, r26
 d0a:	1b 2b       	or	r17, r27
 d0c:	a5 c0       	rjmp	.+330    	; 0xe58 <__pack_f+0x178>
 d0e:	84 30       	cpi	r24, 0x04	; 4
 d10:	09 f4       	brne	.+2      	; 0xd14 <__pack_f+0x34>
 d12:	9f c0       	rjmp	.+318    	; 0xe52 <__pack_f+0x172>
 d14:	82 30       	cpi	r24, 0x02	; 2
 d16:	21 f4       	brne	.+8      	; 0xd20 <__pack_f+0x40>
 d18:	ee 24       	eor	r14, r14
 d1a:	ff 24       	eor	r15, r15
 d1c:	87 01       	movw	r16, r14
 d1e:	05 c0       	rjmp	.+10     	; 0xd2a <__pack_f+0x4a>
 d20:	e1 14       	cp	r14, r1
 d22:	f1 04       	cpc	r15, r1
 d24:	01 05       	cpc	r16, r1
 d26:	11 05       	cpc	r17, r1
 d28:	19 f4       	brne	.+6      	; 0xd30 <__pack_f+0x50>
 d2a:	e0 e0       	ldi	r30, 0x00	; 0
 d2c:	f0 e0       	ldi	r31, 0x00	; 0
 d2e:	96 c0       	rjmp	.+300    	; 0xe5c <__pack_f+0x17c>
 d30:	62 81       	ldd	r22, Z+2	; 0x02
 d32:	73 81       	ldd	r23, Z+3	; 0x03
 d34:	9f ef       	ldi	r25, 0xFF	; 255
 d36:	62 38       	cpi	r22, 0x82	; 130
 d38:	79 07       	cpc	r23, r25
 d3a:	0c f0       	brlt	.+2      	; 0xd3e <__pack_f+0x5e>
 d3c:	5b c0       	rjmp	.+182    	; 0xdf4 <__pack_f+0x114>
 d3e:	22 e8       	ldi	r18, 0x82	; 130
 d40:	3f ef       	ldi	r19, 0xFF	; 255
 d42:	26 1b       	sub	r18, r22
 d44:	37 0b       	sbc	r19, r23
 d46:	2a 31       	cpi	r18, 0x1A	; 26
 d48:	31 05       	cpc	r19, r1
 d4a:	2c f0       	brlt	.+10     	; 0xd56 <__pack_f+0x76>
 d4c:	20 e0       	ldi	r18, 0x00	; 0
 d4e:	30 e0       	ldi	r19, 0x00	; 0
 d50:	40 e0       	ldi	r20, 0x00	; 0
 d52:	50 e0       	ldi	r21, 0x00	; 0
 d54:	2a c0       	rjmp	.+84     	; 0xdaa <__pack_f+0xca>
 d56:	b8 01       	movw	r22, r16
 d58:	a7 01       	movw	r20, r14
 d5a:	02 2e       	mov	r0, r18
 d5c:	04 c0       	rjmp	.+8      	; 0xd66 <__pack_f+0x86>
 d5e:	76 95       	lsr	r23
 d60:	67 95       	ror	r22
 d62:	57 95       	ror	r21
 d64:	47 95       	ror	r20
 d66:	0a 94       	dec	r0
 d68:	d2 f7       	brpl	.-12     	; 0xd5e <__pack_f+0x7e>
 d6a:	81 e0       	ldi	r24, 0x01	; 1
 d6c:	90 e0       	ldi	r25, 0x00	; 0
 d6e:	a0 e0       	ldi	r26, 0x00	; 0
 d70:	b0 e0       	ldi	r27, 0x00	; 0
 d72:	04 c0       	rjmp	.+8      	; 0xd7c <__pack_f+0x9c>
 d74:	88 0f       	add	r24, r24
 d76:	99 1f       	adc	r25, r25
 d78:	aa 1f       	adc	r26, r26
 d7a:	bb 1f       	adc	r27, r27
 d7c:	2a 95       	dec	r18
 d7e:	d2 f7       	brpl	.-12     	; 0xd74 <__pack_f+0x94>
 d80:	01 97       	sbiw	r24, 0x01	; 1
 d82:	a1 09       	sbc	r26, r1
 d84:	b1 09       	sbc	r27, r1
 d86:	8e 21       	and	r24, r14
 d88:	9f 21       	and	r25, r15
 d8a:	a0 23       	and	r26, r16
 d8c:	b1 23       	and	r27, r17
 d8e:	00 97       	sbiw	r24, 0x00	; 0
 d90:	a1 05       	cpc	r26, r1
 d92:	b1 05       	cpc	r27, r1
 d94:	21 f0       	breq	.+8      	; 0xd9e <__pack_f+0xbe>
 d96:	81 e0       	ldi	r24, 0x01	; 1
 d98:	90 e0       	ldi	r25, 0x00	; 0
 d9a:	a0 e0       	ldi	r26, 0x00	; 0
 d9c:	b0 e0       	ldi	r27, 0x00	; 0
 d9e:	9a 01       	movw	r18, r20
 da0:	ab 01       	movw	r20, r22
 da2:	28 2b       	or	r18, r24
 da4:	39 2b       	or	r19, r25
 da6:	4a 2b       	or	r20, r26
 da8:	5b 2b       	or	r21, r27
 daa:	da 01       	movw	r26, r20
 dac:	c9 01       	movw	r24, r18
 dae:	8f 77       	andi	r24, 0x7F	; 127
 db0:	90 70       	andi	r25, 0x00	; 0
 db2:	a0 70       	andi	r26, 0x00	; 0
 db4:	b0 70       	andi	r27, 0x00	; 0
 db6:	80 34       	cpi	r24, 0x40	; 64
 db8:	91 05       	cpc	r25, r1
 dba:	a1 05       	cpc	r26, r1
 dbc:	b1 05       	cpc	r27, r1
 dbe:	39 f4       	brne	.+14     	; 0xdce <__pack_f+0xee>
 dc0:	27 ff       	sbrs	r18, 7
 dc2:	09 c0       	rjmp	.+18     	; 0xdd6 <__pack_f+0xf6>
 dc4:	20 5c       	subi	r18, 0xC0	; 192
 dc6:	3f 4f       	sbci	r19, 0xFF	; 255
 dc8:	4f 4f       	sbci	r20, 0xFF	; 255
 dca:	5f 4f       	sbci	r21, 0xFF	; 255
 dcc:	04 c0       	rjmp	.+8      	; 0xdd6 <__pack_f+0xf6>
 dce:	21 5c       	subi	r18, 0xC1	; 193
 dd0:	3f 4f       	sbci	r19, 0xFF	; 255
 dd2:	4f 4f       	sbci	r20, 0xFF	; 255
 dd4:	5f 4f       	sbci	r21, 0xFF	; 255
 dd6:	e0 e0       	ldi	r30, 0x00	; 0
 dd8:	f0 e0       	ldi	r31, 0x00	; 0
 dda:	20 30       	cpi	r18, 0x00	; 0
 ddc:	a0 e0       	ldi	r26, 0x00	; 0
 dde:	3a 07       	cpc	r19, r26
 de0:	a0 e0       	ldi	r26, 0x00	; 0
 de2:	4a 07       	cpc	r20, r26
 de4:	a0 e4       	ldi	r26, 0x40	; 64
 de6:	5a 07       	cpc	r21, r26
 de8:	10 f0       	brcs	.+4      	; 0xdee <__pack_f+0x10e>
 dea:	e1 e0       	ldi	r30, 0x01	; 1
 dec:	f0 e0       	ldi	r31, 0x00	; 0
 dee:	79 01       	movw	r14, r18
 df0:	8a 01       	movw	r16, r20
 df2:	27 c0       	rjmp	.+78     	; 0xe42 <__pack_f+0x162>
 df4:	60 38       	cpi	r22, 0x80	; 128
 df6:	71 05       	cpc	r23, r1
 df8:	64 f5       	brge	.+88     	; 0xe52 <__pack_f+0x172>
 dfa:	fb 01       	movw	r30, r22
 dfc:	e1 58       	subi	r30, 0x81	; 129
 dfe:	ff 4f       	sbci	r31, 0xFF	; 255
 e00:	d8 01       	movw	r26, r16
 e02:	c7 01       	movw	r24, r14
 e04:	8f 77       	andi	r24, 0x7F	; 127
 e06:	90 70       	andi	r25, 0x00	; 0
 e08:	a0 70       	andi	r26, 0x00	; 0
 e0a:	b0 70       	andi	r27, 0x00	; 0
 e0c:	80 34       	cpi	r24, 0x40	; 64
 e0e:	91 05       	cpc	r25, r1
 e10:	a1 05       	cpc	r26, r1
 e12:	b1 05       	cpc	r27, r1
 e14:	39 f4       	brne	.+14     	; 0xe24 <__pack_f+0x144>
 e16:	e7 fe       	sbrs	r14, 7
 e18:	0d c0       	rjmp	.+26     	; 0xe34 <__pack_f+0x154>
 e1a:	80 e4       	ldi	r24, 0x40	; 64
 e1c:	90 e0       	ldi	r25, 0x00	; 0
 e1e:	a0 e0       	ldi	r26, 0x00	; 0
 e20:	b0 e0       	ldi	r27, 0x00	; 0
 e22:	04 c0       	rjmp	.+8      	; 0xe2c <__pack_f+0x14c>
 e24:	8f e3       	ldi	r24, 0x3F	; 63
 e26:	90 e0       	ldi	r25, 0x00	; 0
 e28:	a0 e0       	ldi	r26, 0x00	; 0
 e2a:	b0 e0       	ldi	r27, 0x00	; 0
 e2c:	e8 0e       	add	r14, r24
 e2e:	f9 1e       	adc	r15, r25
 e30:	0a 1f       	adc	r16, r26
 e32:	1b 1f       	adc	r17, r27
 e34:	17 ff       	sbrs	r17, 7
 e36:	05 c0       	rjmp	.+10     	; 0xe42 <__pack_f+0x162>
 e38:	16 95       	lsr	r17
 e3a:	07 95       	ror	r16
 e3c:	f7 94       	ror	r15
 e3e:	e7 94       	ror	r14
 e40:	31 96       	adiw	r30, 0x01	; 1
 e42:	87 e0       	ldi	r24, 0x07	; 7
 e44:	16 95       	lsr	r17
 e46:	07 95       	ror	r16
 e48:	f7 94       	ror	r15
 e4a:	e7 94       	ror	r14
 e4c:	8a 95       	dec	r24
 e4e:	d1 f7       	brne	.-12     	; 0xe44 <__pack_f+0x164>
 e50:	05 c0       	rjmp	.+10     	; 0xe5c <__pack_f+0x17c>
 e52:	ee 24       	eor	r14, r14
 e54:	ff 24       	eor	r15, r15
 e56:	87 01       	movw	r16, r14
 e58:	ef ef       	ldi	r30, 0xFF	; 255
 e5a:	f0 e0       	ldi	r31, 0x00	; 0
 e5c:	6e 2f       	mov	r22, r30
 e5e:	67 95       	ror	r22
 e60:	66 27       	eor	r22, r22
 e62:	67 95       	ror	r22
 e64:	90 2f       	mov	r25, r16
 e66:	9f 77       	andi	r25, 0x7F	; 127
 e68:	d7 94       	ror	r13
 e6a:	dd 24       	eor	r13, r13
 e6c:	d7 94       	ror	r13
 e6e:	8e 2f       	mov	r24, r30
 e70:	86 95       	lsr	r24
 e72:	49 2f       	mov	r20, r25
 e74:	46 2b       	or	r20, r22
 e76:	58 2f       	mov	r21, r24
 e78:	5d 29       	or	r21, r13
 e7a:	b7 01       	movw	r22, r14
 e7c:	ca 01       	movw	r24, r20
 e7e:	1f 91       	pop	r17
 e80:	0f 91       	pop	r16
 e82:	ff 90       	pop	r15
 e84:	ef 90       	pop	r14
 e86:	df 90       	pop	r13
 e88:	08 95       	ret

00000e8a <__unpack_f>:
 e8a:	fc 01       	movw	r30, r24
 e8c:	db 01       	movw	r26, r22
 e8e:	40 81       	ld	r20, Z
 e90:	51 81       	ldd	r21, Z+1	; 0x01
 e92:	22 81       	ldd	r18, Z+2	; 0x02
 e94:	62 2f       	mov	r22, r18
 e96:	6f 77       	andi	r22, 0x7F	; 127
 e98:	70 e0       	ldi	r23, 0x00	; 0
 e9a:	22 1f       	adc	r18, r18
 e9c:	22 27       	eor	r18, r18
 e9e:	22 1f       	adc	r18, r18
 ea0:	93 81       	ldd	r25, Z+3	; 0x03
 ea2:	89 2f       	mov	r24, r25
 ea4:	88 0f       	add	r24, r24
 ea6:	82 2b       	or	r24, r18
 ea8:	28 2f       	mov	r18, r24
 eaa:	30 e0       	ldi	r19, 0x00	; 0
 eac:	99 1f       	adc	r25, r25
 eae:	99 27       	eor	r25, r25
 eb0:	99 1f       	adc	r25, r25
 eb2:	11 96       	adiw	r26, 0x01	; 1
 eb4:	9c 93       	st	X, r25
 eb6:	11 97       	sbiw	r26, 0x01	; 1
 eb8:	21 15       	cp	r18, r1
 eba:	31 05       	cpc	r19, r1
 ebc:	a9 f5       	brne	.+106    	; 0xf28 <__unpack_f+0x9e>
 ebe:	41 15       	cp	r20, r1
 ec0:	51 05       	cpc	r21, r1
 ec2:	61 05       	cpc	r22, r1
 ec4:	71 05       	cpc	r23, r1
 ec6:	11 f4       	brne	.+4      	; 0xecc <__unpack_f+0x42>
 ec8:	82 e0       	ldi	r24, 0x02	; 2
 eca:	37 c0       	rjmp	.+110    	; 0xf3a <__unpack_f+0xb0>
 ecc:	82 e8       	ldi	r24, 0x82	; 130
 ece:	9f ef       	ldi	r25, 0xFF	; 255
 ed0:	13 96       	adiw	r26, 0x03	; 3
 ed2:	9c 93       	st	X, r25
 ed4:	8e 93       	st	-X, r24
 ed6:	12 97       	sbiw	r26, 0x02	; 2
 ed8:	9a 01       	movw	r18, r20
 eda:	ab 01       	movw	r20, r22
 edc:	67 e0       	ldi	r22, 0x07	; 7
 ede:	22 0f       	add	r18, r18
 ee0:	33 1f       	adc	r19, r19
 ee2:	44 1f       	adc	r20, r20
 ee4:	55 1f       	adc	r21, r21
 ee6:	6a 95       	dec	r22
 ee8:	d1 f7       	brne	.-12     	; 0xede <__unpack_f+0x54>
 eea:	83 e0       	ldi	r24, 0x03	; 3
 eec:	8c 93       	st	X, r24
 eee:	0d c0       	rjmp	.+26     	; 0xf0a <__unpack_f+0x80>
 ef0:	22 0f       	add	r18, r18
 ef2:	33 1f       	adc	r19, r19
 ef4:	44 1f       	adc	r20, r20
 ef6:	55 1f       	adc	r21, r21
 ef8:	12 96       	adiw	r26, 0x02	; 2
 efa:	8d 91       	ld	r24, X+
 efc:	9c 91       	ld	r25, X
 efe:	13 97       	sbiw	r26, 0x03	; 3
 f00:	01 97       	sbiw	r24, 0x01	; 1
 f02:	13 96       	adiw	r26, 0x03	; 3
 f04:	9c 93       	st	X, r25
 f06:	8e 93       	st	-X, r24
 f08:	12 97       	sbiw	r26, 0x02	; 2
 f0a:	20 30       	cpi	r18, 0x00	; 0
 f0c:	80 e0       	ldi	r24, 0x00	; 0
 f0e:	38 07       	cpc	r19, r24
 f10:	80 e0       	ldi	r24, 0x00	; 0
 f12:	48 07       	cpc	r20, r24
 f14:	80 e4       	ldi	r24, 0x40	; 64
 f16:	58 07       	cpc	r21, r24
 f18:	58 f3       	brcs	.-42     	; 0xef0 <__unpack_f+0x66>
 f1a:	14 96       	adiw	r26, 0x04	; 4
 f1c:	2d 93       	st	X+, r18
 f1e:	3d 93       	st	X+, r19
 f20:	4d 93       	st	X+, r20
 f22:	5c 93       	st	X, r21
 f24:	17 97       	sbiw	r26, 0x07	; 7
 f26:	08 95       	ret
 f28:	2f 3f       	cpi	r18, 0xFF	; 255
 f2a:	31 05       	cpc	r19, r1
 f2c:	79 f4       	brne	.+30     	; 0xf4c <__unpack_f+0xc2>
 f2e:	41 15       	cp	r20, r1
 f30:	51 05       	cpc	r21, r1
 f32:	61 05       	cpc	r22, r1
 f34:	71 05       	cpc	r23, r1
 f36:	19 f4       	brne	.+6      	; 0xf3e <__unpack_f+0xb4>
 f38:	84 e0       	ldi	r24, 0x04	; 4
 f3a:	8c 93       	st	X, r24
 f3c:	08 95       	ret
 f3e:	64 ff       	sbrs	r22, 4
 f40:	03 c0       	rjmp	.+6      	; 0xf48 <__unpack_f+0xbe>
 f42:	81 e0       	ldi	r24, 0x01	; 1
 f44:	8c 93       	st	X, r24
 f46:	12 c0       	rjmp	.+36     	; 0xf6c <__unpack_f+0xe2>
 f48:	1c 92       	st	X, r1
 f4a:	10 c0       	rjmp	.+32     	; 0xf6c <__unpack_f+0xe2>
 f4c:	2f 57       	subi	r18, 0x7F	; 127
 f4e:	30 40       	sbci	r19, 0x00	; 0
 f50:	13 96       	adiw	r26, 0x03	; 3
 f52:	3c 93       	st	X, r19
 f54:	2e 93       	st	-X, r18
 f56:	12 97       	sbiw	r26, 0x02	; 2
 f58:	83 e0       	ldi	r24, 0x03	; 3
 f5a:	8c 93       	st	X, r24
 f5c:	87 e0       	ldi	r24, 0x07	; 7
 f5e:	44 0f       	add	r20, r20
 f60:	55 1f       	adc	r21, r21
 f62:	66 1f       	adc	r22, r22
 f64:	77 1f       	adc	r23, r23
 f66:	8a 95       	dec	r24
 f68:	d1 f7       	brne	.-12     	; 0xf5e <__unpack_f+0xd4>
 f6a:	70 64       	ori	r23, 0x40	; 64
 f6c:	14 96       	adiw	r26, 0x04	; 4
 f6e:	4d 93       	st	X+, r20
 f70:	5d 93       	st	X+, r21
 f72:	6d 93       	st	X+, r22
 f74:	7c 93       	st	X, r23
 f76:	17 97       	sbiw	r26, 0x07	; 7
 f78:	08 95       	ret

00000f7a <__prologue_saves__>:
 f7a:	2f 92       	push	r2
 f7c:	3f 92       	push	r3
 f7e:	4f 92       	push	r4
 f80:	5f 92       	push	r5
 f82:	6f 92       	push	r6
 f84:	7f 92       	push	r7
 f86:	8f 92       	push	r8
 f88:	9f 92       	push	r9
 f8a:	af 92       	push	r10
 f8c:	bf 92       	push	r11
 f8e:	cf 92       	push	r12
 f90:	df 92       	push	r13
 f92:	ef 92       	push	r14
 f94:	ff 92       	push	r15
 f96:	0f 93       	push	r16
 f98:	1f 93       	push	r17
 f9a:	cf 93       	push	r28
 f9c:	df 93       	push	r29
 f9e:	cd b7       	in	r28, 0x3d	; 61
 fa0:	de b7       	in	r29, 0x3e	; 62
 fa2:	ca 1b       	sub	r28, r26
 fa4:	db 0b       	sbc	r29, r27
 fa6:	0f b6       	in	r0, 0x3f	; 63
 fa8:	f8 94       	cli
 faa:	de bf       	out	0x3e, r29	; 62
 fac:	0f be       	out	0x3f, r0	; 63
 fae:	cd bf       	out	0x3d, r28	; 61
 fb0:	09 94       	ijmp

00000fb2 <__epilogue_restores__>:
 fb2:	2a 88       	ldd	r2, Y+18	; 0x12
 fb4:	39 88       	ldd	r3, Y+17	; 0x11
 fb6:	48 88       	ldd	r4, Y+16	; 0x10
 fb8:	5f 84       	ldd	r5, Y+15	; 0x0f
 fba:	6e 84       	ldd	r6, Y+14	; 0x0e
 fbc:	7d 84       	ldd	r7, Y+13	; 0x0d
 fbe:	8c 84       	ldd	r8, Y+12	; 0x0c
 fc0:	9b 84       	ldd	r9, Y+11	; 0x0b
 fc2:	aa 84       	ldd	r10, Y+10	; 0x0a
 fc4:	b9 84       	ldd	r11, Y+9	; 0x09
 fc6:	c8 84       	ldd	r12, Y+8	; 0x08
 fc8:	df 80       	ldd	r13, Y+7	; 0x07
 fca:	ee 80       	ldd	r14, Y+6	; 0x06
 fcc:	fd 80       	ldd	r15, Y+5	; 0x05
 fce:	0c 81       	ldd	r16, Y+4	; 0x04
 fd0:	1b 81       	ldd	r17, Y+3	; 0x03
 fd2:	aa 81       	ldd	r26, Y+2	; 0x02
 fd4:	b9 81       	ldd	r27, Y+1	; 0x01
 fd6:	ce 0f       	add	r28, r30
 fd8:	d1 1d       	adc	r29, r1
 fda:	0f b6       	in	r0, 0x3f	; 63
 fdc:	f8 94       	cli
 fde:	de bf       	out	0x3e, r29	; 62
 fe0:	0f be       	out	0x3f, r0	; 63
 fe2:	cd bf       	out	0x3d, r28	; 61
 fe4:	ed 01       	movw	r28, r26
 fe6:	08 95       	ret

00000fe8 <_exit>:
 fe8:	f8 94       	cli

00000fea <__stop_program>:
 fea:	ff cf       	rjmp	.-2      	; 0xfea <__stop_program>
