$date
	Sun Oct 23 07:01:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#425724
b11010 !
1"
#425726
b11010 &
b11010 %
1$
#425727
0"
#425730
b1101 &
b1101 %
#425734
b101000 &
b101000 %
#425738
b10100 &
b10100 %
#425742
b1010 &
b1010 %
#425746
b101 &
b101 %
#425750
b10000 &
b10000 %
#425754
b1000 &
b1000 %
#425758
b100 &
b100 %
#425762
b10 &
b10 %
#425766
b1 &
1#
b1 %
#425770
b0 &
b0 %
0#
0$
#1444133
b100 !
1"
#1444134
b100 &
b100 %
1$
#1444135
0"
#1444138
b10 &
b10 %
#1444142
b1 &
1#
b1 %
#1444146
b0 &
b0 %
0#
0$
#2408025
b1111 !
1"
#2408026
b1111 &
b1111 %
1$
#2408027
0"
#2408030
b101110 &
b101110 %
#2408034
b10111 &
b10111 %
#2408038
b1000110 &
b1000110 %
#2408042
b100011 &
b100011 %
#2408046
b1101010 &
b1101010 %
#2408050
b110101 &
b110101 %
#2408054
b10100000 &
b10100000 %
#2408058
b1010000 &
b1010000 %
#2408062
b101000 &
b101000 %
#2408066
b10100 &
b10100 %
#2408070
b1010 &
b1010 %
#2408074
b101 &
b101 %
#2408078
b10000 &
b10000 %
#2408082
b1000 &
b1000 %
#2408086
b100 &
b100 %
#2408090
b10 &
b10 %
#2408094
b1 &
1#
b1 %
#2408098
b0 &
b0 %
0#
0$
#4500012
