# Adder
Implementation of a VHDL adder to test a complete digital flow using open-source tools. The project is developed in a WSL (Windows Subsystem for Linux) environment and covers both high-level simulation (GHDL + GTKWave) and physical synthesis (OpenLane) of the circuit.
