`timescale 1ns / 1ps
module Controller (OpCode, Funct, J, B, RegDst, RegWr, ALUSrc, MemWr, Mem2Reg, ALUCtr);
  input [5:0] OpCode;
  input [5:0] Funct;
  output J;
  output B;
  output RegDst;
  output RegWr;
  output ALUSrc;
  output MemWr;
  output Mem2Reg;
  output [3:0] ALUCtr;
  
  wire[1:0] ALUOp;
  MainCtr mainctr_module(.OpCode(OpCode), .J(J), .B(B), .RegDst(RegDst), .RegWr(RegWr), .ALUSrc(ALUSrc), .MemWr(MemWr), .Mem2Reg(Mem2Reg), .ALUOp(ALUOp));
  ALUControl alucontrol_module(.ALUOp(ALUOp), .Funct(Funct), .ALUCtr(ALUCtr));
  
endmodule
