\hypertarget{struct_p_i_t___type}{}\section{P\+I\+T\+\_\+\+Type Struct Reference}
\label{struct_p_i_t___type}\index{PIT\_Type@{PIT\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_i_t___type_a27af4e9f888f0b7b1e8da7e002d98798}{M\+CR}}
\item 
\mbox{\Hypertarget{struct_p_i_t___type_a3964851a29318d7b51030db55fb714ae}\label{struct_p_i_t___type_a3964851a29318d7b51030db55fb714ae}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}220\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_i_t___type_ae4123169fcefb48b1be09b131cbbbd51}{L\+T\+M\+R64H}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_p_i_t___type_a350a7f2bc07234049109e960348ae22c}{L\+T\+M\+R64L}}
\item 
\mbox{\Hypertarget{struct_p_i_t___type_a53762b5329df1577d65fb443ec732a11}\label{struct_p_i_t___type_a53762b5329df1577d65fb443ec732a11}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}24\mbox{]}
\item 
\mbox{\Hypertarget{struct_p_i_t___type_adc663f2968ce70178904883f3f694eb2}\label{struct_p_i_t___type_adc663f2968ce70178904883f3f694eb2}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_i_t___type_a7066d020800ce5572217b4dd7be33245}{LDVAL}}\\
\>\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{struct_p_i_t___type_ad4fcb6f0bd4cbbc890593eeb21152a92}{CVAL}}\\
\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_i_t___type_ad205d7250cea8af8b177be3e861193d8}{TCTRL}}\\
\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_i_t___type_a38fdb1e5ac5dd95a6f67e651ded71276}{TFLG}}\\
\} {\bfseries CHANNEL} \mbox{[}2\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+IT -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_p_i_t___type_ad4fcb6f0bd4cbbc890593eeb21152a92}\label{struct_p_i_t___type_ad4fcb6f0bd4cbbc890593eeb21152a92}} 
\index{PIT\_Type@{PIT\_Type}!CVAL@{CVAL}}
\index{CVAL@{CVAL}!PIT\_Type@{PIT\_Type}}
\subsubsection{\texorpdfstring{CVAL}{CVAL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t C\+V\+AL}

Current Timer Value Register, array offset\+: 0x104, array step\+: 0x10 \mbox{\Hypertarget{struct_p_i_t___type_a7066d020800ce5572217b4dd7be33245}\label{struct_p_i_t___type_a7066d020800ce5572217b4dd7be33245}} 
\index{PIT\_Type@{PIT\_Type}!LDVAL@{LDVAL}}
\index{LDVAL@{LDVAL}!PIT\_Type@{PIT\_Type}}
\subsubsection{\texorpdfstring{LDVAL}{LDVAL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+D\+V\+AL}

Timer Load Value Register, array offset\+: 0x100, array step\+: 0x10 \mbox{\Hypertarget{struct_p_i_t___type_ae4123169fcefb48b1be09b131cbbbd51}\label{struct_p_i_t___type_ae4123169fcefb48b1be09b131cbbbd51}} 
\index{PIT\_Type@{PIT\_Type}!LTMR64H@{LTMR64H}}
\index{LTMR64H@{LTMR64H}!PIT\_Type@{PIT\_Type}}
\subsubsection{\texorpdfstring{LTMR64H}{LTMR64H}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t L\+T\+M\+R64H}

P\+IT Upper Lifetime Timer Register, offset\+: 0x\+E0 \mbox{\Hypertarget{struct_p_i_t___type_a350a7f2bc07234049109e960348ae22c}\label{struct_p_i_t___type_a350a7f2bc07234049109e960348ae22c}} 
\index{PIT\_Type@{PIT\_Type}!LTMR64L@{LTMR64L}}
\index{LTMR64L@{LTMR64L}!PIT\_Type@{PIT\_Type}}
\subsubsection{\texorpdfstring{LTMR64L}{LTMR64L}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t L\+T\+M\+R64L}

P\+IT Lower Lifetime Timer Register, offset\+: 0x\+E4 \mbox{\Hypertarget{struct_p_i_t___type_a27af4e9f888f0b7b1e8da7e002d98798}\label{struct_p_i_t___type_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{PIT\_Type@{PIT\_Type}!MCR@{MCR}}
\index{MCR@{MCR}!PIT\_Type@{PIT\_Type}}
\subsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+CR}

P\+IT Module Control Register, offset\+: 0x0 \mbox{\Hypertarget{struct_p_i_t___type_ad205d7250cea8af8b177be3e861193d8}\label{struct_p_i_t___type_ad205d7250cea8af8b177be3e861193d8}} 
\index{PIT\_Type@{PIT\_Type}!TCTRL@{TCTRL}}
\index{TCTRL@{TCTRL}!PIT\_Type@{PIT\_Type}}
\subsubsection{\texorpdfstring{TCTRL}{TCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+C\+T\+RL}

Timer Control Register, array offset\+: 0x108, array step\+: 0x10 \mbox{\Hypertarget{struct_p_i_t___type_a38fdb1e5ac5dd95a6f67e651ded71276}\label{struct_p_i_t___type_a38fdb1e5ac5dd95a6f67e651ded71276}} 
\index{PIT\_Type@{PIT\_Type}!TFLG@{TFLG}}
\index{TFLG@{TFLG}!PIT\_Type@{PIT\_Type}}
\subsubsection{\texorpdfstring{TFLG}{TFLG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+F\+LG}

Timer Flag Register, array offset\+: 0x10C, array step\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
