Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue Feb  8 11:46:43 2022
| Host              : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3658)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3658)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/b_start_cdc/syncstages_ff_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/send_terminator_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[63]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tvalid_int_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/TDC_Calib/TDC/StartStopGenerator_0/U0/GenInternalClock.Inst_RingOscillator/Inst_X7S_CARRY4_Delay/DividedOsc_i_2/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.155      -34.436                    131                78916        0.030        0.000                      0                78838        0.332        0.000                       0                 58913  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
aclk                             {0.000 5.000}        10.000          100.000         
clk                              {0.000 5.000}        10.000          100.000         
sysclk_125_clk_p                 {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_1  {0.000 1.000}        2.000           500.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aclk                                  -1.155      -32.942                    121                 3607        0.041        0.000                      0                 3607        4.146        0.000                       0                  1952  
clk                                    4.787        0.000                      0                 1317        0.030        0.000                      0                 1317        4.020        0.000                       0                   486  
sysclk_125_clk_p                                                                                                                                                                   1.600        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        3.231        0.000                      0                47410        0.031        0.000                      0                47410        3.400        0.000                       0                 19213  
  clk_out2_design_1_clk_wiz_0_1       -0.387       -1.495                     10                25508        0.030        0.000                      0                25508        0.332        0.000                       0                 37258  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    6.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  aclk                                -0.364       -0.972                      3                  745        0.046        0.000                      0                  732  
clk_out1_design_1_clk_wiz_0_1  clk                                  4.243        0.000                      0                  123        0.036        0.000                      0                  123  
aclk                           clk_out1_design_1_clk_wiz_0_1        2.985        0.000                      0                  528        1.831        0.000                      0                  515  
clk                            clk_out1_design_1_clk_wiz_0_1        4.944        0.000                      0                  104        1.820        0.000                      0                  104  
clk_out2_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        0.118        0.000                      0                   35        0.036        0.000                      0                   27  
clk_out1_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0_1        0.185        0.000                      0                   48        0.085        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  aclk                                 8.111        0.000                      0                    4        0.195        0.000                      0                    4  
**async_default**              clk                            clk                                  8.906        0.000                      0                    7        0.242        0.000                      0                    7  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        4.146        0.000                      0                  680        0.147        0.000                      0                  680  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  aclk

Setup :          121  Failing Endpoints,  Worst Slack       -1.155ns,  Total Violation      -32.942ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.155ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.900ns  (logic 3.357ns (30.798%)  route 7.543ns (69.202%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 11.971 - 10.000 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.767ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.706ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.334     2.334    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.451 f  <hidden>
                         net (fo=16, routed)          0.251     2.702    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     2.836 r  <hidden>
                         net (fo=37, routed)          1.582     4.418    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.552 r  <hidden>
                         net (fo=4, routed)           0.496     5.048    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     5.091 f  <hidden>
                         net (fo=9, routed)           0.206     5.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     5.634 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     5.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     5.789 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     5.789    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     6.660 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     6.660    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     6.770 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     6.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     7.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.650 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.769     8.419    <hidden>
    SLICE_X66Y233        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     8.492 f  <hidden>
                         net (fo=2, routed)           0.552     9.044    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     9.179 f  <hidden>
                         net (fo=1, routed)           0.437     9.616    <hidden>
    SLICE_X66Y232        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     9.732 r  <hidden>
                         net (fo=1, routed)           0.659    10.391    <hidden>
    SLICE_X65Y233        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132    10.523 r  <hidden>
                         net (fo=5, routed)           1.237    11.760    <hidden>
    SLICE_X67Y233        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120    11.880 r  <hidden>
                         net (fo=4, routed)           1.354    13.234    <hidden>
    SLICE_X65Y231        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.971    11.971    <hidden>
    SLICE_X65Y231        FDRE                                         r  <hidden>
                         clock pessimism              0.119    12.090    
                         clock uncertainty           -0.071    12.019    
    SLICE_X65Y231        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.079    <hidden>
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 -1.155    

Slack (VIOLATED) :        -1.100ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.845ns  (logic 3.357ns (30.954%)  route 7.488ns (69.046%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 11.971 - 10.000 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.767ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.706ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.334     2.334    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.451 f  <hidden>
                         net (fo=16, routed)          0.251     2.702    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     2.836 r  <hidden>
                         net (fo=37, routed)          1.582     4.418    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.552 r  <hidden>
                         net (fo=4, routed)           0.496     5.048    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     5.091 f  <hidden>
                         net (fo=9, routed)           0.206     5.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     5.634 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     5.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     5.789 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     5.789    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     6.660 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     6.660    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     6.770 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     6.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     7.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.650 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.769     8.419    <hidden>
    SLICE_X66Y233        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     8.492 f  <hidden>
                         net (fo=2, routed)           0.552     9.044    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     9.179 f  <hidden>
                         net (fo=1, routed)           0.437     9.616    <hidden>
    SLICE_X66Y232        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     9.732 r  <hidden>
                         net (fo=1, routed)           0.659    10.391    <hidden>
    SLICE_X65Y233        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132    10.523 r  <hidden>
                         net (fo=5, routed)           1.237    11.760    <hidden>
    SLICE_X67Y233        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120    11.880 r  <hidden>
                         net (fo=4, routed)           1.299    13.179    <hidden>
    SLICE_X64Y231        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.971    11.971    <hidden>
    SLICE_X64Y231        FDRE                                         r  <hidden>
                         clock pessimism              0.119    12.090    
                         clock uncertainty           -0.071    12.019    
    SLICE_X64Y231        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.079    <hidden>
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 -1.100    

Slack (VIOLATED) :        -1.090ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.845ns  (logic 3.400ns (31.351%)  route 7.445ns (68.649%))
  Logic Levels:           15  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 11.981 - 10.000 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.767ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.706ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.334     2.334    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.451 f  <hidden>
                         net (fo=16, routed)          0.251     2.702    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     2.836 r  <hidden>
                         net (fo=37, routed)          1.582     4.418    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.552 r  <hidden>
                         net (fo=4, routed)           0.496     5.048    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     5.091 f  <hidden>
                         net (fo=9, routed)           0.206     5.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     5.634 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     5.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     5.789 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     5.789    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     6.660 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     6.660    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     6.770 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     6.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     7.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.650 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.769     8.419    <hidden>
    SLICE_X66Y233        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     8.492 f  <hidden>
                         net (fo=2, routed)           0.552     9.044    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     9.179 f  <hidden>
                         net (fo=1, routed)           0.437     9.616    <hidden>
    SLICE_X66Y232        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     9.732 r  <hidden>
                         net (fo=1, routed)           0.659    10.391    <hidden>
    SLICE_X65Y233        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132    10.523 r  <hidden>
                         net (fo=5, routed)           1.237    11.760    <hidden>
    SLICE_X67Y233        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120    11.880 r  <hidden>
                         net (fo=4, routed)           1.229    13.109    <hidden>
    SLICE_X72Y235        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043    13.152 r  <hidden>
                         net (fo=1, routed)           0.027    13.179    <hidden>
    SLICE_X72Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.981    11.981    <hidden>
    SLICE_X72Y235        FDRE                                         r  <hidden>
                         clock pessimism              0.119    12.100    
                         clock uncertainty           -0.071    12.029    
    SLICE_X72Y235        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.089    <hidden>
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 -1.090    

Slack (VIOLATED) :        -0.781ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 3.284ns (31.175%)  route 7.250ns (68.825%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 11.980 - 10.000 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.767ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.706ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.334     2.334    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.451 f  <hidden>
                         net (fo=16, routed)          0.251     2.702    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     2.836 r  <hidden>
                         net (fo=37, routed)          1.582     4.418    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.552 r  <hidden>
                         net (fo=4, routed)           0.496     5.048    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     5.091 f  <hidden>
                         net (fo=9, routed)           0.206     5.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     5.634 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     5.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     5.789 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     5.789    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     6.660 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     6.660    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     6.770 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     6.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     7.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.650 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     8.471    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     8.542 f  <hidden>
                         net (fo=2, routed)           0.565     9.107    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     9.202 r  <hidden>
                         net (fo=2, routed)           0.624     9.826    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.898 f  <hidden>
                         net (fo=4, routed)           0.574    10.472    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133    10.605 r  <hidden>
                         net (fo=7, routed)           1.439    12.044    <hidden>
    SLICE_X70Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132    12.176 r  <hidden>
                         net (fo=3, routed)           0.692    12.868    <hidden>
    SLICE_X70Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.980    11.980    <hidden>
    SLICE_X70Y234        FDRE                                         r  <hidden>
                         clock pessimism              0.119    12.099    
                         clock uncertainty           -0.071    12.028    
    SLICE_X70Y234        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.087    <hidden>
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                 -0.781    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.521ns  (logic 3.284ns (31.214%)  route 7.237ns (68.786%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 11.978 - 10.000 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.767ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.706ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.334     2.334    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.451 f  <hidden>
                         net (fo=16, routed)          0.251     2.702    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     2.836 r  <hidden>
                         net (fo=37, routed)          1.582     4.418    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.552 r  <hidden>
                         net (fo=4, routed)           0.496     5.048    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     5.091 f  <hidden>
                         net (fo=9, routed)           0.206     5.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     5.634 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     5.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     5.789 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     5.789    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     6.660 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     6.660    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     6.770 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     6.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     7.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.650 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     8.471    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     8.542 f  <hidden>
                         net (fo=2, routed)           0.565     9.107    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     9.202 r  <hidden>
                         net (fo=2, routed)           0.624     9.826    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.898 f  <hidden>
                         net (fo=4, routed)           0.574    10.472    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133    10.605 r  <hidden>
                         net (fo=7, routed)           1.439    12.044    <hidden>
    SLICE_X70Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132    12.176 r  <hidden>
                         net (fo=3, routed)           0.679    12.855    <hidden>
    SLICE_X70Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.978    11.978    <hidden>
    SLICE_X70Y234        FDRE                                         r  <hidden>
                         clock pessimism              0.119    12.097    
                         clock uncertainty           -0.071    12.026    
    SLICE_X70Y234        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    12.085    <hidden>
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                         -12.855    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.752ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.511ns  (logic 3.284ns (31.243%)  route 7.227ns (68.757%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.767ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.706ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.334     2.334    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.451 f  <hidden>
                         net (fo=16, routed)          0.251     2.702    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     2.836 r  <hidden>
                         net (fo=37, routed)          1.582     4.418    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.552 r  <hidden>
                         net (fo=4, routed)           0.496     5.048    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     5.091 f  <hidden>
                         net (fo=9, routed)           0.206     5.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     5.634 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     5.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     5.789 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     5.789    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     6.660 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     6.660    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     6.770 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     6.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     7.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.650 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     8.471    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     8.542 f  <hidden>
                         net (fo=2, routed)           0.565     9.107    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     9.202 r  <hidden>
                         net (fo=2, routed)           0.624     9.826    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.898 f  <hidden>
                         net (fo=4, routed)           0.574    10.472    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133    10.605 r  <hidden>
                         net (fo=7, routed)           1.439    12.044    <hidden>
    SLICE_X70Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132    12.176 r  <hidden>
                         net (fo=3, routed)           0.669    12.845    <hidden>
    SLICE_X72Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.982    11.982    <hidden>
    SLICE_X72Y238        FDRE                                         r  <hidden>
                         clock pessimism              0.119    12.101    
                         clock uncertainty           -0.071    12.030    
    SLICE_X72Y238        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    12.093    <hidden>
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -12.845    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.709ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.464ns  (logic 3.297ns (31.508%)  route 7.167ns (68.492%))
  Logic Levels:           15  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 11.981 - 10.000 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.767ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.706ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.334     2.334    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.451 f  <hidden>
                         net (fo=16, routed)          0.251     2.702    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     2.836 r  <hidden>
                         net (fo=37, routed)          1.582     4.418    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.552 r  <hidden>
                         net (fo=4, routed)           0.496     5.048    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     5.091 f  <hidden>
                         net (fo=9, routed)           0.206     5.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     5.634 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     5.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     5.789 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     5.789    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     6.660 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     6.660    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     6.770 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     6.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     7.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.650 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     8.471    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     8.542 f  <hidden>
                         net (fo=2, routed)           0.565     9.107    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     9.202 r  <hidden>
                         net (fo=2, routed)           0.624     9.826    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.898 f  <hidden>
                         net (fo=4, routed)           0.574    10.472    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133    10.605 r  <hidden>
                         net (fo=7, routed)           1.308    11.913    <hidden>
    SLICE_X71Y234        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.074    11.987 r  <hidden>
                         net (fo=4, routed)           0.714    12.701    <hidden>
    SLICE_X73Y235        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071    12.772 r  <hidden>
                         net (fo=1, routed)           0.026    12.798    <hidden>
    SLICE_X73Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.981    11.981    <hidden>
    SLICE_X73Y235        FDRE                                         r  <hidden>
                         clock pessimism              0.119    12.100    
                         clock uncertainty           -0.071    12.029    
    SLICE_X73Y235        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.089    <hidden>
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                 -0.709    

Slack (VIOLATED) :        -0.669ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.424ns  (logic 3.226ns (30.948%)  route 7.198ns (69.052%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 11.981 - 10.000 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.767ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.706ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.334     2.334    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.451 f  <hidden>
                         net (fo=16, routed)          0.251     2.702    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     2.836 r  <hidden>
                         net (fo=37, routed)          1.582     4.418    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.552 r  <hidden>
                         net (fo=4, routed)           0.496     5.048    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     5.091 f  <hidden>
                         net (fo=9, routed)           0.206     5.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     5.634 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     5.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     5.789 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     5.789    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     6.660 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     6.660    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     6.770 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     6.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     7.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.650 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     8.471    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     8.542 f  <hidden>
                         net (fo=2, routed)           0.565     9.107    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     9.202 r  <hidden>
                         net (fo=2, routed)           0.624     9.826    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.898 f  <hidden>
                         net (fo=4, routed)           0.574    10.472    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133    10.605 r  <hidden>
                         net (fo=7, routed)           1.308    11.913    <hidden>
    SLICE_X71Y234        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.074    11.987 r  <hidden>
                         net (fo=4, routed)           0.771    12.758    <hidden>
    SLICE_X72Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.981    11.981    <hidden>
    SLICE_X72Y237        FDRE                                         r  <hidden>
                         clock pessimism              0.119    12.100    
                         clock uncertainty           -0.071    12.029    
    SLICE_X72Y237        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.089    <hidden>
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                 -0.669    

Slack (VIOLATED) :        -0.640ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.399ns  (logic 3.226ns (31.022%)  route 7.173ns (68.978%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.767ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.706ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.334     2.334    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.451 f  <hidden>
                         net (fo=16, routed)          0.251     2.702    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     2.836 r  <hidden>
                         net (fo=37, routed)          1.582     4.418    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.552 r  <hidden>
                         net (fo=4, routed)           0.496     5.048    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     5.091 f  <hidden>
                         net (fo=9, routed)           0.206     5.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     5.634 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     5.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     5.789 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     5.789    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     6.660 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     6.660    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     6.770 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     6.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     7.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.650 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     8.471    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     8.542 f  <hidden>
                         net (fo=2, routed)           0.565     9.107    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     9.202 r  <hidden>
                         net (fo=2, routed)           0.624     9.826    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.898 f  <hidden>
                         net (fo=4, routed)           0.574    10.472    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133    10.605 r  <hidden>
                         net (fo=7, routed)           1.308    11.913    <hidden>
    SLICE_X71Y234        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.074    11.987 r  <hidden>
                         net (fo=4, routed)           0.746    12.733    <hidden>
    SLICE_X72Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.982    11.982    <hidden>
    SLICE_X72Y237        FDRE                                         r  <hidden>
                         clock pessimism              0.119    12.101    
                         clock uncertainty           -0.071    12.030    
    SLICE_X72Y237        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    12.093    <hidden>
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 3.548ns (34.280%)  route 6.802ns (65.720%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 11.961 - 10.000 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.334ns (routing 0.767ns, distribution 1.567ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.706ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.334     2.334    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y237        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.451 f  <hidden>
                         net (fo=16, routed)          0.251     2.702    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     2.836 r  <hidden>
                         net (fo=37, routed)          1.582     4.418    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     4.552 r  <hidden>
                         net (fo=4, routed)           0.496     5.048    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     5.091 f  <hidden>
                         net (fo=9, routed)           0.206     5.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     5.634 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     5.634    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     5.789 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     5.789    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     6.660 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     6.660    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     6.770 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     6.770    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     7.457 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     7.457    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     7.650 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.748     8.398    <hidden>
    SLICE_X62Y234        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.191     8.589 f  <hidden>
                         net (fo=2, routed)           0.638     9.227    <hidden>
    SLICE_X62Y234        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.176     9.403 f  <hidden>
                         net (fo=2, routed)           0.558     9.961    <hidden>
    SLICE_X63Y234        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.091    10.052 f  <hidden>
                         net (fo=4, routed)           0.563    10.615    <hidden>
    SLICE_X63Y234        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132    10.747 f  <hidden>
                         net (fo=7, routed)           0.967    11.714    <hidden>
    SLICE_X67Y234        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.177    11.891 r  <hidden>
                         net (fo=3, routed)           0.793    12.684    <hidden>
    SLICE_X66Y233        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.961    11.961    <hidden>
    SLICE_X66Y233        FDRE                                         r  <hidden>
                         clock pessimism              0.119    12.080    
                         clock uncertainty           -0.071    12.009    
    SLICE_X66Y233        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    12.069    <hidden>
  -------------------------------------------------------------------
                         required time                         12.069    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                 -0.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.063ns (39.130%)  route 0.098ns (60.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.933ns (routing 0.346ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.384ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.933     0.933    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y215        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y215        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     0.981 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           0.082     1.063    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X71Y215        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015     1.078 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[10]_INST_0/O
                         net (fo=1, routed)           0.016     1.094    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[10]
    SLICE_X71Y215        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.090     1.090    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X71Y215        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[10]/C
                         clock pessimism             -0.093     0.997    
    SLICE_X71Y215        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.053    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.049ns (29.697%)  route 0.116ns (70.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.940ns (routing 0.346ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.384ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.940     0.940    <hidden>
    SLICE_X68Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y235        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.989 r  <hidden>
                         net (fo=1, routed)           0.116     1.105    <hidden>
    SLICE_X69Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.100     1.100    <hidden>
    SLICE_X69Y235        FDRE                                         r  <hidden>
                         clock pessimism             -0.093     1.007    
    SLICE_X69Y235        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.062    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.048ns (30.968%)  route 0.107ns (69.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.932ns (routing 0.346ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.384ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.932     0.932    <hidden>
    SLICE_X65Y230        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y230        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.980 r  <hidden>
                         net (fo=1, routed)           0.107     1.087    <hidden>
    SLICE_X65Y229        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.108     1.108    <hidden>
    SLICE_X65Y229        FDRE                                         r  <hidden>
                         clock pessimism             -0.121     0.987    
    SLICE_X65Y229        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.043    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.976ns (routing 0.346ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.384ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.976     0.976    <hidden>
    SLICE_X77Y232        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.024 r  <hidden>
                         net (fo=1, routed)           0.034     1.058    <hidden>
    SLICE_X77Y232        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     1.103 r  <hidden>
                         net (fo=1, routed)           0.016     1.119    <hidden>
    SLICE_X77Y232        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.158     1.158    <hidden>
    SLICE_X77Y232        FDRE                                         r  <hidden>
                         clock pessimism             -0.140     1.018    
    SLICE_X77Y232        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.074    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.944ns (routing 0.346ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.384ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.944     0.944    <hidden>
    SLICE_X73Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y234        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.993 r  <hidden>
                         net (fo=2, routed)           0.109     1.102    <hidden>
    SLICE_X73Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.120     1.120    <hidden>
    SLICE_X73Y235        FDRE                                         r  <hidden>
                         clock pessimism             -0.123     0.997    
    SLICE_X73Y235        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.053    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.048ns (30.000%)  route 0.112ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.945ns (routing 0.346ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.384ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.945     0.945    <hidden>
    SLICE_X72Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y236        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.993 r  <hidden>
                         net (fo=1, routed)           0.112     1.105    <hidden>
    SLICE_X72Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.120     1.120    <hidden>
    SLICE_X72Y237        FDRE                                         r  <hidden>
                         clock pessimism             -0.123     0.997    
    SLICE_X72Y237        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     1.053    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      0.970ns (routing 0.346ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.384ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.970     0.970    <hidden>
    SLICE_X78Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y235        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.019 r  <hidden>
                         net (fo=3, routed)           0.037     1.056    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.015     1.071 r  <hidden>
                         net (fo=4, routed)           0.012     1.083    <hidden>
    SLICE_X78Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.136     1.136    <hidden>
    SLICE_X78Y235        FDRE                                         r  <hidden>
                         clock pessimism             -0.162     0.974    
    SLICE_X78Y235        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.030    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      0.986ns (routing 0.346ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.384ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.986     0.986    <hidden>
    SLICE_X80Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.035 r  <hidden>
                         net (fo=3, routed)           0.035     1.070    <hidden>
    SLICE_X80Y236        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.085 r  <hidden>
                         net (fo=1, routed)           0.015     1.100    <hidden>
    SLICE_X80Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.166     1.166    <hidden>
    SLICE_X80Y236        FDRE                                         r  <hidden>
                         clock pessimism             -0.175     0.991    
    SLICE_X80Y236        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.047    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      0.964ns (routing 0.346ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.384ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.964     0.964    <hidden>
    SLICE_X74Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y240        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.013 r  <hidden>
                         net (fo=8, routed)           0.035     1.048    <hidden>
    SLICE_X74Y240        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.063 r  <hidden>
                         net (fo=1, routed)           0.016     1.079    <hidden>
    SLICE_X74Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.133     1.133    <hidden>
    SLICE_X74Y240        FDRE                                         r  <hidden>
                         clock pessimism             -0.164     0.969    
    SLICE_X74Y240        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.025    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      0.922ns (routing 0.346ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.384ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.922     0.922    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X70Y215        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y215        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.971 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/Q
                         net (fo=8, routed)           0.037     1.008    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[2]
    SLICE_X70Y215        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     1.023 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[2]_i_1__2/O
                         net (fo=1, routed)           0.015     1.038    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[2]_i_1__2_n_0
    SLICE_X70Y215        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.088     1.088    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X70Y215        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
                         clock pessimism             -0.161     0.927    
    SLICE_X70Y215        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.983    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X7Y42   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X7Y43   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X7Y41   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X72Y235  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X70Y232  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X70Y232  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X69Y233  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X71Y234  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X70Y232  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X71Y234  <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y42   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y42   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y41   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y41   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y43   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y43   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X72Y235  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X70Y232  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X70Y232  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X69Y233  <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y42   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y42   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y43   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y41   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y41   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X7Y43   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X72Y235  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X76Y232  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X76Y232  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X76Y232  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 0.522ns (11.475%)  route 4.027ns (88.525%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.767ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.706ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.196     2.196    <hidden>
    SLICE_X61Y206        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y206        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.310 f  <hidden>
                         net (fo=3, routed)           0.483     2.793    <hidden>
    SLICE_X61Y205        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.210     3.003 f  <hidden>
                         net (fo=5, routed)           0.297     3.300    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/pwropt
    SLICE_X61Y205        LUT4 (Prop_E5LUT_SLICEM_I3_O)
                                                      0.198     3.498 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_REGCEAREGCE_cooolgate_en_gate_15/O
                         net (fo=1, routed)           3.247     6.745    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_REGCEAREGCE_cooolgate_en_sig_8
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.958    11.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.061    12.019    
                         clock uncertainty           -0.071    11.948    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_REGCEAREGCE)
                                                     -0.416    11.532    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.501ns (11.576%)  route 3.827ns (88.424%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.767ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.706ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.196     2.196    <hidden>
    SLICE_X61Y206        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y206        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.310 f  <hidden>
                         net (fo=3, routed)           0.483     2.793    <hidden>
    SLICE_X61Y205        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.210     3.003 f  <hidden>
                         net (fo=5, routed)           0.297     3.300    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/pwropt
    SLICE_X61Y205        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     3.477 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_REGCEAREGCE_cooolgate_en_gate_13/O
                         net (fo=1, routed)           3.047     6.524    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_REGCEAREGCE_cooolgate_en_sig_7
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.964    11.964    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.120    12.084    
                         clock uncertainty           -0.071    12.013    
    RAMB36_X6Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_REGCEAREGCE)
                                                     -0.416    11.597    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.597    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.229ns (6.500%)  route 3.294ns (93.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.767ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.706ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.198     2.198    <hidden>
    SLICE_X61Y205        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.312 r  <hidden>
                         net (fo=43, routed)          0.565     2.877    <hidden>
    SLICE_X60Y204        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.115     2.992 r  <hidden>
                         net (fo=2, routed)           2.729     5.721    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[7]
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.958    11.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.061    12.019    
                         clock uncertainty           -0.071    11.948    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.429    11.519    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.254ns (7.429%)  route 3.165ns (92.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 0.767ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.706ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.197     2.197    <hidden>
    SLICE_X62Y203        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y203        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.314 r  <hidden>
                         net (fo=10, routed)          0.468     2.782    <hidden>
    SLICE_X61Y203        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     2.919 r  <hidden>
                         net (fo=2, routed)           2.697     5.616    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[6]
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.958    11.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.061    12.019    
                         clock uncertainty           -0.071    11.948    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.429    11.519    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.233ns (6.912%)  route 3.138ns (93.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 0.767ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.706ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.199     2.199    <hidden>
    SLICE_X61Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y204        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.313 r  <hidden>
                         net (fo=8, routed)           0.349     2.662    <hidden>
    SLICE_X61Y204        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.119     2.781 r  <hidden>
                         net (fo=2, routed)           2.789     5.570    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[8]
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.958    11.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.061    12.019    
                         clock uncertainty           -0.071    11.948    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.439    11.509    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.229ns (6.822%)  route 3.128ns (93.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.767ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.706ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.198     2.198    <hidden>
    SLICE_X61Y205        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.312 r  <hidden>
                         net (fo=43, routed)          0.565     2.877    <hidden>
    SLICE_X60Y204        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.115     2.992 r  <hidden>
                         net (fo=2, routed)           2.563     5.555    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[7]
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.964    11.964    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.120    12.084    
                         clock uncertainty           -0.071    12.013    
    RAMB36_X6Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.429    11.584    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.502ns (15.254%)  route 2.789ns (84.746%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.967ns = ( 11.967 - 10.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.196ns (routing 0.767ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.706ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.196     2.196    <hidden>
    SLICE_X61Y206        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y206        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.310 r  <hidden>
                         net (fo=3, routed)           0.483     2.793    <hidden>
    SLICE_X61Y205        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.210     3.003 r  <hidden>
                         net (fo=5, routed)           0.301     3.304    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/pwropt
    SLICE_X61Y205        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.178     3.482 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_REGCEAREGCE_cooolgate_en_gate_9/O
                         net (fo=1, routed)           2.005     5.487    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_REGCEAREGCE_cooolgate_en_sig_5
    RAMB36_X6Y40         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.967    11.967    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y40         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.120    12.087    
                         clock uncertainty           -0.071    12.016    
    RAMB36_X6Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_REGCEAREGCE)
                                                     -0.416    11.600    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.233ns (7.256%)  route 2.978ns (92.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 0.767ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.706ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.199     2.199    <hidden>
    SLICE_X61Y204        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y204        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.313 r  <hidden>
                         net (fo=8, routed)           0.349     2.662    <hidden>
    SLICE_X61Y204        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.119     2.781 r  <hidden>
                         net (fo=2, routed)           2.629     5.410    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[8]
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.964    11.964    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.120    12.084    
                         clock uncertainty           -0.071    12.013    
    RAMB36_X6Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.439    11.574    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.254ns (7.903%)  route 2.960ns (92.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.197ns (routing 0.767ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.706ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.197     2.197    <hidden>
    SLICE_X62Y203        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y203        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.314 r  <hidden>
                         net (fo=10, routed)          0.468     2.782    <hidden>
    SLICE_X61Y203        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     2.919 r  <hidden>
                         net (fo=2, routed)           2.492     5.411    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[6]
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.964    11.964    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.120    12.084    
                         clock uncertainty           -0.071    12.013    
    RAMB36_X6Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.429    11.584    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.286ns (9.502%)  route 2.724ns (90.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.767ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.706ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.198     2.198    <hidden>
    SLICE_X61Y205        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.312 r  <hidden>
                         net (fo=43, routed)          0.456     2.768    <hidden>
    SLICE_X60Y203        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     2.940 r  <hidden>
                         net (fo=2, routed)           2.268     5.208    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[3]
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.958    11.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.061    12.019    
                         clock uncertainty           -0.071    11.948    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.410    11.538    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                  6.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.929ns (routing 0.346ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.384ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.929     0.929    <hidden>
    SLICE_X60Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y201        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.977 r  <hidden>
                         net (fo=2, routed)           0.098     1.075    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/dina[6]
    RAMB36_X6Y40         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.149     1.149    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y40         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.133     1.016    
    RAMB36_X6Y40         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                      0.029     1.045    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.063ns (34.054%)  route 0.122ns (65.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.916ns (routing 0.346ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.384ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.916     0.916    <hidden>
    SLICE_X64Y202        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.964 r  <hidden>
                         net (fo=2, routed)           0.110     1.074    <hidden>
    SLICE_X63Y202        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     1.089 r  <hidden>
                         net (fo=1, routed)           0.012     1.101    <hidden>
    SLICE_X63Y202        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.098     1.098    <hidden>
    SLICE_X63Y202        FDRE                                         r  <hidden>
                         clock pessimism             -0.093     1.005    
    SLICE_X63Y202        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.061    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.138%)  route 0.154ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.921ns (routing 0.346ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.384ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.921     0.921    <hidden>
    SLICE_X62Y198        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y198        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.970 r  <hidden>
                         net (fo=2, routed)           0.154     1.124    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/dina[5]
    RAMB36_X6Y39         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.146     1.146    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y39         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.093     1.053    
    RAMB36_X6Y39         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                      0.029     1.082    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.063ns (33.511%)  route 0.125ns (66.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.916ns (routing 0.346ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.384ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.916     0.916    <hidden>
    SLICE_X64Y202        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y202        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.964 r  <hidden>
                         net (fo=2, routed)           0.110     1.074    <hidden>
    SLICE_X63Y201        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.089 r  <hidden>
                         net (fo=1, routed)           0.015     1.104    <hidden>
    SLICE_X63Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.099     1.099    <hidden>
    SLICE_X63Y201        FDRE                                         r  <hidden>
                         clock pessimism             -0.093     1.006    
    SLICE_X63Y201        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.062    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.932ns (routing 0.346ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.384ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.932     0.932    <hidden>
    SLICE_X68Y199        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y199        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.980 r  <hidden>
                         net (fo=2, routed)           0.070     1.050    <hidden>
    SLICE_X68Y200        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.065 r  <hidden>
                         net (fo=1, routed)           0.016     1.081    <hidden>
    SLICE_X68Y200        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.105     1.105    <hidden>
    SLICE_X68Y200        FDRE                                         r  <hidden>
                         clock pessimism             -0.123     0.982    
    SLICE_X68Y200        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.038    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.101ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.926ns (routing 0.346ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.384ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.926     0.926    <hidden>
    SLICE_X63Y199        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y199        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.975 r  <hidden>
                         net (fo=2, routed)           0.035     1.010    <hidden>
    SLICE_X63Y199        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     1.055 r  <hidden>
                         net (fo=1, routed)           0.012     1.067    <hidden>
    SLICE_X63Y199        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.101     1.101    <hidden>
    SLICE_X63Y199        FDRE                                         r  <hidden>
                         clock pessimism             -0.133     0.968    
    SLICE_X63Y199        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.024    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.080ns (44.944%)  route 0.098ns (55.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.933ns (routing 0.346ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.384ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.933     0.933    <hidden>
    SLICE_X69Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y201        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.982 r  <hidden>
                         net (fo=2, routed)           0.082     1.064    <hidden>
    SLICE_X67Y201        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     1.095 r  <hidden>
                         net (fo=1, routed)           0.016     1.111    <hidden>
    SLICE_X67Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.105     1.105    <hidden>
    SLICE_X67Y201        FDRE                                         r  <hidden>
                         clock pessimism             -0.093     1.012    
    SLICE_X67Y201        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.068    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.049ns (38.281%)  route 0.079ns (61.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.931ns (routing 0.346ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.384ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.931     0.931    <hidden>
    SLICE_X60Y199        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y199        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.980 r  <hidden>
                         net (fo=6, routed)           0.079     1.059    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/addrb[10]
    RAMB36_X6Y39         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.160     1.160    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y39         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism             -0.122     1.038    
    RAMB36_X6Y39         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.023     1.015    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.048ns (37.209%)  route 0.081ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.384ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.930     0.930    <hidden>
    SLICE_X60Y198        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.978 r  <hidden>
                         net (fo=7, routed)           0.081     1.059    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/addrb[4]
    RAMB36_X6Y39         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.160     1.160    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y39         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism             -0.122     1.038    
    RAMB36_X6Y39         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.023     1.015    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.096ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.924ns (routing 0.346ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.384ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.924     0.924    <hidden>
    SLICE_X67Y203        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y203        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.972 r  <hidden>
                         net (fo=2, routed)           0.070     1.042    <hidden>
    SLICE_X67Y202        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     1.057 r  <hidden>
                         net (fo=1, routed)           0.016     1.073    <hidden>
    SLICE_X67Y202        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.096     1.096    <hidden>
    SLICE_X67Y202        FDRE                                         r  <hidden>
                         clock pessimism             -0.123     0.973    
    SLICE_X67Y202        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.029    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y38  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y39  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y37  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X6Y38  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X6Y39  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X6Y37  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X6Y40  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X6Y41  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X6Y36  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X6Y35  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y38  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y37  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y38  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y39  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y39  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y37  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y38  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y39  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y39  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y40  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y39  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y38  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y38  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y37  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y37  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y39  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y38  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y37  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y41  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X6Y35  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_125_clk_p
  To Clock:  sysclk_125_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_125_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_125_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEB
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 0.883ns (14.192%)  route 5.339ns (85.808%))
  Logic Levels:           5  (LUT3=3 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 9.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.767ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.706ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.235    -0.738    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y219        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.621 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.132     2.511    <hidden>
    SLICE_X96Y291        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     2.645 r  <hidden>
                         net (fo=2, routed)           0.371     3.016    <hidden>
    SLICE_X91Y292        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     3.190 r  <hidden>
                         net (fo=7, routed)           0.336     3.526    <hidden>
    SLICE_X89Y296        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.205     3.731 r  <hidden>
                         net (fo=1, routed)           0.192     3.923    design_1_i/AXI4Stream_UART_1/U0/m00_axis_rx_tready
    SLICE_X88Y296        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.016 r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX_i_1/O
                         net (fo=12, routed)          0.626     4.642    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X87Y297        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.160     4.802 r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.682     5.484    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB18_X8Y118        RAMB18E2                                     r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.115     9.101    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X8Y118        RAMB18E2                                     r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.103     9.203    
                         clock uncertainty           -0.072     9.132    
    RAMB18_X8Y118        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_REGCEB)
                                                     -0.416     8.716    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.482ns (7.679%)  route 5.795ns (92.321%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 8.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.767ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.706ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.235    -0.738    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y219        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.621 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         4.729     4.108    <hidden>
    SLICE_X70Y295        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     4.281 r  <hidden>
                         net (fo=15, routed)          0.450     4.731    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/lopt
    SLICE_X70Y289        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     4.923 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc[2]_i_1/O
                         net (fo=3, routed)           0.616     5.539    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i
    SLICE_X70Y289        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.999     8.985    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X70Y289        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/C
                         clock pessimism              0.103     9.087    
                         clock uncertainty           -0.072     9.016    
    SLICE_X70Y289        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.083     8.933    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.482ns (7.679%)  route 5.795ns (92.321%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 8.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.767ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.706ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.235    -0.738    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y219        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.621 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         4.729     4.108    <hidden>
    SLICE_X70Y295        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     4.281 r  <hidden>
                         net (fo=15, routed)          0.450     4.731    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/lopt
    SLICE_X70Y289        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     4.923 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc[2]_i_1/O
                         net (fo=3, routed)           0.616     5.539    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i
    SLICE_X70Y289        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.999     8.985    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X70Y289        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/C
                         clock pessimism              0.103     9.087    
                         clock uncertainty           -0.072     9.016    
    SLICE_X70Y289        FDSE (Setup_EFF2_SLICEL_C_S)
                                                     -0.083     8.933    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.482ns (7.679%)  route 5.795ns (92.321%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 8.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.767ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.706ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.235    -0.738    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y219        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.621 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         4.729     4.108    <hidden>
    SLICE_X70Y295        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     4.281 r  <hidden>
                         net (fo=15, routed)          0.450     4.731    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/lopt
    SLICE_X70Y289        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     4.923 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc[2]_i_1/O
                         net (fo=3, routed)           0.616     5.539    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i
    SLICE_X70Y289        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.999     8.985    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X70Y289        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                         clock pessimism              0.103     9.087    
                         clock uncertainty           -0.072     9.016    
    SLICE_X70Y289        FDSE (Setup_FFF_SLICEL_C_S)
                                                     -0.083     8.933    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.290ns (4.633%)  route 5.969ns (95.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.767ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.706ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.235    -0.738    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y219        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.621 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         4.729     4.108    <hidden>
    SLICE_X70Y295        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     4.281 r  <hidden>
                         net (fo=15, routed)          1.240     5.521    <hidden>
    SLICE_X77Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.075     9.061    <hidden>
    SLICE_X77Y286        FDRE                                         r  <hidden>
                         clock pessimism              0.103     9.163    
                         clock uncertainty           -0.072     9.092    
    SLICE_X77Y286        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082     9.010    <hidden>
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.855ns (14.457%)  route 5.059ns (85.543%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 9.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.767ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.115ns (routing 0.706ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.235    -0.738    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y219        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.621 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.132     2.511    <hidden>
    SLICE_X96Y291        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     2.645 r  <hidden>
                         net (fo=2, routed)           0.371     3.016    <hidden>
    SLICE_X91Y292        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     3.190 r  <hidden>
                         net (fo=7, routed)           0.336     3.526    <hidden>
    SLICE_X89Y296        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.205     3.731 r  <hidden>
                         net (fo=1, routed)           0.192     3.923    design_1_i/AXI4Stream_UART_1/U0/m00_axis_rx_tready
    SLICE_X88Y296        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     4.016 r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX_i_1/O
                         net (fo=12, routed)          0.626     4.642    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X87Y297        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     4.774 r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.402     5.176    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X8Y118        RAMB18E2                                     r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.115     9.101    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X8Y118        RAMB18E2                                     r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.103     9.203    
                         clock uncertainty           -0.072     9.132    
    RAMB18_X8Y118        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.670    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 0.290ns (4.641%)  route 5.959ns (95.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.941ns = ( 9.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.767ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.706ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.235    -0.738    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y219        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.621 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         4.729     4.108    <hidden>
    SLICE_X70Y295        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     4.281 r  <hidden>
                         net (fo=15, routed)          1.230     5.511    <hidden>
    SLICE_X77Y286        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.073     9.059    <hidden>
    SLICE_X77Y286        FDRE                                         r  <hidden>
                         clock pessimism              0.103     9.161    
                         clock uncertainty           -0.072     9.090    
    SLICE_X77Y286        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     9.007    <hidden>
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.537ns (9.304%)  route 5.235ns (90.696%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 8.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.767ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.706ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.235    -0.738    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y219        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.621 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.984     3.363    <hidden>
    SLICE_X79Y297        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.095     3.458 r  <hidden>
                         net (fo=5, routed)           0.594     4.052    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X74Y296        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.227 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=18, routed)          0.244     4.471    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X74Y297        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.150     4.621 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1/O
                         net (fo=10, routed)          0.413     5.034    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/WE
    SLICE_X75Y296        RAMD64E                                      r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.996     8.982    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/WCLK
    SLICE_X75Y296        RAMD64E                                      r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMA/CLK
                         clock pessimism              0.103     9.084    
                         clock uncertainty           -0.072     9.013    
    SLICE_X75Y296        RAMD64E (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404     8.609    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMA
  -------------------------------------------------------------------
                         required time                          8.609    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.537ns (9.304%)  route 5.235ns (90.696%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 8.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.767ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.706ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.235    -0.738    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y219        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.621 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.984     3.363    <hidden>
    SLICE_X79Y297        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.095     3.458 r  <hidden>
                         net (fo=5, routed)           0.594     4.052    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X74Y296        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.227 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=18, routed)          0.244     4.471    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X74Y297        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.150     4.621 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1/O
                         net (fo=10, routed)          0.413     5.034    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/WE
    SLICE_X75Y296        RAMD64E                                      r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.996     8.982    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/WCLK
    SLICE_X75Y296        RAMD64E                                      r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMB/CLK
                         clock pessimism              0.103     9.084    
                         clock uncertainty           -0.072     9.013    
    SLICE_X75Y296        RAMD64E (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404     8.609    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMB
  -------------------------------------------------------------------
                         required time                          8.609    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.537ns (9.304%)  route 5.235ns (90.696%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 8.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.767ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.706ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.235    -0.738    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X72Y219        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y219        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.621 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=367, routed)         3.984     3.363    <hidden>
    SLICE_X79Y297        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.095     3.458 r  <hidden>
                         net (fo=5, routed)           0.594     4.052    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X74Y296        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     4.227 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=18, routed)          0.244     4.471    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X74Y297        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.150     4.621 r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1/O
                         net (fo=10, routed)          0.413     5.034    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/WE
    SLICE_X75Y296        RAMD64E                                      r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.996     8.982    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/WCLK
    SLICE_X75Y296        RAMD64E                                      r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMC/CLK
                         clock pessimism              0.103     9.084    
                         clock uncertainty           -0.072     9.013    
    SLICE_X75Y296        RAMD64E (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.404     8.609    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6/RAMC
  -------------------------------------------------------------------
                         required time                          8.609    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  3.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.049ns (34.752%)  route 0.092ns (65.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.384ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.930    -0.648    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X60Y230        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.599 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.092    -0.507    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y231        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.107    -0.740    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y231        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.146    -0.594    
    SLICE_X60Y231        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.538    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.180ns (73.770%)  route 0.064ns (26.230%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.935ns (routing 0.346ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.384ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.935    -0.643    <hidden>
    SLICE_X71Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.594 r  <hidden>
                         net (fo=2, routed)           0.054    -0.540    <hidden>
    SLICE_X71Y237        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.065    -0.475 r  <hidden>
                         net (fo=1, routed)           0.000    -0.475    <hidden>
    SLICE_X71Y238        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.459 r  <hidden>
                         net (fo=1, routed)           0.000    -0.459    <hidden>
    SLICE_X71Y239        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.443 r  <hidden>
                         net (fo=1, routed)           0.000    -0.443    <hidden>
    SLICE_X71Y240        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.409 r  <hidden>
                         net (fo=1, routed)           0.010    -0.399    <hidden>
    SLICE_X71Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.130    -0.717    <hidden>
    SLICE_X71Y240        FDRE                                         r  <hidden>
                         clock pessimism              0.230    -0.486    
    SLICE_X71Y240        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.430    <hidden>
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Net Delay (Source):      0.938ns (routing 0.346ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.384ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.938    -0.640    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X55Y219        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.592 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[21]/Q
                         net (fo=1, routed)           0.099    -0.493    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/DID1
    SLICE_X55Y221        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.116    -0.731    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X55Y221        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD_D1/CLK
                         clock pessimism              0.144    -0.586    
    SLICE_X55Y221        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062    -0.524    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.104ns (21.010%)  route 0.391ns (78.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.995ns (routing 0.706ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.767ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.995    -1.019    <hidden>
    SLICE_X68Y277        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y277        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104    -0.915 r  <hidden>
                         net (fo=1, routed)           0.391    -0.524    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X72Y272        SRLC32E                                      r  design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.262    -0.711    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X72Y272        SRLC32E                                      r  design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.165    -0.875    
    SLICE_X72Y272        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.320    -0.555    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.063ns (39.873%)  route 0.095ns (60.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.928ns (routing 0.346ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.384ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.928    -0.650    <hidden>
    SLICE_X55Y211        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y211        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.602 r  <hidden>
                         net (fo=2, routed)           0.081    -0.521    <hidden>
    SLICE_X53Y211        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.015    -0.506 r  <hidden>
                         net (fo=1, routed)           0.014    -0.492    <hidden>
    SLICE_X53Y211        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.091    -0.756    <hidden>
    SLICE_X53Y211        FDRE                                         r  <hidden>
                         clock pessimism              0.175    -0.580    
    SLICE_X53Y211        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.524    <hidden>
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.764%)  route 0.093ns (59.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Net Delay (Source):      0.937ns (routing 0.346ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.384ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.937    -0.641    <hidden>
    SLICE_X56Y222        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y222        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.592 r  <hidden>
                         net (fo=9, routed)           0.077    -0.515    <hidden>
    SLICE_X56Y223        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015    -0.500 r  <hidden>
                         net (fo=1, routed)           0.016    -0.484    <hidden>
    SLICE_X56Y223        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.129    -0.718    <hidden>
    SLICE_X56Y223        FDCE                                         r  <hidden>
                         clock pessimism              0.145    -0.573    
    SLICE_X56Y223        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.517    <hidden>
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.111ns (44.758%)  route 0.137ns (55.242%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.943ns (routing 0.346ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.384ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.943    -0.635    <hidden>
    SLICE_X55Y239        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y239        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.587 r  <hidden>
                         net (fo=4, routed)           0.123    -0.464    <hidden>
    SLICE_X53Y240        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030    -0.434 r  <hidden>
                         net (fo=1, routed)           0.000    -0.434    <hidden>
    SLICE_X53Y240        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.033    -0.401 r  <hidden>
                         net (fo=1, routed)           0.014    -0.387    <hidden>
    SLICE_X53Y240        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.140    -0.707    <hidden>
    SLICE_X53Y240        FDRE                                         r  <hidden>
                         clock pessimism              0.230    -0.476    
    SLICE_X53Y240        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.420    <hidden>
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.104ns (25.060%)  route 0.311ns (74.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      2.004ns (routing 0.706ns, distribution 1.298ns)
  Clock Net Delay (Destination): 2.264ns (routing 0.767ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.004    -1.010    <hidden>
    SLICE_X70Y257        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y257        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104    -0.906 r  <hidden>
                         net (fo=1, routed)           0.311    -0.595    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X72Y254        SRLC32E                                      r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.264    -0.709    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X72Y254        SRLC32E                                      r  design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.165    -0.873    
    SLICE_X72Y254        SRLC32E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.244    -0.629    design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.063ns (40.385%)  route 0.093ns (59.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.934ns (routing 0.346ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.384ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.934    -0.644    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X74Y204        FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y204        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.596 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=15, routed)          0.077    -0.519    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    SLICE_X75Y204        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015    -0.504 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[6]_i_1/O
                         net (fo=1, routed)           0.016    -0.488    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[6]
    SLICE_X75Y204        FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.093    -0.754    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X75Y204        FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/C
                         clock pessimism              0.175    -0.578    
    SLICE_X75Y204        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.522    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Net Delay (Source):      1.013ns (routing 0.346ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.384ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.013    -0.565    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X83Y262        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y262        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.516 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[6]/Q
                         net (fo=1, routed)           0.134    -0.382    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/i__carry_i_2_0[6]
    SLICE_X82Y261        SRL16E                                       r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.173    -0.674    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X82Y261        SRL16E                                       r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][1]_srl8/CLK
                         clock pessimism              0.137    -0.537    
    SLICE_X82Y261        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120    -0.417    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE1/DCLK       n/a            4.000         10.000      6.000      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X7Y44   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X7Y45   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X7Y46   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X7Y47   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y42   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y43   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X5Y40   design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X5Y41   design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X5Y39   design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y44   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y45   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y45   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y46   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y47   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y43   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X5Y40   design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y45   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y45   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y48   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y46   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y47   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y44   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y44   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y46   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y46   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -0.387ns,  Total Violation       -1.495ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.494ns (22.353%)  route 1.716ns (77.647%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 1.122 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 0.924ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.136ns (routing 0.848ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.448    -0.525    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X45Y184        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y184        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117    -0.408 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=36, routed)          0.818     0.410    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/ValidPositionTap[0]
    SLICE_X47Y221        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     0.481 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_45/O
                         net (fo=1, routed)           0.000     0.481    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_45_n_0
    SLICE_X47Y221        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.058     0.539 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_23/O
                         net (fo=1, routed)           0.000     0.539    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_23_n_0
    SLICE_X47Y221        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     0.599 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_9/O
                         net (fo=2, routed)           0.424     1.023    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_9_n_0
    SLICE_X45Y217        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.117     1.140 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_2/O
                         net (fo=1, routed)           0.451     1.591    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/Valid_SampledTaps_TDL
    SLICE_X42Y206        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.071     1.662 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0/O
                         net (fo=1, routed)           0.023     1.685    <hidden>
    SLICE_X42Y206        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.136     1.122    <hidden>
    SLICE_X42Y206        FDCE                                         r  <hidden>
                         clock pessimism              0.176     1.298    
                         clock uncertainty           -0.058     1.240    
    SLICE_X42Y206        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.059     1.299    <hidden>
  -------------------------------------------------------------------
                         required time                          1.299    
                         arrival time                          -1.685    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.657ns (30.110%)  route 1.525ns (69.890%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 1.081 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 0.924ns, distribution 1.478ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.848ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.402    -0.571    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X30Y202        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y202        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    -0.454 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/Q
                         net (fo=36, routed)          0.614     0.160    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/ValidPositionTap[1]
    SLICE_X34Y181        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     0.292 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_41/O
                         net (fo=1, routed)           0.000     0.292    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_41_n_0
    SLICE_X34Y181        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.058     0.350 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_21/O
                         net (fo=1, routed)           0.000     0.350    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_21_n_0
    SLICE_X34Y181        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     0.410 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_8/O
                         net (fo=2, routed)           0.672     1.082    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_8_n_0
    SLICE_X31Y210        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     1.255 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_2/O
                         net (fo=1, routed)           0.217     1.472    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/Valid_SampledTaps_TDL
    SLICE_X29Y210        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.117     1.589 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0/O
                         net (fo=1, routed)           0.022     1.611    <hidden>
    SLICE_X29Y210        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.095     1.081    <hidden>
    SLICE_X29Y210        FDCE                                         r  <hidden>
                         clock pessimism              0.177     1.257    
                         clock uncertainty           -0.058     1.199    
    SLICE_X29Y210        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     1.259    <hidden>
  -------------------------------------------------------------------
                         required time                          1.259    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.597ns (27.652%)  route 1.562ns (72.348%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.808ns = ( 1.192 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 0.924ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.206ns (routing 0.848ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.464    -0.509    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/clk
    SLICE_X17Y136        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.394 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[32]/Q
                         net (fo=1, routed)           0.741     0.347    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/Compute_ValidPositionSampledTapsTDL[1]
    SLICE_X16Y176        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     0.522 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_41/O
                         net (fo=1, routed)           0.000     0.522    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_41_n_0
    SLICE_X16Y176        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.058     0.580 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_21/O
                         net (fo=1, routed)           0.000     0.580    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_21_n_0
    SLICE_X16Y176        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     0.640 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_8/O
                         net (fo=2, routed)           0.654     1.294    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_8_n_0
    SLICE_X18Y207        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.072     1.366 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_2/O
                         net (fo=1, routed)           0.145     1.511    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/Valid_SampledTaps_TDL
    SLICE_X18Y205        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.117     1.628 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0/O
                         net (fo=1, routed)           0.022     1.650    <hidden>
    SLICE_X18Y205        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.206     1.192    <hidden>
    SLICE_X18Y205        FDCE                                         r  <hidden>
                         clock pessimism              0.118     1.309    
                         clock uncertainty           -0.058     1.251    
    SLICE_X18Y205        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     1.311    <hidden>
  -------------------------------------------------------------------
                         required time                          1.311    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[960]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.387ns (20.476%)  route 1.503ns (79.524%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.909ns = ( 1.091 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.416ns (routing 0.924ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.848ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.416    -0.557    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X27Y255        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[960]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y255        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.442 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[960]/Q
                         net (fo=4, routed)           0.709     0.267    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tdata[832]
    SLICE_X28Y219        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     0.382 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_40/O
                         net (fo=1, routed)           0.000     0.382    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_40_n_0
    SLICE_X28Y219        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.058     0.440 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_20/O
                         net (fo=1, routed)           0.000     0.440    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_20_n_0
    SLICE_X28Y219        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059     0.499 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.771     1.270    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_6_n_0
    SLICE_X28Y184        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.040     1.310 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_i_1__1/O
                         net (fo=1, routed)           0.023     1.333    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/RiseValid
    SLICE_X28Y184        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.105     1.091    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X28Y184        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.118     1.208    
                         clock uncertainty           -0.058     1.150    
    SLICE_X28Y184        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.209    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          1.209    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[896]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.463ns (25.204%)  route 1.374ns (74.796%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.909ns = ( 1.091 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.446ns (routing 0.924ns, distribution 1.522ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.848ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.446    -0.527    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/clk
    SLICE_X30Y251        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[896]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y251        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.412 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[896]/Q
                         net (fo=4, routed)           0.619     0.207    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tdata[768]
    SLICE_X29Y221        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.190     0.397 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_64/O
                         net (fo=1, routed)           0.000     0.397    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_64_n_0
    SLICE_X29Y221        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     0.455 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_32/O
                         net (fo=1, routed)           0.000     0.455    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_32_n_0
    SLICE_X29Y221        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.059     0.514 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_15/O
                         net (fo=2, routed)           0.728     1.242    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_15_n_0
    SLICE_X28Y184        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     1.283 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_i_1__0/O
                         net (fo=1, routed)           0.027     1.310    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/RiseValid
    SLICE_X28Y184        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.105     1.091    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/clk
    SLICE_X28Y184        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.118     1.208    
                         clock uncertainty           -0.058     1.150    
    SLICE_X28Y184        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     1.209    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          1.209    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.439ns (23.130%)  route 1.459ns (76.870%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.898ns = ( 1.102 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 0.924ns, distribution 1.446ns)
  Clock Net Delay (Destination): 2.116ns (routing 0.848ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.370    -0.603    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X32Y136        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.488 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[0]/Q
                         net (fo=1, routed)           0.846     0.358    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/Compute_ValidPositionSampledTapsTDL[0]
    SLICE_X31Y190        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     0.490 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_49/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_49_n_0
    SLICE_X31Y190        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     0.547 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_25/O
                         net (fo=1, routed)           0.000     0.547    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_25_n_0
    SLICE_X31Y190        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.065     0.612 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_11/O
                         net (fo=2, routed)           0.586     1.198    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_11_n_0
    SLICE_X31Y209        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     1.268 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_i_1/O
                         net (fo=1, routed)           0.027     1.295    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/RiseValid
    SLICE_X31Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.116     1.102    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X31Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.118     1.219    
                         clock uncertainty           -0.058     1.161    
    SLICE_X31Y209        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     1.221    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          1.221    
                         arrival time                          -1.295    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.451ns (23.862%)  route 1.439ns (76.138%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 1.190 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 0.924ns, distribution 1.540ns)
  Clock Net Delay (Destination): 2.204ns (routing 0.848ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.464    -0.509    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/clk
    SLICE_X17Y136        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.394 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[32]/Q
                         net (fo=1, routed)           0.741     0.347    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/Compute_ValidPositionSampledTapsTDL[1]
    SLICE_X16Y176        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     0.522 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_41/O
                         net (fo=1, routed)           0.000     0.522    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_41_n_0
    SLICE_X16Y176        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.058     0.580 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_21/O
                         net (fo=1, routed)           0.000     0.580    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_21_n_0
    SLICE_X16Y176        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     0.640 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_8/O
                         net (fo=2, routed)           0.671     1.311    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_8_n_0
    SLICE_X20Y202        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.043     1.354 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_i_2/O
                         net (fo=1, routed)           0.027     1.381    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/RiseValid
    SLICE_X20Y202        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.204     1.190    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/clk
    SLICE_X20Y202        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.118     1.307    
                         clock uncertainty           -0.058     1.249    
    SLICE_X20Y202        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     1.309    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          1.309    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[896]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.536ns (30.317%)  route 1.232ns (69.683%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.877ns = ( 1.123 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.473ns (routing 0.924ns, distribution 1.549ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.848ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.473    -0.500    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X40Y250        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[896]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.385 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[896]/Q
                         net (fo=4, routed)           0.639     0.254    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tdata[768]
    SLICE_X41Y220        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.185     0.439 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_40/O
                         net (fo=1, routed)           0.000     0.439    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_40_n_0
    SLICE_X41Y220        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.058     0.497 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_20/O
                         net (fo=1, routed)           0.000     0.497    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_20_n_0
    SLICE_X41Y220        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059     0.556 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.570     1.126    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_6_n_0
    SLICE_X42Y205        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     1.245 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_i_1__1/O
                         net (fo=1, routed)           0.023     1.268    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/RiseValid
    SLICE_X42Y205        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.137     1.123    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X42Y205        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.118     1.240    
                         clock uncertainty           -0.058     1.182    
    SLICE_X42Y205        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     1.241    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          1.241    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.407ns (22.144%)  route 1.431ns (77.856%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.877ns = ( 1.123 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.448ns (routing 0.924ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.848ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.448    -0.525    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X45Y184        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y184        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.408 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/Q
                         net (fo=16, routed)          0.925     0.517    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/ValidPositionTap[2]
    SLICE_X42Y223        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.094     0.611 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_32/O
                         net (fo=1, routed)           0.000     0.611    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_32_n_0
    SLICE_X42Y223        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.059     0.670 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_15/O
                         net (fo=2, routed)           0.479     1.149    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_15_n_0
    SLICE_X42Y205        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.137     1.286 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_i_1__0/O
                         net (fo=1, routed)           0.027     1.313    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/RiseValid
    SLICE_X42Y205        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.137     1.123    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/clk
    SLICE_X42Y205        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.176     1.299    
                         clock uncertainty           -0.058     1.241    
    SLICE_X42Y205        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     1.301    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          1.301    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[480]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.500ns (27.027%)  route 1.350ns (72.973%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.868ns = ( 1.132 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.438ns (routing 0.924ns, distribution 1.514ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.848ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.438    -0.535    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X44Y198        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[480]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.420 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[480]/Q
                         net (fo=4, routed)           0.541     0.121    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tdata[352]
    SLICE_X45Y178        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     0.312 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_52/O
                         net (fo=1, routed)           0.000     0.312    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_52_n_0
    SLICE_X45Y178        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.057     0.369 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_26/O
                         net (fo=1, routed)           0.000     0.369    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_26_n_0
    SLICE_X45Y178        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.064     0.433 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_11/O
                         net (fo=2, routed)           0.782     1.215    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_11_n_0
    SLICE_X45Y211        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073     1.288 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_i_1/O
                         net (fo=1, routed)           0.027     1.315    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/RiseValid
    SLICE_X45Y211        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.146     1.132    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X45Y211        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.176     1.308    
                         clock uncertainty           -0.058     1.250    
    SLICE_X45Y211        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     1.310    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          1.310    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                 -0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Net Delay (Source):      1.069ns (routing 0.451ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.502ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.069    -0.509    <hidden>
    SLICE_X39Y182        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y182        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.461 r  <hidden>
                         net (fo=4, routed)           0.070    -0.391    <hidden>
    SLICE_X38Y183        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.015    -0.376 r  <hidden>
                         net (fo=1, routed)           0.012    -0.364    <hidden>
    SLICE_X38Y183        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.268    -0.579    <hidden>
    SLICE_X38Y183        FDCE                                         r  <hidden>
                         clock pessimism              0.129    -0.450    
    SLICE_X38Y183        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.394    <hidden>
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.079ns (45.665%)  route 0.094ns (54.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      1.055ns (routing 0.451ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.502ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.055    -0.523    <hidden>
    SLICE_X31Y234        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y234        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.474 r  <hidden>
                         net (fo=4, routed)           0.080    -0.394    <hidden>
    SLICE_X33Y234        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.030    -0.364 r  <hidden>
                         net (fo=1, routed)           0.014    -0.350    <hidden>
    SLICE_X33Y234        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.248    -0.599    <hidden>
    SLICE_X33Y234        FDCE                                         r  <hidden>
                         clock pessimism              0.163    -0.436    
    SLICE_X33Y234        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.380    <hidden>
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[325]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.079ns (47.590%)  route 0.087ns (52.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Net Delay (Source):      1.112ns (routing 0.451ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.502ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.112    -0.466    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X19Y173        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[325]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.417 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[325]/Q
                         net (fo=3, routed)           0.073    -0.344    <hidden>
    SLICE_X20Y173        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.030    -0.314 r  <hidden>
                         net (fo=1, routed)           0.014    -0.300    <hidden>
    SLICE_X20Y173        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.301    -0.546    <hidden>
    SLICE_X20Y173        FDCE                                         r  <hidden>
                         clock pessimism              0.160    -0.386    
    SLICE_X20Y173        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.330    <hidden>
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[333]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.079ns (47.590%)  route 0.087ns (52.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Net Delay (Source):      1.112ns (routing 0.451ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.502ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.112    -0.466    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X19Y174        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[333]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.417 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[333]/Q
                         net (fo=3, routed)           0.073    -0.344    <hidden>
    SLICE_X20Y174        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.030    -0.314 r  <hidden>
                         net (fo=1, routed)           0.014    -0.300    <hidden>
    SLICE_X20Y174        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.301    -0.546    <hidden>
    SLICE_X20Y174        FDCE                                         r  <hidden>
                         clock pessimism              0.160    -0.386    
    SLICE_X20Y174        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.330    <hidden>
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[774]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.158ns
  Clock Net Delay (Source):      1.089ns (routing 0.451ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.502ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.089    -0.489    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X19Y229        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[774]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y229        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.441 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[774]/Q
                         net (fo=3, routed)           0.075    -0.366    <hidden>
    SLICE_X20Y229        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032    -0.334 r  <hidden>
                         net (fo=1, routed)           0.016    -0.318    <hidden>
    SLICE_X20Y229        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.285    -0.562    <hidden>
    SLICE_X20Y229        FDCE                                         r  <hidden>
                         clock pessimism              0.158    -0.404    
    SLICE_X20Y229        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.348    <hidden>
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[245]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.079ns (47.590%)  route 0.087ns (52.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Net Delay (Source):      1.107ns (routing 0.451ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.502ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.107    -0.471    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X19Y163        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[245]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.422 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[245]/Q
                         net (fo=3, routed)           0.073    -0.349    <hidden>
    SLICE_X20Y163        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.030    -0.319 r  <hidden>
                         net (fo=1, routed)           0.014    -0.305    <hidden>
    SLICE_X20Y163        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.296    -0.551    <hidden>
    SLICE_X20Y163        FDCE                                         r  <hidden>
                         clock pessimism              0.160    -0.391    
    SLICE_X20Y163        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.335    <hidden>
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[1123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.764%)  route 0.093ns (59.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.156ns
  Clock Net Delay (Source):      1.113ns (routing 0.451ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.502ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.113    -0.465    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/clk
    SLICE_X13Y272        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[1123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y272        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.416 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[1123]/Q
                         net (fo=3, routed)           0.077    -0.339    <hidden>
    SLICE_X12Y272        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015    -0.324 r  <hidden>
                         net (fo=1, routed)           0.016    -0.308    <hidden>
    SLICE_X12Y272        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.297    -0.550    <hidden>
    SLICE_X12Y272        FDCE                                         r  <hidden>
                         clock pessimism              0.156    -0.394    
    SLICE_X12Y272        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.338    <hidden>
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[849]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      1.105ns (routing 0.451ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.502ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.105    -0.473    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X40Y244        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[849]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y244        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.424 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[849]/Q
                         net (fo=3, routed)           0.075    -0.349    <hidden>
    SLICE_X39Y244        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030    -0.319 r  <hidden>
                         net (fo=1, routed)           0.016    -0.303    <hidden>
    SLICE_X39Y244        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.296    -0.551    <hidden>
    SLICE_X39Y244        FDCE                                         r  <hidden>
                         clock pessimism              0.161    -0.389    
    SLICE_X39Y244        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.333    <hidden>
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[346]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.064ns (39.752%)  route 0.097ns (60.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      1.081ns (routing 0.451ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.502ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.081    -0.497    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X40Y181        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[346]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y181        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.449 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[346]/Q
                         net (fo=3, routed)           0.081    -0.368    <hidden>
    SLICE_X38Y181        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016    -0.352 r  <hidden>
                         net (fo=1, routed)           0.016    -0.336    <hidden>
    SLICE_X38Y181        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.261    -0.586    <hidden>
    SLICE_X38Y181        FDCE                                         r  <hidden>
                         clock pessimism              0.163    -0.422    
    SLICE_X38Y181        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.366    <hidden>
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[1011]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.064ns (40.506%)  route 0.094ns (59.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Net Delay (Source):      1.055ns (routing 0.451ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.502ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.055    -0.523    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X27Y261        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[1011]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y261        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.474 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[1011]/Q
                         net (fo=3, routed)           0.078    -0.396    <hidden>
    SLICE_X25Y261        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015    -0.381 r  <hidden>
                         net (fo=1, routed)           0.016    -0.365    <hidden>
    SLICE_X25Y261        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.235    -0.612    <hidden>
    SLICE_X25Y261        FDCE                                         r  <hidden>
                         clock pessimism              0.160    -0.451    
    SLICE_X25Y261        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.395    <hidden>
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         2.000       0.621      BUFGCE_X1Y48   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.000       0.664      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.000       0.332      SLICE_X55Y204  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         8.000       6.621      BUFGCE_X1Y71     design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  aclk

Setup :            3  Failing Endpoints,  Worst Slack       -0.364ns,  Total Violation       -0.972ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.012ns  (logic 3.260ns (25.054%)  route 9.752ns (74.946%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 11.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.767ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.706ns, distribution 1.265ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.345    -0.628    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y247        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.514 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.460     1.946    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     1.986 r  <hidden>
                         net (fo=37, routed)          1.582     3.568    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     3.702 r  <hidden>
                         net (fo=4, routed)           0.496     4.198    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.241 f  <hidden>
                         net (fo=9, routed)           0.206     4.447    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     4.784 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     4.784    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     4.939 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     4.939    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     5.810 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     5.810    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     5.920 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     5.920    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     6.607 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.607    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.800 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.769     7.569    <hidden>
    SLICE_X66Y233        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     7.642 f  <hidden>
                         net (fo=2, routed)           0.552     8.194    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     8.329 f  <hidden>
                         net (fo=1, routed)           0.437     8.766    <hidden>
    SLICE_X66Y232        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     8.882 r  <hidden>
                         net (fo=1, routed)           0.659     9.541    <hidden>
    SLICE_X65Y233        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     9.673 r  <hidden>
                         net (fo=5, routed)           1.237    10.910    <hidden>
    SLICE_X67Y233        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120    11.030 r  <hidden>
                         net (fo=4, routed)           1.354    12.384    <hidden>
    SLICE_X65Y231        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.971    11.971    <hidden>
    SLICE_X65Y231        FDRE                                         r  <hidden>
                         clock pessimism              0.061    12.032    
                         clock uncertainty           -0.072    11.960    
    SLICE_X65Y231        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.020    <hidden>
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.309ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.957ns  (logic 3.260ns (25.160%)  route 9.697ns (74.840%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 11.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.767ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.706ns, distribution 1.265ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.345    -0.628    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y247        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.514 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.460     1.946    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     1.986 r  <hidden>
                         net (fo=37, routed)          1.582     3.568    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     3.702 r  <hidden>
                         net (fo=4, routed)           0.496     4.198    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.241 f  <hidden>
                         net (fo=9, routed)           0.206     4.447    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     4.784 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     4.784    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     4.939 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     4.939    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     5.810 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     5.810    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     5.920 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     5.920    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     6.607 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.607    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.800 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.769     7.569    <hidden>
    SLICE_X66Y233        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     7.642 f  <hidden>
                         net (fo=2, routed)           0.552     8.194    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     8.329 f  <hidden>
                         net (fo=1, routed)           0.437     8.766    <hidden>
    SLICE_X66Y232        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     8.882 r  <hidden>
                         net (fo=1, routed)           0.659     9.541    <hidden>
    SLICE_X65Y233        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     9.673 r  <hidden>
                         net (fo=5, routed)           1.237    10.910    <hidden>
    SLICE_X67Y233        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120    11.030 r  <hidden>
                         net (fo=4, routed)           1.299    12.329    <hidden>
    SLICE_X64Y231        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.971    11.971    <hidden>
    SLICE_X64Y231        FDRE                                         r  <hidden>
                         clock pessimism              0.061    12.032    
                         clock uncertainty           -0.072    11.960    
    SLICE_X64Y231        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.020    <hidden>
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                 -0.309    

Slack (VIOLATED) :        -0.299ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.957ns  (logic 3.303ns (25.492%)  route 9.654ns (74.508%))
  Logic Levels:           15  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 11.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.767ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.706ns, distribution 1.275ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.345    -0.628    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y247        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.514 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.460     1.946    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     1.986 r  <hidden>
                         net (fo=37, routed)          1.582     3.568    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     3.702 r  <hidden>
                         net (fo=4, routed)           0.496     4.198    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.241 f  <hidden>
                         net (fo=9, routed)           0.206     4.447    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     4.784 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     4.784    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     4.939 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     4.939    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     5.810 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     5.810    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     5.920 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     5.920    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     6.607 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.607    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.800 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.769     7.569    <hidden>
    SLICE_X66Y233        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     7.642 f  <hidden>
                         net (fo=2, routed)           0.552     8.194    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     8.329 f  <hidden>
                         net (fo=1, routed)           0.437     8.766    <hidden>
    SLICE_X66Y232        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     8.882 r  <hidden>
                         net (fo=1, routed)           0.659     9.541    <hidden>
    SLICE_X65Y233        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     9.673 r  <hidden>
                         net (fo=5, routed)           1.237    10.910    <hidden>
    SLICE_X67Y233        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120    11.030 r  <hidden>
                         net (fo=4, routed)           1.229    12.259    <hidden>
    SLICE_X72Y235        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043    12.302 r  <hidden>
                         net (fo=1, routed)           0.027    12.329    <hidden>
    SLICE_X72Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.981    11.981    <hidden>
    SLICE_X72Y235        FDRE                                         r  <hidden>
                         clock pessimism              0.061    12.042    
                         clock uncertainty           -0.072    11.970    
    SLICE_X72Y235        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.030    <hidden>
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                 -0.299    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.646ns  (logic 3.187ns (25.202%)  route 9.459ns (74.798%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 11.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.767ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.706ns, distribution 1.274ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.345    -0.628    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y247        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.514 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.460     1.946    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     1.986 r  <hidden>
                         net (fo=37, routed)          1.582     3.568    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     3.702 r  <hidden>
                         net (fo=4, routed)           0.496     4.198    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.241 f  <hidden>
                         net (fo=9, routed)           0.206     4.447    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     4.784 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     4.784    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     4.939 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     4.939    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     5.810 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     5.810    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     5.920 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     5.920    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     6.607 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.607    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.800 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     7.621    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     7.692 f  <hidden>
                         net (fo=2, routed)           0.565     8.257    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     8.352 r  <hidden>
                         net (fo=2, routed)           0.624     8.976    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.048 f  <hidden>
                         net (fo=4, routed)           0.574     9.622    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     9.755 r  <hidden>
                         net (fo=7, routed)           1.439    11.194    <hidden>
    SLICE_X70Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132    11.326 r  <hidden>
                         net (fo=3, routed)           0.692    12.018    <hidden>
    SLICE_X70Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.980    11.980    <hidden>
    SLICE_X70Y234        FDRE                                         r  <hidden>
                         clock pessimism              0.061    12.041    
                         clock uncertainty           -0.072    11.969    
    SLICE_X70Y234        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.028    <hidden>
  -------------------------------------------------------------------
                         required time                         12.028    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 3.187ns (25.228%)  route 9.446ns (74.772%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 11.978 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.767ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.706ns, distribution 1.272ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.345    -0.628    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y247        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.514 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.460     1.946    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     1.986 r  <hidden>
                         net (fo=37, routed)          1.582     3.568    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     3.702 r  <hidden>
                         net (fo=4, routed)           0.496     4.198    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.241 f  <hidden>
                         net (fo=9, routed)           0.206     4.447    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     4.784 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     4.784    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     4.939 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     4.939    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     5.810 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     5.810    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     5.920 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     5.920    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     6.607 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.607    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.800 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     7.621    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     7.692 f  <hidden>
                         net (fo=2, routed)           0.565     8.257    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     8.352 r  <hidden>
                         net (fo=2, routed)           0.624     8.976    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.048 f  <hidden>
                         net (fo=4, routed)           0.574     9.622    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     9.755 r  <hidden>
                         net (fo=7, routed)           1.439    11.194    <hidden>
    SLICE_X70Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132    11.326 r  <hidden>
                         net (fo=3, routed)           0.679    12.005    <hidden>
    SLICE_X70Y234        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.978    11.978    <hidden>
    SLICE_X70Y234        FDRE                                         r  <hidden>
                         clock pessimism              0.061    12.039    
                         clock uncertainty           -0.072    11.967    
    SLICE_X70Y234        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    12.026    <hidden>
  -------------------------------------------------------------------
                         required time                         12.026    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.623ns  (logic 3.187ns (25.248%)  route 9.436ns (74.752%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.767ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.706ns, distribution 1.276ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.345    -0.628    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y247        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.514 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.460     1.946    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     1.986 r  <hidden>
                         net (fo=37, routed)          1.582     3.568    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     3.702 r  <hidden>
                         net (fo=4, routed)           0.496     4.198    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.241 f  <hidden>
                         net (fo=9, routed)           0.206     4.447    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     4.784 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     4.784    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     4.939 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     4.939    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     5.810 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     5.810    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     5.920 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     5.920    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     6.607 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.607    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.800 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     7.621    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     7.692 f  <hidden>
                         net (fo=2, routed)           0.565     8.257    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     8.352 r  <hidden>
                         net (fo=2, routed)           0.624     8.976    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.048 f  <hidden>
                         net (fo=4, routed)           0.574     9.622    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     9.755 r  <hidden>
                         net (fo=7, routed)           1.439    11.194    <hidden>
    SLICE_X70Y234        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.132    11.326 r  <hidden>
                         net (fo=3, routed)           0.669    11.995    <hidden>
    SLICE_X72Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.982    11.982    <hidden>
    SLICE_X72Y238        FDRE                                         r  <hidden>
                         clock pessimism              0.061    12.043    
                         clock uncertainty           -0.072    11.971    
    SLICE_X72Y238        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    12.034    <hidden>
  -------------------------------------------------------------------
                         required time                         12.034    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.576ns  (logic 3.200ns (25.445%)  route 9.376ns (74.555%))
  Logic Levels:           15  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 11.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.767ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.706ns, distribution 1.275ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.345    -0.628    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y247        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.514 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.460     1.946    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     1.986 r  <hidden>
                         net (fo=37, routed)          1.582     3.568    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     3.702 r  <hidden>
                         net (fo=4, routed)           0.496     4.198    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.241 f  <hidden>
                         net (fo=9, routed)           0.206     4.447    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     4.784 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     4.784    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     4.939 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     4.939    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     5.810 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     5.810    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     5.920 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     5.920    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     6.607 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.607    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.800 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     7.621    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     7.692 f  <hidden>
                         net (fo=2, routed)           0.565     8.257    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     8.352 r  <hidden>
                         net (fo=2, routed)           0.624     8.976    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.048 f  <hidden>
                         net (fo=4, routed)           0.574     9.622    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     9.755 r  <hidden>
                         net (fo=7, routed)           1.308    11.063    <hidden>
    SLICE_X71Y234        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.074    11.137 r  <hidden>
                         net (fo=4, routed)           0.714    11.851    <hidden>
    SLICE_X73Y235        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071    11.922 r  <hidden>
                         net (fo=1, routed)           0.026    11.948    <hidden>
    SLICE_X73Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.981    11.981    <hidden>
    SLICE_X73Y235        FDRE                                         r  <hidden>
                         clock pessimism              0.061    12.042    
                         clock uncertainty           -0.072    11.970    
    SLICE_X73Y235        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.030    <hidden>
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.536ns  (logic 3.129ns (24.960%)  route 9.407ns (75.040%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 11.981 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.767ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.706ns, distribution 1.275ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.345    -0.628    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y247        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.514 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.460     1.946    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     1.986 r  <hidden>
                         net (fo=37, routed)          1.582     3.568    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     3.702 r  <hidden>
                         net (fo=4, routed)           0.496     4.198    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.241 f  <hidden>
                         net (fo=9, routed)           0.206     4.447    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     4.784 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     4.784    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     4.939 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     4.939    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     5.810 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     5.810    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     5.920 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     5.920    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     6.607 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.607    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.800 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     7.621    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     7.692 f  <hidden>
                         net (fo=2, routed)           0.565     8.257    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     8.352 r  <hidden>
                         net (fo=2, routed)           0.624     8.976    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.048 f  <hidden>
                         net (fo=4, routed)           0.574     9.622    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     9.755 r  <hidden>
                         net (fo=7, routed)           1.308    11.063    <hidden>
    SLICE_X71Y234        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.074    11.137 r  <hidden>
                         net (fo=4, routed)           0.771    11.908    <hidden>
    SLICE_X72Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.981    11.981    <hidden>
    SLICE_X72Y237        FDRE                                         r  <hidden>
                         clock pessimism              0.061    12.042    
                         clock uncertainty           -0.072    11.970    
    SLICE_X72Y237        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    12.030    <hidden>
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.511ns  (logic 3.129ns (25.010%)  route 9.382ns (74.990%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.767ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.706ns, distribution 1.276ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.345    -0.628    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y247        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.514 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.460     1.946    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     1.986 r  <hidden>
                         net (fo=37, routed)          1.582     3.568    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     3.702 r  <hidden>
                         net (fo=4, routed)           0.496     4.198    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.241 f  <hidden>
                         net (fo=9, routed)           0.206     4.447    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     4.784 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     4.784    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     4.939 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     4.939    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     5.810 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     5.810    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     5.920 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     5.920    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     6.607 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.607    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.800 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.821     7.621    <hidden>
    SLICE_X65Y232        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     7.692 f  <hidden>
                         net (fo=2, routed)           0.565     8.257    <hidden>
    SLICE_X66Y232        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     8.352 r  <hidden>
                         net (fo=2, routed)           0.624     8.976    <hidden>
    SLICE_X66Y232        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     9.048 f  <hidden>
                         net (fo=4, routed)           0.574     9.622    <hidden>
    SLICE_X66Y233        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     9.755 r  <hidden>
                         net (fo=7, routed)           1.308    11.063    <hidden>
    SLICE_X71Y234        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.074    11.137 r  <hidden>
                         net (fo=4, routed)           0.746    11.883    <hidden>
    SLICE_X72Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.982    11.982    <hidden>
    SLICE_X72Y237        FDRE                                         r  <hidden>
                         clock pessimism              0.061    12.043    
                         clock uncertainty           -0.072    11.971    
    SLICE_X72Y237        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    12.034    <hidden>
  -------------------------------------------------------------------
                         required time                         12.034    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.462ns  (logic 3.451ns (27.692%)  route 9.011ns (72.308%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 11.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.345ns (routing 0.767ns, distribution 1.578ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.706ns, distribution 1.255ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.345    -0.628    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X81Y247        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y247        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.514 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.460     1.946    <hidden>
    SLICE_X78Y237        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     1.986 r  <hidden>
                         net (fo=37, routed)          1.582     3.568    <hidden>
    SLICE_X78Y235        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.134     3.702 r  <hidden>
                         net (fo=4, routed)           0.496     4.198    <hidden>
    SLICE_X78Y236        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.241 f  <hidden>
                         net (fo=9, routed)           0.206     4.447    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[7]
    DSP48E2_X14Y94       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.337     4.784 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     4.784    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X14Y94       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.155     4.939 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     4.939    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X14Y94       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_V[7])
                                                      0.871     5.810 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     5.810    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.V<7>
    DSP48E2_X14Y94       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.110     5.920 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     5.920    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.V_DATA<7>
    DSP48E2_X14Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.687     6.607 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.607    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X14Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.800 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=46, routed)          0.748     7.548    <hidden>
    SLICE_X62Y234        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.191     7.739 f  <hidden>
                         net (fo=2, routed)           0.638     8.377    <hidden>
    SLICE_X62Y234        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.176     8.553 f  <hidden>
                         net (fo=2, routed)           0.558     9.111    <hidden>
    SLICE_X63Y234        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.091     9.202 f  <hidden>
                         net (fo=4, routed)           0.563     9.765    <hidden>
    SLICE_X63Y234        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     9.897 f  <hidden>
                         net (fo=7, routed)           0.967    10.864    <hidden>
    SLICE_X67Y234        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.177    11.041 r  <hidden>
                         net (fo=3, routed)           0.793    11.834    <hidden>
    SLICE_X66Y233        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.961    11.961    <hidden>
    SLICE_X66Y233        FDRE                                         r  <hidden>
                         clock pessimism              0.061    12.022    
                         clock uncertainty           -0.072    11.950    
    SLICE_X66Y233        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    12.010    <hidden>
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  0.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.554ns (16.352%)  route 2.834ns (83.648%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.706ns, distribution 1.267ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.767ns, distribution 1.475ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.973    -1.041    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y236        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y236        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104    -0.937 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[36]/Q
                         net (fo=2, routed)           1.041     0.104    <hidden>
    SLICE_X62Y235        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.090     0.194 f  <hidden>
                         net (fo=1, routed)           0.457     0.651    <hidden>
    SLICE_X62Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.057     0.708 f  <hidden>
                         net (fo=2, routed)           0.507     1.215    <hidden>
    SLICE_X67Y235        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     1.275 f  <hidden>
                         net (fo=4, routed)           0.061     1.336    <hidden>
    SLICE_X67Y235        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.121     1.457 r  <hidden>
                         net (fo=4, routed)           0.437     1.894    <hidden>
    SLICE_X68Y235        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.122     2.016 r  <hidden>
                         net (fo=4, routed)           0.331     2.347    <hidden>
    SLICE_X73Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.242     2.242    <hidden>
    SLICE_X73Y236        FDRE                                         r  <hidden>
                         clock pessimism             -0.120     2.122    
                         clock uncertainty            0.072     2.194    
    SLICE_X73Y236        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.107     2.301    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.252ns (7.527%)  route 3.096ns (92.473%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.087ns (routing 0.706ns, distribution 1.381ns)
  Clock Net Delay (Destination): 2.332ns (routing 0.767ns, distribution 1.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.087    -0.927    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X77Y252        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y252        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104    -0.823 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=41, routed)          1.467     0.644    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_select_enc_7
    SLICE_X78Y253        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.059     0.703 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=2, routed)           0.934     1.637    <hidden>
    SLICE_X78Y249        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.089     1.726 r  <hidden>
                         net (fo=1, routed)           0.695     2.421    <hidden>
    SLICE_X78Y249        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.332     2.332    <hidden>
    SLICE_X78Y249        FDRE                                         r  <hidden>
                         clock pessimism             -0.136     2.196    
                         clock uncertainty            0.072     2.267    
    SLICE_X78Y249        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.107     2.374    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.161ns (4.708%)  route 3.259ns (95.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.088ns (routing 0.706ns, distribution 1.382ns)
  Clock Net Delay (Destination): 2.321ns (routing 0.767ns, distribution 1.554ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.088    -0.926    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X86Y270        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y270        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104    -0.822 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/Q
                         net (fo=5, routed)           3.230     2.408    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wdata[26]
    SLICE_X76Y231        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.057     2.465 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wdata[154]_INST_0/O
                         net (fo=1, routed)           0.029     2.494    <hidden>
    SLICE_X76Y231        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.321     2.321    <hidden>
    SLICE_X76Y231        FDRE                                         r  <hidden>
                         clock pessimism             -0.061     2.260    
                         clock uncertainty            0.072     2.332    
    SLICE_X76Y231        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.107     2.439    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.104ns (3.030%)  route 3.328ns (96.970%))
  Logic Levels:           0  
  Clock Path Skew:        3.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.706ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.091    -0.923    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X83Y270        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y270        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104    -0.819 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[45]/Q
                         net (fo=11, routed)          3.328     2.509    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X79Y237        FDRE                                         r  <hidden>
                         clock pessimism             -0.061     2.270    
                         clock uncertainty            0.072     2.342    
    SLICE_X79Y237        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.106     2.448    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.104ns (3.021%)  route 3.338ns (96.979%))
  Logic Levels:           0  
  Clock Path Skew:        3.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.706ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.089    -0.925    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X83Y270        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y270        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104    -0.821 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[16]/Q
                         net (fo=13, routed)          3.338     2.517    <hidden>
    SLICE_X79Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X79Y236        FDRE                                         r  <hidden>
                         clock pessimism             -0.061     2.270    
                         clock uncertainty            0.072     2.342    
    SLICE_X79Y236        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.108     2.450    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.106ns (3.080%)  route 3.336ns (96.920%))
  Logic Levels:           0  
  Clock Path Skew:        3.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.706ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.089    -0.925    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X83Y270        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y270        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106    -0.819 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[15]/Q
                         net (fo=14, routed)          3.336     2.517    <hidden>
    SLICE_X79Y235        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X79Y235        FDRE                                         r  <hidden>
                         clock pessimism             -0.061     2.270    
                         clock uncertainty            0.072     2.342    
    SLICE_X79Y235        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.107     2.449    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.103ns (2.986%)  route 3.347ns (97.014%))
  Logic Levels:           0  
  Clock Path Skew:        3.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.706ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.332ns (routing 0.767ns, distribution 1.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.091    -0.923    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X83Y270        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y270        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103    -0.820 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[41]/Q
                         net (fo=16, routed)          3.347     2.527    <hidden>
    SLICE_X79Y238        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.332     2.332    <hidden>
    SLICE_X79Y238        FDRE                                         r  <hidden>
                         clock pessimism             -0.061     2.271    
                         clock uncertainty            0.072     2.343    
    SLICE_X79Y238        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.107     2.450    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.554ns (16.175%)  route 2.871ns (83.825%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.706ns, distribution 1.267ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.767ns, distribution 1.475ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.973    -1.041    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y236        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y236        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104    -0.937 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[36]/Q
                         net (fo=2, routed)           1.041     0.104    <hidden>
    SLICE_X62Y235        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.090     0.194 f  <hidden>
                         net (fo=1, routed)           0.457     0.651    <hidden>
    SLICE_X62Y235        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.057     0.708 f  <hidden>
                         net (fo=2, routed)           0.507     1.215    <hidden>
    SLICE_X67Y235        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.060     1.275 f  <hidden>
                         net (fo=4, routed)           0.061     1.336    <hidden>
    SLICE_X67Y235        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.121     1.457 r  <hidden>
                         net (fo=4, routed)           0.437     1.894    <hidden>
    SLICE_X68Y235        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.122     2.016 r  <hidden>
                         net (fo=4, routed)           0.368     2.384    <hidden>
    SLICE_X73Y236        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.242     2.242    <hidden>
    SLICE_X73Y236        FDRE                                         r  <hidden>
                         clock pessimism             -0.120     2.122    
                         clock uncertainty            0.072     2.194    
    SLICE_X73Y236        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109     2.303    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.104ns (3.036%)  route 3.321ns (96.964%))
  Logic Levels:           0  
  Clock Path Skew:        3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.706ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.297ns (routing 0.767ns, distribution 1.530ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.085    -0.929    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X83Y265        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y265        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104    -0.825 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[10]/Q
                         net (fo=14, routed)          3.321     2.496    <hidden>
    SLICE_X78Y233        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.297     2.297    <hidden>
    SLICE_X78Y233        FDRE                                         r  <hidden>
                         clock pessimism             -0.061     2.236    
                         clock uncertainty            0.072     2.308    
    SLICE_X78Y233        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.106     2.414    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.536ns (15.618%)  route 2.896ns (84.382%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        3.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.706ns, distribution 1.257ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.767ns, distribution 1.470ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.963    -1.051    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X61Y232        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y232        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.104    -0.947 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           1.454     0.507    <hidden>
    SLICE_X62Y235        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.102     0.609 f  <hidden>
                         net (fo=1, routed)           0.331     0.940    <hidden>
    SLICE_X62Y235        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.105     1.045 f  <hidden>
                         net (fo=3, routed)           0.483     1.528    <hidden>
    SLICE_X63Y234        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.089     1.617 f  <hidden>
                         net (fo=5, routed)           0.343     1.960    <hidden>
    SLICE_X66Y232        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.106     2.066 r  <hidden>
                         net (fo=4, routed)           0.257     2.323    <hidden>
    SLICE_X70Y232        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     2.353 r  <hidden>
                         net (fo=1, routed)           0.028     2.381    <hidden>
    SLICE_X70Y232        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.237     2.237    <hidden>
    SLICE_X70Y232        FDRE                                         r  <hidden>
                         clock pessimism             -0.120     2.117    
                         clock uncertainty            0.072     2.188    
    SLICE_X70Y232        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.107     2.295    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 0.595ns (7.377%)  route 7.471ns (92.623%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 0.767ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.706ns, distribution 1.252ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.188    -0.785    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.671 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=17, routed)          3.034     2.363    <hidden>
    SLICE_X59Y204        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     2.536 r  <hidden>
                         net (fo=1, routed)           0.762     3.298    <hidden>
    SLICE_X59Y204        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     3.470 r  <hidden>
                         net (fo=6, routed)           2.706     6.176    <hidden>
    SLICE_X61Y202        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     6.312 r  <hidden>
                         net (fo=2, routed)           0.969     7.281    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[4]
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.958    11.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.061    12.019    
                         clock uncertainty           -0.072    11.947    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.423    11.524    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 0.602ns (7.533%)  route 7.389ns (92.467%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.767ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.706ns, distribution 1.252ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.198    -0.775    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y206        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y206        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.661 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=17, routed)          2.983     2.322    <hidden>
    SLICE_X59Y205        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     2.437 r  <hidden>
                         net (fo=1, routed)           0.718     3.155    <hidden>
    SLICE_X59Y205        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.185     3.340 r  <hidden>
                         net (fo=6, routed)           1.420     4.760    <hidden>
    SLICE_X60Y203        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.948 r  <hidden>
                         net (fo=2, routed)           2.268     7.216    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[3]
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.958    11.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.061    12.019    
                         clock uncertainty           -0.072    11.947    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.410    11.537    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 0.732ns (9.160%)  route 7.259ns (90.840%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 0.767ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.706ns, distribution 1.252ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.188    -0.785    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.671 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=17, routed)          3.034     2.363    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/bitTrn_Uncal_addr[2]
    SLICE_X59Y204        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     2.564 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst_i_26/O
                         net (fo=1, routed)           0.662     3.226    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst_i_26_n_0
    SLICE_X59Y204        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.115     3.341 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst_i_22/O
                         net (fo=4, routed)           0.301     3.642    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/bitTrn_Uncal_addr[1]_0
    SLICE_X59Y205        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     3.829 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/NewSample_addr_buff[0]_i_1/O
                         net (fo=3, routed)           1.848     5.677    <hidden>
    SLICE_X60Y204        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     5.792 r  <hidden>
                         net (fo=2, routed)           1.414     7.206    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[0]
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.958    11.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.061    12.019    
                         clock uncertainty           -0.072    11.947    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.370    11.577    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.577    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 0.384ns (4.872%)  route 7.498ns (95.128%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 0.767ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.706ns, distribution 1.252ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.188    -0.785    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.671 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=17, routed)          2.970     2.299    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/bitTrn_Uncal_addr[2]
    SLICE_X59Y205        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     2.414 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/NewSample_addr_buff[0]_i_2/O
                         net (fo=2, routed)           0.759     3.173    <hidden>
    SLICE_X59Y205        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.213 r  <hidden>
                         net (fo=6, routed)           1.625     4.838    <hidden>
    SLICE_X60Y205        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.953 r  <hidden>
                         net (fo=2, routed)           2.144     7.097    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[1]
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.958    11.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.061    12.019    
                         clock uncertainty           -0.072    11.947    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372    11.575    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.575    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 0.595ns (7.550%)  route 7.286ns (92.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 0.767ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.706ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.188    -0.785    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.671 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=17, routed)          3.034     2.363    <hidden>
    SLICE_X59Y204        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     2.536 r  <hidden>
                         net (fo=1, routed)           0.762     3.298    <hidden>
    SLICE_X59Y204        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     3.470 r  <hidden>
                         net (fo=6, routed)           2.706     6.176    <hidden>
    SLICE_X61Y202        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     6.312 r  <hidden>
                         net (fo=2, routed)           0.784     7.096    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[4]
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.964    11.964    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.120    12.084    
                         clock uncertainty           -0.072    12.013    
    RAMB36_X6Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.423    11.590    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.590    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 0.591ns (7.562%)  route 7.224ns (92.438%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 11.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 0.767ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.706ns, distribution 1.241ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.188    -0.785    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.671 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=17, routed)          3.034     2.363    <hidden>
    SLICE_X59Y204        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.173     2.536 r  <hidden>
                         net (fo=1, routed)           0.762     3.298    <hidden>
    SLICE_X59Y204        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     3.470 r  <hidden>
                         net (fo=6, routed)           2.600     6.070    <hidden>
    SLICE_X61Y202        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     6.202 r  <hidden>
                         net (fo=2, routed)           0.828     7.030    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/addra[4]
    RAMB36_X6Y41         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.947    11.947    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y41         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.121    12.068    
                         clock uncertainty           -0.072    11.996    
    RAMB36_X6Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.423    11.573    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 0.602ns (7.690%)  route 7.226ns (92.310%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.198ns (routing 0.767ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.706ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.198    -0.775    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y206        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y206        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.661 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=17, routed)          2.983     2.322    <hidden>
    SLICE_X59Y205        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     2.437 r  <hidden>
                         net (fo=1, routed)           0.718     3.155    <hidden>
    SLICE_X59Y205        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.185     3.340 r  <hidden>
                         net (fo=6, routed)           1.420     4.760    <hidden>
    SLICE_X60Y203        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.948 r  <hidden>
                         net (fo=2, routed)           2.105     7.053    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[3]
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.964    11.964    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.120    12.084    
                         clock uncertainty           -0.072    12.013    
    RAMB36_X6Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.410    11.603    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 0.732ns (9.349%)  route 7.098ns (90.651%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 0.767ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.706ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.188    -0.785    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.671 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=17, routed)          3.034     2.363    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/bitTrn_Uncal_addr[2]
    SLICE_X59Y204        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     2.564 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst_i_26/O
                         net (fo=1, routed)           0.662     3.226    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst_i_26_n_0
    SLICE_X59Y204        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.115     3.341 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst_i_22/O
                         net (fo=4, routed)           0.301     3.642    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/bitTrn_Uncal_addr[1]_0
    SLICE_X59Y205        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     3.829 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/NewSample_addr_buff[0]_i_1/O
                         net (fo=3, routed)           1.848     5.677    <hidden>
    SLICE_X60Y204        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     5.792 r  <hidden>
                         net (fo=2, routed)           1.253     7.045    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[0]
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.964    11.964    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.120    12.084    
                         clock uncertainty           -0.072    12.013    
    RAMB36_X6Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.370    11.643    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.643    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.401ns (5.373%)  route 7.062ns (94.627%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 0.767ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.706ns, distribution 1.252ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.188    -0.785    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.671 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=17, routed)          2.970     2.299    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/bitTrn_Uncal_addr[2]
    SLICE_X59Y205        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     2.414 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/NewSample_addr_buff[0]_i_2/O
                         net (fo=2, routed)           0.759     3.173    <hidden>
    SLICE_X59Y205        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.213 r  <hidden>
                         net (fo=6, routed)           1.553     4.766    <hidden>
    SLICE_X60Y203        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     4.898 r  <hidden>
                         net (fo=2, routed)           1.780     6.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[2]
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.958    11.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y35         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.061    12.019    
                         clock uncertainty           -0.072    11.947    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.575    11.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.372    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 0.384ns (5.000%)  route 7.296ns (95.000%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 0.767ns, distribution 1.421ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.706ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.188    -0.785    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.671 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=17, routed)          2.970     2.299    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/bitTrn_Uncal_addr[2]
    SLICE_X59Y205        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115     2.414 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/NewSample_addr_buff[0]_i_2/O
                         net (fo=2, routed)           0.759     3.173    <hidden>
    SLICE_X59Y205        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.213 r  <hidden>
                         net (fo=6, routed)           1.625     4.838    <hidden>
    SLICE_X60Y205        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.953 r  <hidden>
                         net (fo=2, routed)           1.942     6.895    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[1]
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.964    11.964    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y36         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.120    12.084    
                         clock uncertainty           -0.072    12.013    
    RAMB36_X6Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372    11.641    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  4.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.242ns (7.338%)  route 3.056ns (92.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.706ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.298ns (routing 0.767ns, distribution 1.531ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.951    -1.063    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y206        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y206        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.104    -0.959 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=28, routed)          2.540     1.581    <hidden>
    SLICE_X61Y204        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.138     1.719 r  <hidden>
                         net (fo=2, routed)           0.516     2.235    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/addra[6]
    RAMB36_X6Y40         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.298     2.298    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB36_X6Y40         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.120     2.178    
                         clock uncertainty            0.072     2.250    
    RAMB36_X6Y40         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.051     2.199    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.327ns (9.698%)  route 3.045ns (90.302%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.706ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.212ns (routing 0.767ns, distribution 1.445ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.951    -1.063    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X61Y205        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106    -0.957 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/Q
                         net (fo=19, routed)          2.747     1.790    <hidden>
    SLICE_X59Y206        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.088     1.878 r  <hidden>
                         net (fo=1, routed)           0.270     2.148    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/Timestamp_TS_reg[10]_0
    SLICE_X59Y206        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.133     2.281 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/Timestamp_TS[10]_i_1/O
                         net (fo=1, routed)           0.028     2.309    <hidden>
    SLICE_X59Y206        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.212     2.212    <hidden>
    SLICE_X59Y206        FDCE                                         r  <hidden>
                         clock pessimism             -0.121     2.091    
                         clock uncertainty            0.072     2.163    
    SLICE_X59Y206        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.107     2.270    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.135ns (3.989%)  route 3.249ns (96.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.706ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.222ns (routing 0.767ns, distribution 1.455ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.951    -1.063    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X61Y205        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106    -0.957 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/Q
                         net (fo=19, routed)          3.220     2.263    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/bitTrn_Cal_dout[2]
    SLICE_X59Y203        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.029     2.292 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/Timestamp_TS[7]_i_1/O
                         net (fo=1, routed)           0.029     2.321    <hidden>
    SLICE_X59Y203        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.222     2.222    <hidden>
    SLICE_X59Y203        FDCE                                         r  <hidden>
                         clock pessimism             -0.120     2.102    
                         clock uncertainty            0.072     2.173    
    SLICE_X59Y203        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.107     2.280    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.107ns (3.227%)  route 3.209ns (96.773%))
  Logic Levels:           0  
  Clock Path Skew:        3.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 0.706ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.767ns, distribution 1.460ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.967    -1.047    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/clk_SYS
    SLICE_X58Y208        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y208        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107    -0.940 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata_reg[13]/Q
                         net (fo=1, routed)           3.209     2.269    <hidden>
    SLICE_X58Y209        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.227     2.227    <hidden>
    SLICE_X58Y209        FDCE                                         r  <hidden>
                         clock pessimism             -0.182     2.045    
                         clock uncertainty            0.072     2.117    
    SLICE_X58Y209        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.107     2.224    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.193ns (5.676%)  route 3.207ns (94.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.706ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.767ns, distribution 1.447ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.945    -1.069    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104    -0.965 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=18, routed)          3.180     2.215    <hidden>
    SLICE_X59Y198        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.089     2.304 r  <hidden>
                         net (fo=1, routed)           0.027     2.331    <hidden>
    SLICE_X59Y198        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.214     2.214    <hidden>
    SLICE_X59Y198        FDRE                                         r  <hidden>
                         clock pessimism             -0.121     2.093    
                         clock uncertainty            0.072     2.165    
    SLICE_X59Y198        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.107     2.272    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.107ns (3.218%)  route 3.218ns (96.782%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.706ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.767ns, distribution 1.457ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.970    -1.044    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/clk_SYS
    SLICE_X59Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y207        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.107    -0.937 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata_reg[15]/Q
                         net (fo=1, routed)           3.218     2.281    <hidden>
    SLICE_X58Y209        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.224     2.224    <hidden>
    SLICE_X58Y209        FDCE                                         r  <hidden>
                         clock pessimism             -0.182     2.042    
                         clock uncertainty            0.072     2.114    
    SLICE_X58Y209        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     2.220    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.244ns (7.112%)  route 3.187ns (92.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.706ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.767ns, distribution 1.474ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.945    -1.069    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104    -0.965 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=18, routed)          3.160     2.195    <hidden>
    SLICE_X58Y199        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.140     2.335 r  <hidden>
                         net (fo=1, routed)           0.027     2.362    <hidden>
    SLICE_X58Y199        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.241     2.241    <hidden>
    SLICE_X58Y199        FDRE                                         r  <hidden>
                         clock pessimism             -0.120     2.121    
                         clock uncertainty            0.072     2.192    
    SLICE_X58Y199        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.107     2.299    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.206ns (6.002%)  route 3.226ns (93.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.706ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.767ns, distribution 1.474ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.945    -1.069    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104    -0.965 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=18, routed)          3.197     2.232    <hidden>
    SLICE_X58Y199        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.102     2.334 r  <hidden>
                         net (fo=1, routed)           0.029     2.363    <hidden>
    SLICE_X58Y199        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.241     2.241    <hidden>
    SLICE_X58Y199        FDRE                                         r  <hidden>
                         clock pessimism             -0.120     2.121    
                         clock uncertainty            0.072     2.192    
    SLICE_X58Y199        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.107     2.299    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.209ns (6.079%)  route 3.229ns (93.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.706ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.767ns, distribution 1.474ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.945    -1.069    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104    -0.965 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=18, routed)          3.201     2.236    <hidden>
    SLICE_X58Y199        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.105     2.341 r  <hidden>
                         net (fo=1, routed)           0.028     2.369    <hidden>
    SLICE_X58Y199        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.241     2.241    <hidden>
    SLICE_X58Y199        FDRE                                         r  <hidden>
                         clock pessimism             -0.120     2.121    
                         clock uncertainty            0.072     2.192    
    SLICE_X58Y199        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.107     2.299    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.208ns (6.096%)  route 3.204ns (93.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.706ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.767ns, distribution 1.447ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.945    -1.069    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X62Y207        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y207        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104    -0.965 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=18, routed)          3.180     2.215    <hidden>
    SLICE_X59Y198        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     2.319 r  <hidden>
                         net (fo=1, routed)           0.024     2.343    <hidden>
    SLICE_X59Y198        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.214     2.214    <hidden>
    SLICE_X59Y198        FDRE                                         r  <hidden>
                         clock pessimism             -0.121     2.093    
                         clock uncertainty            0.072     2.165    
    SLICE_X59Y198        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.108     2.273    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.794ns (21.028%)  route 2.982ns (78.972%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 9.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.706ns, distribution 1.382ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X78Y250        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.446 f  <hidden>
                         net (fo=34, routed)          0.466     2.912    <hidden>
    SLICE_X78Y249        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     3.105 r  <hidden>
                         net (fo=3, routed)           0.070     3.175    <hidden>
    SLICE_X78Y249        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093     3.268 r  <hidden>
                         net (fo=2, routed)           0.515     3.783    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     3.914 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.312     4.226    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X77Y257        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.267 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     4.603    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X80Y260        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.753 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.716     5.469    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y271        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     5.540 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.567     6.107    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X82Y267        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.088     9.074    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X82Y267        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]/C
                         clock pessimism              0.136     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X82Y267        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     9.092    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.794ns (21.028%)  route 2.982ns (78.972%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 9.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.706ns, distribution 1.382ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X78Y250        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.446 f  <hidden>
                         net (fo=34, routed)          0.466     2.912    <hidden>
    SLICE_X78Y249        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     3.105 r  <hidden>
                         net (fo=3, routed)           0.070     3.175    <hidden>
    SLICE_X78Y249        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093     3.268 r  <hidden>
                         net (fo=2, routed)           0.515     3.783    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     3.914 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.312     4.226    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X77Y257        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.267 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     4.603    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X80Y260        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.753 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.716     5.469    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y271        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     5.540 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.567     6.107    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X82Y267        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.088     9.074    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X82Y267        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]/C
                         clock pessimism              0.136     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X82Y267        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     9.092    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.794ns (21.028%)  route 2.982ns (78.972%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 9.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.706ns, distribution 1.382ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X78Y250        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.446 f  <hidden>
                         net (fo=34, routed)          0.466     2.912    <hidden>
    SLICE_X78Y249        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     3.105 r  <hidden>
                         net (fo=3, routed)           0.070     3.175    <hidden>
    SLICE_X78Y249        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093     3.268 r  <hidden>
                         net (fo=2, routed)           0.515     3.783    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     3.914 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.312     4.226    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X77Y257        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.267 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     4.603    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X80Y260        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.753 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.716     5.469    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y271        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     5.540 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.567     6.107    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X82Y267        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.088     9.074    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X82Y267        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]/C
                         clock pessimism              0.136     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X82Y267        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     9.092    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_reg_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.794ns (21.067%)  route 2.975ns (78.933%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.924ns = ( 9.076 - 10.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.706ns, distribution 1.384ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X78Y250        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.446 f  <hidden>
                         net (fo=34, routed)          0.466     2.912    <hidden>
    SLICE_X78Y249        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     3.105 r  <hidden>
                         net (fo=3, routed)           0.070     3.175    <hidden>
    SLICE_X78Y249        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093     3.268 r  <hidden>
                         net (fo=2, routed)           0.515     3.783    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     3.914 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.312     4.226    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X77Y257        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.267 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     4.603    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X80Y260        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.753 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.716     5.469    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y271        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     5.540 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.560     6.100    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X83Y267        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_reg_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.090     9.076    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X83Y267        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_reg_out_reg/C
                         clock pessimism              0.136     9.212    
                         clock uncertainty           -0.072     9.141    
    SLICE_X83Y267        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     9.094    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_reg_out_reg
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.794ns (21.067%)  route 2.975ns (78.933%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.924ns = ( 9.076 - 10.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.706ns, distribution 1.384ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X78Y250        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.446 f  <hidden>
                         net (fo=34, routed)          0.466     2.912    <hidden>
    SLICE_X78Y249        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     3.105 r  <hidden>
                         net (fo=3, routed)           0.070     3.175    <hidden>
    SLICE_X78Y249        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093     3.268 r  <hidden>
                         net (fo=2, routed)           0.515     3.783    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     3.914 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.312     4.226    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X77Y257        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.267 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     4.603    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X80Y260        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.753 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.716     5.469    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y271        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     5.540 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.560     6.100    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X83Y267        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.090     9.076    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X83Y267        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/C
                         clock pessimism              0.136     9.212    
                         clock uncertainty           -0.072     9.141    
    SLICE_X83Y267        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     9.094    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.794ns (21.459%)  route 2.906ns (78.541%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 9.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.706ns, distribution 1.382ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X78Y250        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.446 f  <hidden>
                         net (fo=34, routed)          0.466     2.912    <hidden>
    SLICE_X78Y249        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     3.105 r  <hidden>
                         net (fo=3, routed)           0.070     3.175    <hidden>
    SLICE_X78Y249        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093     3.268 r  <hidden>
                         net (fo=2, routed)           0.515     3.783    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     3.914 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.312     4.226    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X77Y257        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.267 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     4.603    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X80Y260        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.753 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.716     5.469    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y271        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     5.540 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.491     6.031    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X84Y272        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.088     9.074    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X84Y272        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
                         clock pessimism              0.136     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X84Y272        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.092    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.794ns (21.459%)  route 2.906ns (78.541%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 9.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.706ns, distribution 1.382ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X78Y250        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.446 f  <hidden>
                         net (fo=34, routed)          0.466     2.912    <hidden>
    SLICE_X78Y249        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     3.105 r  <hidden>
                         net (fo=3, routed)           0.070     3.175    <hidden>
    SLICE_X78Y249        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093     3.268 r  <hidden>
                         net (fo=2, routed)           0.515     3.783    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     3.914 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.312     4.226    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X77Y257        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.267 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     4.603    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X80Y260        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.753 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.716     5.469    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y271        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     5.540 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.491     6.031    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X84Y272        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.088     9.074    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X84Y272        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[13]/C
                         clock pessimism              0.136     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X84Y272        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     9.092    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.794ns (21.459%)  route 2.906ns (78.541%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 9.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.706ns, distribution 1.382ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X78Y250        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.446 f  <hidden>
                         net (fo=34, routed)          0.466     2.912    <hidden>
    SLICE_X78Y249        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     3.105 r  <hidden>
                         net (fo=3, routed)           0.070     3.175    <hidden>
    SLICE_X78Y249        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093     3.268 r  <hidden>
                         net (fo=2, routed)           0.515     3.783    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     3.914 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.312     4.226    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X77Y257        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.267 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     4.603    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X80Y260        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.753 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.716     5.469    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y271        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     5.540 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.491     6.031    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X84Y272        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.088     9.074    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X84Y272        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]/C
                         clock pessimism              0.136     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X84Y272        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     9.092    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.794ns (21.459%)  route 2.906ns (78.541%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 9.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.706ns, distribution 1.382ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X78Y250        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.446 f  <hidden>
                         net (fo=34, routed)          0.466     2.912    <hidden>
    SLICE_X78Y249        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     3.105 r  <hidden>
                         net (fo=3, routed)           0.070     3.175    <hidden>
    SLICE_X78Y249        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093     3.268 r  <hidden>
                         net (fo=2, routed)           0.515     3.783    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     3.914 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.312     4.226    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X77Y257        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.267 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     4.603    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X80Y260        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.753 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.716     5.469    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y271        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     5.540 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.491     6.031    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X84Y272        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.088     9.074    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X84Y272        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]/C
                         clock pessimism              0.136     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X84Y272        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     9.092    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.794ns (21.477%)  route 2.903ns (78.523%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.924ns = ( 9.076 - 10.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.767ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.706ns, distribution 1.384ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.331     2.331    <hidden>
    SLICE_X78Y250        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.446 f  <hidden>
                         net (fo=34, routed)          0.466     2.912    <hidden>
    SLICE_X78Y249        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     3.105 r  <hidden>
                         net (fo=3, routed)           0.070     3.175    <hidden>
    SLICE_X78Y249        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093     3.268 r  <hidden>
                         net (fo=2, routed)           0.515     3.783    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     3.914 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.312     4.226    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X77Y257        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     4.267 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.336     4.603    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X80Y260        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     4.753 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.716     5.469    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y271        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     5.540 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.488     6.028    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X84Y272        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.090     9.076    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X84Y272        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]/C
                         clock pessimism              0.136     9.212    
                         clock uncertainty           -0.072     9.141    
    SLICE_X84Y272        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     9.094    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  3.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        -1.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.931ns (routing 0.346ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.384ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.931     0.931    <hidden>
    SLICE_X62Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y221        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.980 r  <hidden>
                         net (fo=3, routed)           0.129     1.109    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[1]
    SLICE_X61Y221        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.090    -0.757    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X61Y221        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]/C
                         clock pessimism             -0.093    -0.850    
                         clock uncertainty            0.072    -0.778    
    SLICE_X61Y221        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056    -0.722    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.832ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        -1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.926ns (routing 0.346ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.384ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.926     0.926    <hidden>
    SLICE_X63Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.974 r  <hidden>
                         net (fo=3, routed)           0.142     1.116    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[0]
    SLICE_X60Y219        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.096    -0.751    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X60Y219        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]/C
                         clock pessimism             -0.093    -0.844    
                         clock uncertainty            0.072    -0.772    
    SLICE_X60Y219        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.716    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.843ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.049ns (24.020%)  route 0.155ns (75.980%))
  Logic Levels:           0  
  Clock Path Skew:        -1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.929ns (routing 0.346ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.384ns, distribution 0.718ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.929     0.929    <hidden>
    SLICE_X64Y220        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y220        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.978 r  <hidden>
                         net (fo=3, routed)           0.155     1.133    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[21]
    SLICE_X62Y219        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.102    -0.745    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X62Y219        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/C
                         clock pessimism             -0.093    -0.838    
                         clock uncertainty            0.072    -0.766    
    SLICE_X62Y219        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056    -0.710    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        -1.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.384ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.930     0.930    <hidden>
    SLICE_X62Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y221        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     0.978 r  <hidden>
                         net (fo=3, routed)           0.146     1.124    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[5]
    SLICE_X61Y221        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.090    -0.757    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X61Y221        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
                         clock pessimism             -0.093    -0.850    
                         clock uncertainty            0.072    -0.778    
    SLICE_X61Y221        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056    -0.722    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.850ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.048ns (23.762%)  route 0.154ns (76.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.918ns (routing 0.346ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.384ns, distribution 0.698ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.918     0.918    <hidden>
    SLICE_X64Y218        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y218        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.966 r  <hidden>
                         net (fo=3, routed)           0.154     1.120    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[13]
    SLICE_X62Y217        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.082    -0.765    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X62Y217        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]/C
                         clock pessimism             -0.093    -0.858    
                         clock uncertainty            0.072    -0.786    
    SLICE_X62Y217        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056    -0.730    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        -1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.925ns (routing 0.346ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.384ns, distribution 0.715ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.925     0.925    <hidden>
    SLICE_X65Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.973 r  <hidden>
                         net (fo=3, routed)           0.138     1.111    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[21]
    SLICE_X65Y220        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.099    -0.748    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X65Y220        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/C
                         clock pessimism             -0.122    -0.869    
                         clock uncertainty            0.072    -0.798    
    SLICE_X65Y220        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    -0.742    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.862ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        -1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.933ns (routing 0.346ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.384ns, distribution 0.715ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.933     0.933    <hidden>
    SLICE_X67Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y219        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.982 r  <hidden>
                         net (fo=3, routed)           0.167     1.149    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[12]
    SLICE_X64Y219        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.099    -0.748    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X64Y219        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[12]/C
                         clock pessimism             -0.093    -0.841    
                         clock uncertainty            0.072    -0.769    
    SLICE_X64Y219        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056    -0.713    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.866ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.048ns (19.917%)  route 0.193ns (80.083%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.346ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.384ns, distribution 0.784ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.970     0.970    <hidden>
    SLICE_X78Y237        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y237        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.018 r  <hidden>
                         net (fo=6, routed)           0.193     1.211    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rlast[0]
    SLICE_X79Y238        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.168    -0.679    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X79Y238        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/C
                         clock pessimism             -0.104    -0.783    
                         clock uncertainty            0.072    -0.711    
    SLICE_X79Y238        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056    -0.655    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.873ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.048ns (23.762%)  route 0.154ns (76.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.346ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.384ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.930     0.930    <hidden>
    SLICE_X62Y221        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y221        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.978 r  <hidden>
                         net (fo=3, routed)           0.154     1.132    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[14]
    SLICE_X62Y219        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.100    -0.747    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X62Y219        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[14]/C
                         clock pessimism             -0.122    -0.868    
                         clock uncertainty            0.072    -0.797    
    SLICE_X62Y219        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056    -0.741    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.876ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Path Skew:        -1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.943ns (routing 0.346ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.384ns, distribution 0.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.943     0.943    <hidden>
    SLICE_X74Y233        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y233        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.992 r  <hidden>
                         net (fo=2, routed)           0.212     1.204    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[20]
    SLICE_X77Y238        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.140    -0.707    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X77Y238        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]/C
                         clock pessimism             -0.093    -0.799    
                         clock uncertainty            0.072    -0.728    
    SLICE_X77Y238        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.672    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.876    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.309ns (17.282%)  route 1.479ns (82.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.706ns, distribution 1.264ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225     2.225    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.342 f  <hidden>
                         net (fo=28, routed)          0.424     2.766    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X60Y210        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     2.958 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[25]_i_1/O
                         net (fo=26, routed)          1.055     4.013    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.970     8.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[13]/C
                         clock pessimism              0.120     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X58Y214        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     8.957    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.309ns (17.282%)  route 1.479ns (82.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.706ns, distribution 1.264ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225     2.225    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.342 f  <hidden>
                         net (fo=28, routed)          0.424     2.766    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X60Y210        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     2.958 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[25]_i_1/O
                         net (fo=26, routed)          1.055     4.013    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.970     8.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[23]/C
                         clock pessimism              0.120     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X58Y214        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     8.957    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[23]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.309ns (17.282%)  route 1.479ns (82.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.706ns, distribution 1.264ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225     2.225    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.342 f  <hidden>
                         net (fo=28, routed)          0.424     2.766    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X60Y210        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     2.958 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[25]_i_1/O
                         net (fo=26, routed)          1.055     4.013    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.970     8.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[24]/C
                         clock pessimism              0.120     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X58Y214        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     8.957    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[24]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.309ns (17.282%)  route 1.479ns (82.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 8.956 - 10.000 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.706ns, distribution 1.264ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225     2.225    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.342 f  <hidden>
                         net (fo=28, routed)          0.424     2.766    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X60Y210        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     2.958 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[25]_i_1/O
                         net (fo=26, routed)          1.055     4.013    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.970     8.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[25]/C
                         clock pessimism              0.120     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X58Y214        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     8.957    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[25]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.309ns (17.340%)  route 1.473ns (82.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 8.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.706ns, distribution 1.265ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225     2.225    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.342 f  <hidden>
                         net (fo=28, routed)          0.424     2.766    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X60Y210        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     2.958 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[25]_i_1/O
                         net (fo=26, routed)          1.049     4.007    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.971     8.957    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[16]/C
                         clock pessimism              0.120     9.077    
                         clock uncertainty           -0.072     9.005    
    SLICE_X58Y214        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     8.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.309ns (17.340%)  route 1.473ns (82.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 8.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.706ns, distribution 1.265ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225     2.225    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.342 f  <hidden>
                         net (fo=28, routed)          0.424     2.766    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X60Y210        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     2.958 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[25]_i_1/O
                         net (fo=26, routed)          1.049     4.007    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.971     8.957    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[17]/C
                         clock pessimism              0.120     9.077    
                         clock uncertainty           -0.072     9.005    
    SLICE_X58Y214        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     8.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.309ns (17.340%)  route 1.473ns (82.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 8.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.706ns, distribution 1.265ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225     2.225    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.342 f  <hidden>
                         net (fo=28, routed)          0.424     2.766    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X60Y210        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     2.958 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[25]_i_1/O
                         net (fo=26, routed)          1.049     4.007    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.971     8.957    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[19]/C
                         clock pessimism              0.120     9.077    
                         clock uncertainty           -0.072     9.005    
    SLICE_X58Y214        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     8.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.309ns (17.340%)  route 1.473ns (82.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 8.957 - 10.000 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.706ns, distribution 1.265ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225     2.225    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.342 f  <hidden>
                         net (fo=28, routed)          0.424     2.766    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X60Y210        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     2.958 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[25]_i_1/O
                         net (fo=26, routed)          1.049     4.007    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.971     8.957    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[20]/C
                         clock pessimism              0.120     9.077    
                         clock uncertainty           -0.072     9.005    
    SLICE_X58Y214        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     8.958    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.309ns (18.693%)  route 1.344ns (81.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 8.955 - 10.000 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.706ns, distribution 1.263ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225     2.225    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.342 f  <hidden>
                         net (fo=28, routed)          0.424     2.766    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X60Y210        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     2.958 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[25]_i_1/O
                         net (fo=26, routed)          0.920     3.878    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X58Y213        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.969     8.955    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y213        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[11]/C
                         clock pessimism              0.120     9.075    
                         clock uncertainty           -0.072     9.003    
    SLICE_X58Y213        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     8.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.309ns (18.693%)  route 1.344ns (81.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 8.955 - 10.000 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.706ns, distribution 1.263ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225     2.225    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.342 f  <hidden>
                         net (fo=28, routed)          0.424     2.766    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X60Y210        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.192     2.958 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[25]_i_1/O
                         net (fo=26, routed)          0.920     3.878    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X58Y213        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.969     8.955    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y213        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[15]/C
                         clock pessimism              0.120     9.075    
                         clock uncertainty           -0.072     9.003    
    SLICE_X58Y213        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     8.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  5.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.820ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.063ns (32.642%)  route 0.130ns (67.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.921ns (routing 0.346ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.384ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.921     0.921    <hidden>
    SLICE_X57Y212        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y212        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     0.969 r  <hidden>
                         net (fo=1, routed)           0.116     1.085    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[23]
    SLICE_X58Y214        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.015     1.100 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[23]_i_1/O
                         net (fo=1, routed)           0.014     1.114    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/p_0_in[23]
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.106    -0.741    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[23]/C
                         clock pessimism             -0.093    -0.834    
                         clock uncertainty            0.072    -0.762    
    SLICE_X58Y214        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.706    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.821ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.063ns (32.474%)  route 0.131ns (67.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.346ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.384ns, distribution 0.724ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.923     0.923    <hidden>
    SLICE_X57Y211        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y211        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.971 r  <hidden>
                         net (fo=1, routed)           0.119     1.090    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[20]
    SLICE_X58Y214        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     1.105 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[20]_i_1/O
                         net (fo=1, routed)           0.012     1.117    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/p_0_in[20]
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.108    -0.739    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y214        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[20]/C
                         clock pessimism             -0.093    -0.832    
                         clock uncertainty            0.072    -0.760    
    SLICE_X58Y214        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.704    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.093ns (59.615%)  route 0.063ns (40.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.346ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.384ns, distribution 0.715ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.924     0.924    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.972 r  <hidden>
                         net (fo=28, routed)          0.047     1.019    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[25]
    SLICE_X59Y209        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.064 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[4]_i_1/O
                         net (fo=1, routed)           0.016     1.080    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/p_0_in[4]
    SLICE_X59Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.099    -0.748    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X59Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[4]/C
                         clock pessimism             -0.133    -0.880    
                         clock uncertainty            0.072    -0.809    
    SLICE_X59Y209        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.753    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.918ns (routing 0.346ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.384ns, distribution 0.697ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.918     0.918    <hidden>
    SLICE_X66Y202        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y202        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.966 r  <hidden>
                         net (fo=1, routed)           0.076     1.042    <hidden>
    SLICE_X66Y205        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016     1.058 r  <hidden>
                         net (fo=1, routed)           0.015     1.073    <hidden>
    SLICE_X66Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.081    -0.766    <hidden>
    SLICE_X66Y205        FDRE                                         r  <hidden>
                         clock pessimism             -0.124    -0.889    
                         clock uncertainty            0.072    -0.818    
    SLICE_X66Y205        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.762    <hidden>
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.838ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.063ns (51.220%)  route 0.060ns (48.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.924ns (routing 0.346ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.384ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.924     0.924    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.972 r  <hidden>
                         net (fo=28, routed)          0.048     1.020    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[25]
    SLICE_X59Y209        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     1.035 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[6]_i_1/O
                         net (fo=1, routed)           0.012     1.047    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/p_0_in[6]
    SLICE_X59Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.096    -0.751    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X59Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[6]/C
                         clock pessimism             -0.168    -0.919    
                         clock uncertainty            0.072    -0.847    
    SLICE_X59Y209        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.791    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.838ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.079ns (38.164%)  route 0.128ns (61.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.923ns (routing 0.346ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.384ns, distribution 0.720ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.923     0.923    <hidden>
    SLICE_X57Y211        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y211        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.971 r  <hidden>
                         net (fo=1, routed)           0.116     1.087    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[22]
    SLICE_X58Y213        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.031     1.118 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[22]_i_1/O
                         net (fo=1, routed)           0.012     1.130    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/p_0_in[22]
    SLICE_X58Y213        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.104    -0.743    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X58Y213        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[22]/C
                         clock pessimism             -0.093    -0.836    
                         clock uncertainty            0.072    -0.764    
    SLICE_X58Y213        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056    -0.708    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.841ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.094ns (59.120%)  route 0.065ns (40.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.926ns (routing 0.346ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.384ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.926     0.926    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.975 r  <hidden>
                         net (fo=28, routed)          0.051     1.026    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X59Y209        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.045     1.071 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[3]_i_1/O
                         net (fo=1, routed)           0.014     1.085    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/p_0_in[3]
    SLICE_X59Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.096    -0.751    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X59Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[3]/C
                         clock pessimism             -0.133    -0.883    
                         clock uncertainty            0.072    -0.812    
    SLICE_X59Y209        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.756    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.843ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.064ns (49.612%)  route 0.065ns (50.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.926ns (routing 0.346ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.384ns, distribution 0.715ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.926     0.926    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.975 r  <hidden>
                         net (fo=28, routed)          0.049     1.024    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X59Y209        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.039 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[5]_i_1/O
                         net (fo=1, routed)           0.016     1.055    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/p_0_in[5]
    SLICE_X59Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.099    -0.748    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X59Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[5]/C
                         clock pessimism             -0.168    -0.916    
                         clock uncertainty            0.072    -0.844    
    SLICE_X59Y209        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.788    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.844ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.094ns (58.025%)  route 0.068ns (41.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.926ns (routing 0.346ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.384ns, distribution 0.712ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.926     0.926    <hidden>
    SLICE_X59Y209        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.975 r  <hidden>
                         net (fo=28, routed)          0.052     1.027    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/s00_axis_timestamp_tdata[24]
    SLICE_X59Y209        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.045     1.072 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[1]_i_1/O
                         net (fo=1, routed)           0.016     1.088    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/p_0_in[1]
    SLICE_X59Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.096    -0.751    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk
    SLICE_X59Y209        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[1]/C
                         clock pessimism             -0.133    -0.883    
                         clock uncertainty            0.072    -0.812    
    SLICE_X59Y209        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.756    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_OverflowC_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.063ns (29.858%)  route 0.148ns (70.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.918ns (routing 0.346ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.384ns, distribution 0.711ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.918     0.918    <hidden>
    SLICE_X66Y202        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.966 r  <hidden>
                         net (fo=1, routed)           0.136     1.102    <hidden>
    SLICE_X67Y208        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     1.117 r  <hidden>
                         net (fo=1, routed)           0.012     1.129    <hidden>
    SLICE_X67Y208        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.095    -0.752    <hidden>
    SLICE_X67Y208        FDRE                                         r  <hidden>
                         clock pessimism             -0.093    -0.845    
                         clock uncertainty            0.072    -0.773    
    SLICE_X67Y208        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.717    <hidden>
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  1.846    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@8.000ns)
  Data Path Delay:        0.979ns  (logic 0.415ns (42.390%)  route 0.564ns (57.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 8.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns = ( 7.698 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.671ns (routing 0.924ns, distribution 1.747ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.706ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     8.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     9.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970     4.507 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.944    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.027 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.671     7.698    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/WCLK
    SLICE_X52Y226        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y226        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.415     8.113 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMD/O
                         net (fo=1, routed)           0.564     8.677    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[20]
    SLICE_X52Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.974     8.960    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X52Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[20]/C
                         clock pessimism             -0.031     8.928    
                         clock uncertainty           -0.192     8.737    
    SLICE_X52Y225        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     8.796    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@8.000ns)
  Data Path Delay:        0.952ns  (logic 0.448ns (47.059%)  route 0.504ns (52.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.024ns = ( 8.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns = ( 7.698 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.671ns (routing 0.924ns, distribution 1.747ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.706ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     8.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     9.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970     4.507 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.944    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.027 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.671     7.698    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/WCLK
    SLICE_X52Y226        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y226        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.448     8.146 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMD_D1/O
                         net (fo=1, routed)           0.504     8.650    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[21]
    SLICE_X51Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.990     8.976    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]/C
                         clock pessimism             -0.031     8.944    
                         clock uncertainty           -0.192     8.753    
    SLICE_X51Y226        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.812    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@8.000ns)
  Data Path Delay:        0.939ns  (logic 0.445ns (47.391%)  route 0.494ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 8.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.309ns = ( 7.691 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.664ns (routing 0.924ns, distribution 1.740ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.706ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     8.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     9.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970     4.507 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.944    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.027 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.664     7.691    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X50Y225        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.445     8.136 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.494     8.630    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[1]
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.977     8.963    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/C
                         clock pessimism             -0.031     8.931    
                         clock uncertainty           -0.192     8.740    
    SLICE_X51Y225        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.798    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@8.000ns)
  Data Path Delay:        0.919ns  (logic 0.445ns (48.422%)  route 0.474ns (51.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 8.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns = ( 7.698 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.671ns (routing 0.924ns, distribution 1.747ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.706ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     8.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     9.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970     4.507 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.944    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.027 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.671     7.698    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/WCLK
    SLICE_X52Y226        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y226        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.445     8.143 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMB_D1/O
                         net (fo=1, routed)           0.474     8.617    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[17]
    SLICE_X52Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.974     8.960    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X52Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/C
                         clock pessimism             -0.031     8.928    
                         clock uncertainty           -0.192     8.737    
    SLICE_X52Y225        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     8.797    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@8.000ns)
  Data Path Delay:        0.924ns  (logic 0.458ns (49.567%)  route 0.466ns (50.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.026ns = ( 8.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.309ns = ( 7.691 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.664ns (routing 0.924ns, distribution 1.740ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.706ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     8.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     9.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970     4.507 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.944    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.027 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.664     7.691    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X50Y225        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     8.149 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.466     8.615    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[13]
    SLICE_X50Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.988     8.974    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X50Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/C
                         clock pessimism             -0.031     8.942    
                         clock uncertainty           -0.192     8.751    
    SLICE_X50Y226        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     8.811    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@8.000ns)
  Data Path Delay:        0.875ns  (logic 0.449ns (51.314%)  route 0.426ns (48.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 8.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns = ( 7.698 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.671ns (routing 0.924ns, distribution 1.747ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.706ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     8.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     9.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970     4.507 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.944    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.027 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.671     7.698    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/WCLK
    SLICE_X52Y226        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y226        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.449     8.147 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMC_D1/O
                         net (fo=1, routed)           0.426     8.573    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[19]
    SLICE_X52Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.974     8.960    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X52Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/C
                         clock pessimism             -0.031     8.928    
                         clock uncertainty           -0.192     8.737    
    SLICE_X52Y225        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     8.797    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@8.000ns)
  Data Path Delay:        0.877ns  (logic 0.413ns (47.092%)  route 0.464ns (52.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 8.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.309ns = ( 7.691 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.664ns (routing 0.924ns, distribution 1.740ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.706ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     8.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     9.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970     4.507 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.944    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.027 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.664     7.691    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X50Y225        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.413     8.104 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.464     8.568    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[8]
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.977     8.963    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
                         clock pessimism             -0.031     8.931    
                         clock uncertainty           -0.192     8.740    
    SLICE_X51Y225        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.799    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.799    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@8.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.995%)  route 0.454ns (52.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 8.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.309ns = ( 7.691 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.664ns (routing 0.924ns, distribution 1.740ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.706ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     8.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     9.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970     4.507 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.944    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.027 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.664     7.691    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X50Y225        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.419     8.110 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.454     8.564    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[2]
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.977     8.963    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
                         clock pessimism             -0.031     8.931    
                         clock uncertainty           -0.192     8.740    
    SLICE_X51Y225        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     8.802    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.802    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@8.000ns)
  Data Path Delay:        0.847ns  (logic 0.419ns (49.469%)  route 0.428ns (50.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.026ns = ( 8.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.309ns = ( 7.691 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.664ns (routing 0.924ns, distribution 1.740ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.706ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     8.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     9.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970     4.507 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.944    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.027 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.664     7.691    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X50Y225        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.419     8.110 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.428     8.538    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[10]
    SLICE_X50Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.988     8.974    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X50Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/C
                         clock pessimism             -0.031     8.942    
                         clock uncertainty           -0.192     8.751    
    SLICE_X50Y226        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     8.811    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@8.000ns)
  Data Path Delay:        0.847ns  (logic 0.415ns (48.996%)  route 0.432ns (51.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.026ns = ( 8.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.309ns = ( 7.691 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.664ns (routing 0.924ns, distribution 1.740ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.706ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     8.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     9.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.970     4.507 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.944    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.027 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.664     7.691    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X50Y225        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.415     8.106 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.432     8.538    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[6]
    SLICE_X50Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.988     8.974    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X50Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/C
                         clock pessimism             -0.031     8.942    
                         clock uncertainty           -0.192     8.751    
    SLICE_X50Y226        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     8.812    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  0.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.151ns (62.140%)  route 0.092ns (37.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.197ns (routing 0.451ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.384ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.197    -0.381    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X50Y225        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.151    -0.230 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.092    -0.138    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[9]
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.110    -0.737    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C
                         clock pessimism              0.314    -0.422    
                         clock uncertainty            0.192    -0.230    
    SLICE_X51Y225        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.174    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.152ns (61.538%)  route 0.095ns (38.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.197ns (routing 0.451ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.384ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.197    -0.381    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X50Y225        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.152    -0.229 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.095    -0.134    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[11]
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.110    -0.737    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C
                         clock pessimism              0.314    -0.422    
                         clock uncertainty            0.192    -0.230    
    SLICE_X51Y225        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056    -0.174    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.049ns (20.082%)  route 0.195ns (79.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.202ns (routing 0.451ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.384ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.202    -0.376    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y224        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y224        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.327 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=36, routed)          0.195    -0.132    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X51Y227        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.109    -0.738    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X51Y227        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.314    -0.423    
                         clock uncertainty            0.192    -0.231    
    SLICE_X51Y227        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.175    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.151ns (59.216%)  route 0.104ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.197ns (routing 0.451ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.384ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.197    -0.381    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X50Y225        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.151    -0.230 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.104    -0.126    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[3]
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.110    -0.737    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y225        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
                         clock pessimism              0.314    -0.422    
                         clock uncertainty            0.192    -0.230    
    SLICE_X51Y225        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.174    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.151ns (54.710%)  route 0.125ns (45.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.197ns (routing 0.451ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.384ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.197    -0.381    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X50Y225        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y225        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.151    -0.230 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.125    -0.105    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[7]
    SLICE_X51Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.127    -0.720    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                         clock pessimism              0.314    -0.405    
                         clock uncertainty            0.192    -0.213    
    SLICE_X51Y226        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.048ns (19.277%)  route 0.201ns (80.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.202ns (routing 0.451ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.384ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.202    -0.376    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y224        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y224        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.328 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=34, routed)          0.201    -0.127    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X49Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.100    -0.747    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X49Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.314    -0.432    
                         clock uncertainty            0.192    -0.240    
    SLICE_X49Y226        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056    -0.184    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.151ns (53.546%)  route 0.131ns (46.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.202ns (routing 0.451ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.384ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.202    -0.376    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/WCLK
    SLICE_X52Y226        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y226        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.151    -0.225 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMA_D1/O
                         net (fo=1, routed)           0.131    -0.094    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[15]
    SLICE_X51Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.127    -0.720    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/C
                         clock pessimism              0.314    -0.405    
                         clock uncertainty            0.192    -0.213    
    SLICE_X51Y226        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056    -0.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.157ns (53.584%)  route 0.136ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.202ns (routing 0.451ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.384ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.202    -0.376    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/WCLK
    SLICE_X52Y226        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y226        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.157    -0.219 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMA/O
                         net (fo=1, routed)           0.136    -0.083    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[14]
    SLICE_X51Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.127    -0.720    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/C
                         clock pessimism              0.314    -0.405    
                         clock uncertainty            0.192    -0.213    
    SLICE_X51Y226        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.048ns (17.391%)  route 0.228ns (82.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.202ns (routing 0.451ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.384ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.202    -0.376    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X51Y224        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y224        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.328 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=35, routed)          0.228    -0.100    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X51Y227        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.109    -0.738    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X51Y227        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.314    -0.423    
                         clock uncertainty            0.192    -0.231    
    SLICE_X51Y227        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.175    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.158ns (53.199%)  route 0.139ns (46.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.202ns (routing 0.451ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.384ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.202    -0.376    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/WCLK
    SLICE_X52Y226        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y226        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.158    -0.218 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_22/RAMB/O
                         net (fo=1, routed)           0.139    -0.079    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[16]
    SLICE_X51Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.127    -0.720    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y226        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/C
                         clock pessimism              0.314    -0.405    
                         clock uncertainty            0.192    -0.213    
    SLICE_X51Y226        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.114ns (6.437%)  route 1.657ns (93.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 1.371 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.224ns (routing 0.767ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.385ns (routing 0.848ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.224    -0.749    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y227        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.635 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=32, routed)          1.657     1.022    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.385     1.371    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.031     1.339    
                         clock uncertainty           -0.192     1.148    
    SLICE_X50Y228        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     1.208    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                          1.208    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.117ns (6.621%)  route 1.650ns (93.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 1.371 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.224ns (routing 0.767ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.385ns (routing 0.848ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.224    -0.749    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y227        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.632 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=31, routed)          1.650     1.018    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.385     1.371    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.031     1.339    
                         clock uncertainty           -0.192     1.148    
    SLICE_X50Y228        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061     1.209    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          1.209    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.117ns (6.759%)  route 1.614ns (93.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 1.371 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 2.385ns (routing 0.848ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225    -0.748    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y228        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.631 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=33, routed)          1.614     0.983    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.385     1.371    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.031     1.339    
                         clock uncertainty           -0.192     1.148    
    SLICE_X50Y228        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     1.209    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                          1.209    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.114ns (6.843%)  route 1.552ns (93.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 1.371 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.225ns (routing 0.767ns, distribution 1.458ns)
  Clock Net Delay (Destination): 2.385ns (routing 0.848ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.225    -0.748    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.634 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=34, routed)          1.552     0.918    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.000     2.000 r  
    G10                                               0.000     2.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.615    -1.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -1.089    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -1.014 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       2.385     1.371    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.031     1.339    
                         clock uncertainty           -0.192     1.148    
    SLICE_X50Y228        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     1.208    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          1.208    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.250ns  (logic 0.117ns (5.200%)  route 2.133ns (94.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/C
    SLICE_X49Y211        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           2.133     2.250    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[19]
    SLICE_X17Y199        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X17Y199        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.128ns  (logic 0.117ns (5.498%)  route 2.011ns (94.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/C
    SLICE_X49Y211        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           2.011     2.128    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[21]
    SLICE_X16Y176        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X16Y176        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     4.059    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.128    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.111ns  (logic 0.116ns (5.495%)  route 1.995ns (94.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/C
    SLICE_X49Y211        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           1.995     2.111    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[22]
    SLICE_X18Y185        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X18Y185        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        2.071ns  (logic 0.114ns (5.505%)  route 1.957ns (94.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[29]/C
    SLICE_X49Y211        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           1.957     2.071    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[29]
    SLICE_X18Y204        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X18Y204        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.997ns  (logic 0.116ns (5.809%)  route 1.881ns (94.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y218                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/C
    SLICE_X48Y218        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           1.881     1.997    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[22]
    SLICE_X45Y184        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X45Y184        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     4.061    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                  2.064    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.985ns  (logic 0.118ns (5.945%)  route 1.867ns (94.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211                                     0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
    SLICE_X49Y211        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           1.867     1.985    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[20]
    SLICE_X17Y200        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X17Y200        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.060    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  2.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.049ns (5.889%)  route 0.783ns (94.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.346ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.502ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.944    -0.634    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y227        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.585 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=31, routed)          0.783     0.198    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.398    -0.449    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.314    -0.134    
                         clock uncertainty            0.192     0.058    
    SLICE_X50Y228        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     0.113    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.049ns (5.751%)  route 0.803ns (94.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.346ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.502ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.944    -0.634    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.585 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=34, routed)          0.803     0.218    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.398    -0.449    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.314    -0.134    
                         clock uncertainty            0.192     0.058    
    SLICE_X50Y228        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     0.114    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.049ns (5.691%)  route 0.812ns (94.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.346ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.502ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.944    -0.634    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y227        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.585 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=32, routed)          0.812     0.227    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.398    -0.449    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.314    -0.134    
                         clock uncertainty            0.192     0.058    
    SLICE_X50Y228        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     0.113    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.049ns (5.537%)  route 0.836ns (94.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.346ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.502ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.944    -0.634    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X51Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y228        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.585 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=33, routed)          0.836     0.251    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=37256, routed)       1.398    -0.449    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X50Y228        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.314    -0.134    
                         clock uncertainty            0.192     0.058    
    SLICE_X50Y228        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     0.114    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        8.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.111ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.118ns (2.527%)  route 4.551ns (97.473%))
  Logic Levels:           0  
  Clock Path Skew:        2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.706ns, distribution 1.341ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    -0.649 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          4.551     3.902    <hidden>
    SLICE_X77Y235        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.047    12.047    <hidden>
    SLICE_X77Y235        FDCE                                         r  <hidden>
                         clock pessimism              0.120    12.167    
                         clock uncertainty           -0.072    12.095    
    SLICE_X77Y235        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    12.013    <hidden>
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  8.111    

Slack (MET) :             8.111ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.118ns (2.527%)  route 4.551ns (97.473%))
  Logic Levels:           0  
  Clock Path Skew:        2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.706ns, distribution 1.341ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    -0.649 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          4.551     3.902    <hidden>
    SLICE_X77Y235        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.047    12.047    <hidden>
    SLICE_X77Y235        FDCE                                         r  <hidden>
                         clock pessimism              0.120    12.167    
                         clock uncertainty           -0.072    12.095    
    SLICE_X77Y235        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    12.013    <hidden>
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  8.111    

Slack (MET) :             8.327ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.117ns (2.749%)  route 4.139ns (97.251%))
  Logic Levels:           0  
  Clock Path Skew:        2.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 12.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.299ns (routing 0.767ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.299    -0.674    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X77Y220        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y220        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.557 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           4.139     3.582    <hidden>
    SLICE_X75Y240        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.002    12.002    <hidden>
    SLICE_X75Y240        FDCE                                         r  <hidden>
                         clock pessimism              0.061    12.063    
                         clock uncertainty           -0.072    11.991    
    SLICE_X75Y240        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    11.909    <hidden>
  -------------------------------------------------------------------
                         required time                         11.909    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  8.327    

Slack (MET) :             8.447ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.117ns (2.810%)  route 4.046ns (97.190%))
  Logic Levels:           0  
  Clock Path Skew:        2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.971ns = ( 11.971 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.299ns (routing 0.767ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.706ns, distribution 1.265ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.299    -0.674    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X77Y220        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y220        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.557 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           4.046     3.489    <hidden>
    SLICE_X75Y237        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.971    11.971    <hidden>
    SLICE_X75Y237        FDCE                                         r  <hidden>
                         clock pessimism              0.119    12.090    
                         clock uncertainty           -0.072    12.019    
    SLICE_X75Y237        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    11.937    <hidden>
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  8.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.107ns (3.105%)  route 3.339ns (96.895%))
  Logic Levels:           0  
  Clock Path Skew:        3.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.042ns (routing 0.706ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.252ns (routing 0.767ns, distribution 1.485ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.042    -0.972    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X77Y220        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y220        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107    -0.865 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           3.339     2.474    <hidden>
    SLICE_X75Y240        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.252     2.252    <hidden>
    SLICE_X75Y240        FDCE                                         r  <hidden>
                         clock pessimism             -0.061     2.191    
                         clock uncertainty            0.072     2.263    
    SLICE_X75Y240        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.016     2.279    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.107ns (3.181%)  route 3.257ns (96.819%))
  Logic Levels:           0  
  Clock Path Skew:        3.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.042ns (routing 0.706ns, distribution 1.336ns)
  Clock Net Delay (Destination): 2.218ns (routing 0.767ns, distribution 1.451ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.042    -0.972    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X77Y220        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y220        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107    -0.865 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           3.257     2.392    <hidden>
    SLICE_X75Y237        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.218     2.218    <hidden>
    SLICE_X75Y237        FDCE                                         r  <hidden>
                         clock pessimism             -0.120     2.098    
                         clock uncertainty            0.072     2.170    
    SLICE_X75Y237        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.016     2.186    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.106ns (2.847%)  route 3.617ns (97.153%))
  Logic Levels:           0  
  Clock Path Skew:        3.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.706ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.959    -1.055    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.106    -0.949 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.617     2.668    <hidden>
    SLICE_X77Y235        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.302     2.302    <hidden>
    SLICE_X77Y235        FDCE                                         r  <hidden>
                         clock pessimism             -0.120     2.182    
                         clock uncertainty            0.072     2.254    
    SLICE_X77Y235        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.016     2.270    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.106ns (2.847%)  route 3.617ns (97.153%))
  Logic Levels:           0  
  Clock Path Skew:        3.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    -1.055ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.706ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.302ns (routing 0.767ns, distribution 1.535ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615    -3.461 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.014 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.959    -1.055    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.106    -0.949 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.617     2.668    <hidden>
    SLICE_X77Y235        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.302     2.302    <hidden>
    SLICE_X77Y235        FDCE                                         r  <hidden>
                         clock pessimism             -0.120     2.182    
                         clock uncertainty            0.072     2.254    
    SLICE_X77Y235        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.016     2.270    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.906ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.114ns (12.969%)  route 0.765ns (87.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 11.952 - 10.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.195ns (routing 0.767ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.706ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.195     2.195    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.309 f  <hidden>
                         net (fo=24, routed)          0.765     3.074    <hidden>
    SLICE_X61Y204        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.952    11.952    <hidden>
    SLICE_X61Y204        FDCE                                         r  <hidden>
                         clock pessimism              0.181    12.133    
                         clock uncertainty           -0.071    12.062    
    SLICE_X61Y204        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    11.980    <hidden>
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  8.906    

Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.114ns (14.286%)  route 0.684ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 11.965 - 10.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.195ns (routing 0.767ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.706ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.195     2.195    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.309 f  <hidden>
                         net (fo=24, routed)          0.684     2.993    <hidden>
    SLICE_X62Y201        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.965    11.965    <hidden>
    SLICE_X62Y201        FDCE                                         r  <hidden>
                         clock pessimism              0.121    12.086    
                         clock uncertainty           -0.071    12.014    
    SLICE_X62Y201        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    11.932    <hidden>
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.114ns (15.616%)  route 0.616ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.195ns (routing 0.767ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.706ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.195     2.195    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.309 f  <hidden>
                         net (fo=24, routed)          0.616     2.925    <hidden>
    SLICE_X62Y202        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.964    11.964    <hidden>
    SLICE_X62Y202        FDCE                                         r  <hidden>
                         clock pessimism              0.121    12.085    
                         clock uncertainty           -0.071    12.013    
    SLICE_X62Y202        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082    11.931    <hidden>
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  9.006    

Slack (MET) :             9.006ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.114ns (15.616%)  route 0.616ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.195ns (routing 0.767ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.706ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.195     2.195    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.309 f  <hidden>
                         net (fo=24, routed)          0.616     2.925    <hidden>
    SLICE_X62Y202        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.964    11.964    <hidden>
    SLICE_X62Y202        FDCE                                         r  <hidden>
                         clock pessimism              0.121    12.085    
                         clock uncertainty           -0.071    12.013    
    SLICE_X62Y202        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.082    11.931    <hidden>
  -------------------------------------------------------------------
                         required time                         11.931    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  9.006    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.114ns (15.746%)  route 0.610ns (84.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.195ns (routing 0.767ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.706ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.195     2.195    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.309 f  <hidden>
                         net (fo=24, routed)          0.610     2.919    <hidden>
    SLICE_X62Y202        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.963    11.963    <hidden>
    SLICE_X62Y202        FDCE                                         r  <hidden>
                         clock pessimism              0.121    12.084    
                         clock uncertainty           -0.071    12.012    
    SLICE_X62Y202        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    11.930    <hidden>
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.114ns (15.746%)  route 0.610ns (84.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.195ns (routing 0.767ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.706ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.195     2.195    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.309 f  <hidden>
                         net (fo=24, routed)          0.610     2.919    <hidden>
    SLICE_X62Y202        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.963    11.963    <hidden>
    SLICE_X62Y202        FDCE                                         r  <hidden>
                         clock pessimism              0.121    12.084    
                         clock uncertainty           -0.071    12.012    
    SLICE_X62Y202        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    11.930    <hidden>
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.114ns (15.746%)  route 0.610ns (84.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 11.963 - 10.000 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.195ns (routing 0.767ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.706ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.195     2.195    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     2.309 f  <hidden>
                         net (fo=24, routed)          0.610     2.919    <hidden>
    SLICE_X62Y202        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.963    11.963    <hidden>
    SLICE_X62Y202        FDCE                                         r  <hidden>
                         clock pessimism              0.121    12.084    
                         clock uncertainty           -0.071    12.012    
    SLICE_X62Y202        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    11.930    <hidden>
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  9.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.048ns (14.371%)  route 0.286ns (85.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.917ns (routing 0.346ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.384ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.917     0.917    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.965 f  <hidden>
                         net (fo=24, routed)          0.286     1.251    <hidden>
    SLICE_X62Y202        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.097     1.097    <hidden>
    SLICE_X62Y202        FDCE                                         r  <hidden>
                         clock pessimism             -0.093     1.004    
    SLICE_X62Y202        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.009    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.048ns (14.371%)  route 0.286ns (85.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.917ns (routing 0.346ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.384ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.917     0.917    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.965 f  <hidden>
                         net (fo=24, routed)          0.286     1.251    <hidden>
    SLICE_X62Y202        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.097     1.097    <hidden>
    SLICE_X62Y202        FDCE                                         r  <hidden>
                         clock pessimism             -0.093     1.004    
    SLICE_X62Y202        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     1.009    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.048ns (14.371%)  route 0.286ns (85.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.917ns (routing 0.346ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.384ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.917     0.917    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.965 f  <hidden>
                         net (fo=24, routed)          0.286     1.251    <hidden>
    SLICE_X62Y202        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.097     1.097    <hidden>
    SLICE_X62Y202        FDCE                                         r  <hidden>
                         clock pessimism             -0.093     1.004    
    SLICE_X62Y202        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.009    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.048ns (14.243%)  route 0.289ns (85.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.917ns (routing 0.346ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.384ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.917     0.917    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.965 f  <hidden>
                         net (fo=24, routed)          0.289     1.254    <hidden>
    SLICE_X62Y202        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.099     1.099    <hidden>
    SLICE_X62Y202        FDCE                                         r  <hidden>
                         clock pessimism             -0.093     1.006    
    SLICE_X62Y202        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     1.011    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.048ns (14.243%)  route 0.289ns (85.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.917ns (routing 0.346ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.384ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.917     0.917    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.965 f  <hidden>
                         net (fo=24, routed)          0.289     1.254    <hidden>
    SLICE_X62Y202        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.099     1.099    <hidden>
    SLICE_X62Y202        FDCE                                         r  <hidden>
                         clock pessimism             -0.093     1.006    
    SLICE_X62Y202        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.011    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.048ns (12.903%)  route 0.324ns (87.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.917ns (routing 0.346ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.384ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.917     0.917    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.965 f  <hidden>
                         net (fo=24, routed)          0.324     1.289    <hidden>
    SLICE_X62Y201        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.100     1.100    <hidden>
    SLICE_X62Y201        FDCE                                         r  <hidden>
                         clock pessimism             -0.093     1.007    
    SLICE_X62Y201        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.012    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.048ns (11.650%)  route 0.364ns (88.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      0.917ns (routing 0.346ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.384ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.917     0.917    <hidden>
    SLICE_X61Y205        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.965 f  <hidden>
                         net (fo=24, routed)          0.364     1.329    <hidden>
    SLICE_X61Y204        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y60         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.083     1.083    <hidden>
    SLICE_X61Y204        FDCE                                         r  <hidden>
                         clock pessimism             -0.124     0.959    
    SLICE_X61Y204        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     0.964    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 0.200ns (3.516%)  route 5.489ns (96.484%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.706ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.650 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           3.450     2.800    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.883 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        2.039     4.922    <hidden>
    SLICE_X84Y227        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.075     9.061    <hidden>
    SLICE_X84Y227        FDCE                                         r  <hidden>
                         clock pessimism              0.161     9.222    
                         clock uncertainty           -0.072     9.150    
    SLICE_X84Y227        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.068    <hidden>
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 0.200ns (3.516%)  route 5.489ns (96.484%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.706ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.650 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           3.450     2.800    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.883 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        2.039     4.922    <hidden>
    SLICE_X84Y227        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.075     9.061    <hidden>
    SLICE_X84Y227        FDCE                                         r  <hidden>
                         clock pessimism              0.161     9.222    
                         clock uncertainty           -0.072     9.150    
    SLICE_X84Y227        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     9.068    <hidden>
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 0.200ns (3.516%)  route 5.489ns (96.484%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.706ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.650 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           3.450     2.800    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.883 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        2.039     4.922    <hidden>
    SLICE_X84Y227        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.075     9.061    <hidden>
    SLICE_X84Y227        FDCE                                         r  <hidden>
                         clock pessimism              0.161     9.222    
                         clock uncertainty           -0.072     9.150    
    SLICE_X84Y227        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     9.068    <hidden>
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 0.200ns (3.516%)  route 5.489ns (96.484%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.706ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.650 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           3.450     2.800    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.883 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        2.039     4.922    <hidden>
    SLICE_X84Y227        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.075     9.061    <hidden>
    SLICE_X84Y227        FDCE                                         r  <hidden>
                         clock pessimism              0.161     9.222    
                         clock uncertainty           -0.072     9.150    
    SLICE_X84Y227        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     9.068    <hidden>
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.200ns (3.516%)  route 5.488ns (96.484%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.706ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.650 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           3.450     2.800    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.883 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        2.038     4.921    <hidden>
    SLICE_X84Y226        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.075     9.061    <hidden>
    SLICE_X84Y226        FDCE                                         r  <hidden>
                         clock pessimism              0.161     9.222    
                         clock uncertainty           -0.072     9.150    
    SLICE_X84Y226        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     9.068    <hidden>
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.200ns (3.516%)  route 5.488ns (96.484%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.706ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.650 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           3.450     2.800    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.883 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        2.038     4.921    <hidden>
    SLICE_X84Y226        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.075     9.061    <hidden>
    SLICE_X84Y226        FDCE                                         r  <hidden>
                         clock pessimism              0.161     9.222    
                         clock uncertainty           -0.072     9.150    
    SLICE_X84Y226        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     9.068    <hidden>
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.200ns (3.514%)  route 5.491ns (96.486%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 9.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.706ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.650 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           3.450     2.800    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.883 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        2.041     4.924    <hidden>
    SLICE_X85Y227        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.079     9.065    <hidden>
    SLICE_X85Y227        FDCE                                         r  <hidden>
                         clock pessimism              0.161     9.226    
                         clock uncertainty           -0.072     9.154    
    SLICE_X85Y227        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.072    <hidden>
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.200ns (3.514%)  route 5.491ns (96.486%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 9.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.706ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.650 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           3.450     2.800    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.883 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        2.041     4.924    <hidden>
    SLICE_X85Y227        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.079     9.065    <hidden>
    SLICE_X85Y227        FDCE                                         r  <hidden>
                         clock pessimism              0.161     9.226    
                         clock uncertainty           -0.072     9.154    
    SLICE_X85Y227        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     9.072    <hidden>
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.200ns (3.514%)  route 5.491ns (96.486%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 9.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.706ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.650 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           3.450     2.800    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.883 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        2.041     4.924    <hidden>
    SLICE_X85Y227        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.079     9.065    <hidden>
    SLICE_X85Y227        FDCE                                         r  <hidden>
                         clock pessimism              0.161     9.226    
                         clock uncertainty           -0.072     9.154    
    SLICE_X85Y227        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     9.072    <hidden>
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.200ns (3.514%)  route 5.491ns (96.486%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 9.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 0.767ns, distribution 1.439ns)
  Clock Net Delay (Destination): 2.079ns (routing 0.706ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.970    -3.493 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.206    -0.767    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.650 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           3.450     2.800    design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.883 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1264, routed)        2.041     4.924    <hidden>
    SLICE_X85Y227        FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.615     6.539 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.911    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.986 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       2.079     9.065    <hidden>
    SLICE_X85Y227        FDCE                                         r  <hidden>
                         clock pessimism              0.161     9.226    
                         clock uncertainty           -0.072     9.154    
    SLICE_X85Y227        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     9.072    <hidden>
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  4.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.135ns
  Clock Net Delay (Source):      0.918ns (routing 0.346ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.384ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.918    -0.660    <hidden>
    SLICE_X62Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y217        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.612 f  <hidden>
                         net (fo=24, routed)          0.137    -0.475    <hidden>
    SLICE_X62Y217        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.084    -0.763    <hidden>
    SLICE_X62Y217        FDCE                                         r  <hidden>
                         clock pessimism              0.135    -0.628    
    SLICE_X62Y217        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005    -0.623    <hidden>
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.048ns (17.978%)  route 0.219ns (82.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.918ns (routing 0.346ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.384ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.918    -0.660    <hidden>
    SLICE_X62Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y217        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.612 f  <hidden>
                         net (fo=24, routed)          0.219    -0.393    <hidden>
    SLICE_X64Y216        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.088    -0.759    <hidden>
    SLICE_X64Y216        FDCE                                         r  <hidden>
                         clock pessimism              0.175    -0.583    
    SLICE_X64Y216        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    -0.578    <hidden>
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.048ns (17.978%)  route 0.219ns (82.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.918ns (routing 0.346ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.384ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.918    -0.660    <hidden>
    SLICE_X62Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y217        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.612 f  <hidden>
                         net (fo=24, routed)          0.219    -0.393    <hidden>
    SLICE_X64Y216        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.088    -0.759    <hidden>
    SLICE_X64Y216        FDCE                                         r  <hidden>
                         clock pessimism              0.175    -0.583    
    SLICE_X64Y216        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005    -0.578    <hidden>
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.048ns (17.978%)  route 0.219ns (82.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.918ns (routing 0.346ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.384ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.918    -0.660    <hidden>
    SLICE_X62Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y217        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.612 f  <hidden>
                         net (fo=24, routed)          0.219    -0.393    <hidden>
    SLICE_X64Y216        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.088    -0.759    <hidden>
    SLICE_X64Y216        FDCE                                         r  <hidden>
                         clock pessimism              0.175    -0.583    
    SLICE_X64Y216        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005    -0.578    <hidden>
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.048ns (18.462%)  route 0.212ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.918ns (routing 0.346ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.384ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.918    -0.660    <hidden>
    SLICE_X62Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y217        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.612 f  <hidden>
                         net (fo=24, routed)          0.212    -0.400    <hidden>
    SLICE_X63Y216        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.079    -0.768    <hidden>
    SLICE_X63Y216        FDCE                                         r  <hidden>
                         clock pessimism              0.146    -0.622    
    SLICE_X63Y216        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    -0.617    <hidden>
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.048ns (18.045%)  route 0.218ns (81.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.918ns (routing 0.346ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.384ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.918    -0.660    <hidden>
    SLICE_X62Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y217        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.612 f  <hidden>
                         net (fo=24, routed)          0.218    -0.394    <hidden>
    SLICE_X63Y216        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.082    -0.765    <hidden>
    SLICE_X63Y216        FDCE                                         r  <hidden>
                         clock pessimism              0.146    -0.619    
    SLICE_X63Y216        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005    -0.614    <hidden>
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.048ns (18.045%)  route 0.218ns (81.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.918ns (routing 0.346ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.384ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.918    -0.660    <hidden>
    SLICE_X62Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y217        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.612 f  <hidden>
                         net (fo=24, routed)          0.218    -0.394    <hidden>
    SLICE_X63Y216        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.082    -0.765    <hidden>
    SLICE_X63Y216        FDCE                                         r  <hidden>
                         clock pessimism              0.146    -0.619    
    SLICE_X63Y216        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005    -0.614    <hidden>
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Net Delay (Source):      0.943ns (routing 0.346ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.384ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.943    -0.635    <hidden>
    SLICE_X53Y217        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y217        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.586 f  <hidden>
                         net (fo=24, routed)          0.206    -0.380    <hidden>
    SLICE_X54Y214        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.094    -0.753    <hidden>
    SLICE_X54Y214        FDCE                                         r  <hidden>
                         clock pessimism              0.144    -0.609    
    SLICE_X54Y214        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005    -0.604    <hidden>
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.048ns (15.484%)  route 0.262ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.925ns (routing 0.346ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.384ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.925    -0.653    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048    -0.605 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          0.262    -0.343    <hidden>
    SLICE_X75Y218        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.095    -0.752    <hidden>
    SLICE_X75Y218        FDCE                                         r  <hidden>
                         clock pessimism              0.175    -0.576    
    SLICE_X75Y218        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    -0.571    <hidden>
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.048ns (15.484%)  route 0.262ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.925ns (routing 0.346ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.384ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.408    -1.772 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.578 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       0.925    -0.653    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X71Y217        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y217        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048    -0.605 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          0.262    -0.343    <hidden>
    SLICE_X75Y218        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.050    -2.087 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.878    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y60         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.847 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=21649, routed)       1.095    -0.752    <hidden>
    SLICE_X75Y218        FDCE                                         r  <hidden>
                         clock pessimism              0.175    -0.576    
    SLICE_X75Y218        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005    -0.571    <hidden>
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.228    





