#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("A_V_Addr_A", 32, hls_out, 0, "bram", "mem_address", 1),
	Port_Property("A_V_EN_A", 1, hls_out, 0, "bram", "mem_ce", 1),
	Port_Property("A_V_WEN_A", 1, hls_out, 0, "bram", "mem_we", 1),
	Port_Property("A_V_Din_A", 8, hls_out, 0, "bram", "mem_din", 1),
	Port_Property("A_V_Dout_A", 8, hls_in, 0, "bram", "mem_dout", 1),
	Port_Property("A_V_Clk_A", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("A_V_Rst_A", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("A_V_Addr_B", 32, hls_out, 0, "bram", "mem_address", 1),
	Port_Property("A_V_EN_B", 1, hls_out, 0, "bram", "mem_ce", 1),
	Port_Property("A_V_WEN_B", 1, hls_out, 0, "bram", "mem_we", 1),
	Port_Property("A_V_Din_B", 8, hls_out, 0, "bram", "mem_din", 1),
	Port_Property("A_V_Dout_B", 8, hls_in, 0, "bram", "mem_dout", 1),
	Port_Property("A_V_Clk_B", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("A_V_Rst_B", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("B_0_V_Addr_A", 32, hls_out, 1, "bram", "mem_address", 1),
	Port_Property("B_0_V_EN_A", 1, hls_out, 1, "bram", "mem_ce", 1),
	Port_Property("B_0_V_WEN_A", 1, hls_out, 1, "bram", "mem_we", 1),
	Port_Property("B_0_V_Din_A", 8, hls_out, 1, "bram", "mem_din", 1),
	Port_Property("B_0_V_Dout_A", 8, hls_in, 1, "bram", "mem_dout", 1),
	Port_Property("B_0_V_Clk_A", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("B_0_V_Rst_A", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("B_1_V_Addr_A", 32, hls_out, 2, "bram", "mem_address", 1),
	Port_Property("B_1_V_EN_A", 1, hls_out, 2, "bram", "mem_ce", 1),
	Port_Property("B_1_V_WEN_A", 1, hls_out, 2, "bram", "mem_we", 1),
	Port_Property("B_1_V_Din_A", 8, hls_out, 2, "bram", "mem_din", 1),
	Port_Property("B_1_V_Dout_A", 8, hls_in, 2, "bram", "mem_dout", 1),
	Port_Property("B_1_V_Clk_A", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("B_1_V_Rst_A", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("B_2_V_Addr_A", 32, hls_out, 3, "bram", "mem_address", 1),
	Port_Property("B_2_V_EN_A", 1, hls_out, 3, "bram", "mem_ce", 1),
	Port_Property("B_2_V_WEN_A", 1, hls_out, 3, "bram", "mem_we", 1),
	Port_Property("B_2_V_Din_A", 8, hls_out, 3, "bram", "mem_din", 1),
	Port_Property("B_2_V_Dout_A", 8, hls_in, 3, "bram", "mem_dout", 1),
	Port_Property("B_2_V_Clk_A", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("B_2_V_Rst_A", 1, hls_out, 3, "bram", "mem_rst", 1),
	Port_Property("B_3_V_Addr_A", 32, hls_out, 4, "bram", "mem_address", 1),
	Port_Property("B_3_V_EN_A", 1, hls_out, 4, "bram", "mem_ce", 1),
	Port_Property("B_3_V_WEN_A", 1, hls_out, 4, "bram", "mem_we", 1),
	Port_Property("B_3_V_Din_A", 8, hls_out, 4, "bram", "mem_din", 1),
	Port_Property("B_3_V_Dout_A", 8, hls_in, 4, "bram", "mem_dout", 1),
	Port_Property("B_3_V_Clk_A", 1, hls_out, 4, "bram", "mem_clk", 1),
	Port_Property("B_3_V_Rst_A", 1, hls_out, 4, "bram", "mem_rst", 1),
	Port_Property("B_4_V_Addr_A", 32, hls_out, 5, "bram", "mem_address", 1),
	Port_Property("B_4_V_EN_A", 1, hls_out, 5, "bram", "mem_ce", 1),
	Port_Property("B_4_V_WEN_A", 1, hls_out, 5, "bram", "mem_we", 1),
	Port_Property("B_4_V_Din_A", 8, hls_out, 5, "bram", "mem_din", 1),
	Port_Property("B_4_V_Dout_A", 8, hls_in, 5, "bram", "mem_dout", 1),
	Port_Property("B_4_V_Clk_A", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("B_4_V_Rst_A", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("B_5_V_Addr_A", 32, hls_out, 6, "bram", "mem_address", 1),
	Port_Property("B_5_V_EN_A", 1, hls_out, 6, "bram", "mem_ce", 1),
	Port_Property("B_5_V_WEN_A", 1, hls_out, 6, "bram", "mem_we", 1),
	Port_Property("B_5_V_Din_A", 8, hls_out, 6, "bram", "mem_din", 1),
	Port_Property("B_5_V_Dout_A", 8, hls_in, 6, "bram", "mem_dout", 1),
	Port_Property("B_5_V_Clk_A", 1, hls_out, 6, "bram", "mem_clk", 1),
	Port_Property("B_5_V_Rst_A", 1, hls_out, 6, "bram", "mem_rst", 1),
	Port_Property("B_6_V_Addr_A", 32, hls_out, 7, "bram", "mem_address", 1),
	Port_Property("B_6_V_EN_A", 1, hls_out, 7, "bram", "mem_ce", 1),
	Port_Property("B_6_V_WEN_A", 1, hls_out, 7, "bram", "mem_we", 1),
	Port_Property("B_6_V_Din_A", 8, hls_out, 7, "bram", "mem_din", 1),
	Port_Property("B_6_V_Dout_A", 8, hls_in, 7, "bram", "mem_dout", 1),
	Port_Property("B_6_V_Clk_A", 1, hls_out, 7, "bram", "mem_clk", 1),
	Port_Property("B_6_V_Rst_A", 1, hls_out, 7, "bram", "mem_rst", 1),
	Port_Property("B_7_V_Addr_A", 32, hls_out, 8, "bram", "mem_address", 1),
	Port_Property("B_7_V_EN_A", 1, hls_out, 8, "bram", "mem_ce", 1),
	Port_Property("B_7_V_WEN_A", 1, hls_out, 8, "bram", "mem_we", 1),
	Port_Property("B_7_V_Din_A", 8, hls_out, 8, "bram", "mem_din", 1),
	Port_Property("B_7_V_Dout_A", 8, hls_in, 8, "bram", "mem_dout", 1),
	Port_Property("B_7_V_Clk_A", 1, hls_out, 8, "bram", "mem_clk", 1),
	Port_Property("B_7_V_Rst_A", 1, hls_out, 8, "bram", "mem_rst", 1),
	Port_Property("B_8_V_Addr_A", 32, hls_out, 9, "bram", "mem_address", 1),
	Port_Property("B_8_V_EN_A", 1, hls_out, 9, "bram", "mem_ce", 1),
	Port_Property("B_8_V_WEN_A", 1, hls_out, 9, "bram", "mem_we", 1),
	Port_Property("B_8_V_Din_A", 8, hls_out, 9, "bram", "mem_din", 1),
	Port_Property("B_8_V_Dout_A", 8, hls_in, 9, "bram", "mem_dout", 1),
	Port_Property("B_8_V_Clk_A", 1, hls_out, 9, "bram", "mem_clk", 1),
	Port_Property("B_8_V_Rst_A", 1, hls_out, 9, "bram", "mem_rst", 1),
	Port_Property("B_9_V_Addr_A", 32, hls_out, 10, "bram", "mem_address", 1),
	Port_Property("B_9_V_EN_A", 1, hls_out, 10, "bram", "mem_ce", 1),
	Port_Property("B_9_V_WEN_A", 1, hls_out, 10, "bram", "mem_we", 1),
	Port_Property("B_9_V_Din_A", 8, hls_out, 10, "bram", "mem_din", 1),
	Port_Property("B_9_V_Dout_A", 8, hls_in, 10, "bram", "mem_dout", 1),
	Port_Property("B_9_V_Clk_A", 1, hls_out, 10, "bram", "mem_clk", 1),
	Port_Property("B_9_V_Rst_A", 1, hls_out, 10, "bram", "mem_rst", 1),
	Port_Property("B_10_V_Addr_A", 32, hls_out, 11, "bram", "mem_address", 1),
	Port_Property("B_10_V_EN_A", 1, hls_out, 11, "bram", "mem_ce", 1),
	Port_Property("B_10_V_WEN_A", 1, hls_out, 11, "bram", "mem_we", 1),
	Port_Property("B_10_V_Din_A", 8, hls_out, 11, "bram", "mem_din", 1),
	Port_Property("B_10_V_Dout_A", 8, hls_in, 11, "bram", "mem_dout", 1),
	Port_Property("B_10_V_Clk_A", 1, hls_out, 11, "bram", "mem_clk", 1),
	Port_Property("B_10_V_Rst_A", 1, hls_out, 11, "bram", "mem_rst", 1),
	Port_Property("B_11_V_Addr_A", 32, hls_out, 12, "bram", "mem_address", 1),
	Port_Property("B_11_V_EN_A", 1, hls_out, 12, "bram", "mem_ce", 1),
	Port_Property("B_11_V_WEN_A", 1, hls_out, 12, "bram", "mem_we", 1),
	Port_Property("B_11_V_Din_A", 8, hls_out, 12, "bram", "mem_din", 1),
	Port_Property("B_11_V_Dout_A", 8, hls_in, 12, "bram", "mem_dout", 1),
	Port_Property("B_11_V_Clk_A", 1, hls_out, 12, "bram", "mem_clk", 1),
	Port_Property("B_11_V_Rst_A", 1, hls_out, 12, "bram", "mem_rst", 1),
	Port_Property("B_12_V_Addr_A", 32, hls_out, 13, "bram", "mem_address", 1),
	Port_Property("B_12_V_EN_A", 1, hls_out, 13, "bram", "mem_ce", 1),
	Port_Property("B_12_V_WEN_A", 1, hls_out, 13, "bram", "mem_we", 1),
	Port_Property("B_12_V_Din_A", 8, hls_out, 13, "bram", "mem_din", 1),
	Port_Property("B_12_V_Dout_A", 8, hls_in, 13, "bram", "mem_dout", 1),
	Port_Property("B_12_V_Clk_A", 1, hls_out, 13, "bram", "mem_clk", 1),
	Port_Property("B_12_V_Rst_A", 1, hls_out, 13, "bram", "mem_rst", 1),
	Port_Property("B_13_V_Addr_A", 32, hls_out, 14, "bram", "mem_address", 1),
	Port_Property("B_13_V_EN_A", 1, hls_out, 14, "bram", "mem_ce", 1),
	Port_Property("B_13_V_WEN_A", 1, hls_out, 14, "bram", "mem_we", 1),
	Port_Property("B_13_V_Din_A", 8, hls_out, 14, "bram", "mem_din", 1),
	Port_Property("B_13_V_Dout_A", 8, hls_in, 14, "bram", "mem_dout", 1),
	Port_Property("B_13_V_Clk_A", 1, hls_out, 14, "bram", "mem_clk", 1),
	Port_Property("B_13_V_Rst_A", 1, hls_out, 14, "bram", "mem_rst", 1),
	Port_Property("B_14_V_Addr_A", 32, hls_out, 15, "bram", "mem_address", 1),
	Port_Property("B_14_V_EN_A", 1, hls_out, 15, "bram", "mem_ce", 1),
	Port_Property("B_14_V_WEN_A", 1, hls_out, 15, "bram", "mem_we", 1),
	Port_Property("B_14_V_Din_A", 8, hls_out, 15, "bram", "mem_din", 1),
	Port_Property("B_14_V_Dout_A", 8, hls_in, 15, "bram", "mem_dout", 1),
	Port_Property("B_14_V_Clk_A", 1, hls_out, 15, "bram", "mem_clk", 1),
	Port_Property("B_14_V_Rst_A", 1, hls_out, 15, "bram", "mem_rst", 1),
	Port_Property("B_15_V_Addr_A", 32, hls_out, 16, "bram", "mem_address", 1),
	Port_Property("B_15_V_EN_A", 1, hls_out, 16, "bram", "mem_ce", 1),
	Port_Property("B_15_V_WEN_A", 1, hls_out, 16, "bram", "mem_we", 1),
	Port_Property("B_15_V_Din_A", 8, hls_out, 16, "bram", "mem_din", 1),
	Port_Property("B_15_V_Dout_A", 8, hls_in, 16, "bram", "mem_dout", 1),
	Port_Property("B_15_V_Clk_A", 1, hls_out, 16, "bram", "mem_clk", 1),
	Port_Property("B_15_V_Rst_A", 1, hls_out, 16, "bram", "mem_rst", 1),
	Port_Property("B_16_V_Addr_A", 32, hls_out, 17, "bram", "mem_address", 1),
	Port_Property("B_16_V_EN_A", 1, hls_out, 17, "bram", "mem_ce", 1),
	Port_Property("B_16_V_WEN_A", 1, hls_out, 17, "bram", "mem_we", 1),
	Port_Property("B_16_V_Din_A", 8, hls_out, 17, "bram", "mem_din", 1),
	Port_Property("B_16_V_Dout_A", 8, hls_in, 17, "bram", "mem_dout", 1),
	Port_Property("B_16_V_Clk_A", 1, hls_out, 17, "bram", "mem_clk", 1),
	Port_Property("B_16_V_Rst_A", 1, hls_out, 17, "bram", "mem_rst", 1),
	Port_Property("B_17_V_Addr_A", 32, hls_out, 18, "bram", "mem_address", 1),
	Port_Property("B_17_V_EN_A", 1, hls_out, 18, "bram", "mem_ce", 1),
	Port_Property("B_17_V_WEN_A", 1, hls_out, 18, "bram", "mem_we", 1),
	Port_Property("B_17_V_Din_A", 8, hls_out, 18, "bram", "mem_din", 1),
	Port_Property("B_17_V_Dout_A", 8, hls_in, 18, "bram", "mem_dout", 1),
	Port_Property("B_17_V_Clk_A", 1, hls_out, 18, "bram", "mem_clk", 1),
	Port_Property("B_17_V_Rst_A", 1, hls_out, 18, "bram", "mem_rst", 1),
	Port_Property("B_18_V_Addr_A", 32, hls_out, 19, "bram", "mem_address", 1),
	Port_Property("B_18_V_EN_A", 1, hls_out, 19, "bram", "mem_ce", 1),
	Port_Property("B_18_V_WEN_A", 1, hls_out, 19, "bram", "mem_we", 1),
	Port_Property("B_18_V_Din_A", 8, hls_out, 19, "bram", "mem_din", 1),
	Port_Property("B_18_V_Dout_A", 8, hls_in, 19, "bram", "mem_dout", 1),
	Port_Property("B_18_V_Clk_A", 1, hls_out, 19, "bram", "mem_clk", 1),
	Port_Property("B_18_V_Rst_A", 1, hls_out, 19, "bram", "mem_rst", 1),
	Port_Property("B_19_V_Addr_A", 32, hls_out, 20, "bram", "mem_address", 1),
	Port_Property("B_19_V_EN_A", 1, hls_out, 20, "bram", "mem_ce", 1),
	Port_Property("B_19_V_WEN_A", 1, hls_out, 20, "bram", "mem_we", 1),
	Port_Property("B_19_V_Din_A", 8, hls_out, 20, "bram", "mem_din", 1),
	Port_Property("B_19_V_Dout_A", 8, hls_in, 20, "bram", "mem_dout", 1),
	Port_Property("B_19_V_Clk_A", 1, hls_out, 20, "bram", "mem_clk", 1),
	Port_Property("B_19_V_Rst_A", 1, hls_out, 20, "bram", "mem_rst", 1),
	Port_Property("B_20_V_Addr_A", 32, hls_out, 21, "bram", "mem_address", 1),
	Port_Property("B_20_V_EN_A", 1, hls_out, 21, "bram", "mem_ce", 1),
	Port_Property("B_20_V_WEN_A", 1, hls_out, 21, "bram", "mem_we", 1),
	Port_Property("B_20_V_Din_A", 8, hls_out, 21, "bram", "mem_din", 1),
	Port_Property("B_20_V_Dout_A", 8, hls_in, 21, "bram", "mem_dout", 1),
	Port_Property("B_20_V_Clk_A", 1, hls_out, 21, "bram", "mem_clk", 1),
	Port_Property("B_20_V_Rst_A", 1, hls_out, 21, "bram", "mem_rst", 1),
	Port_Property("B_21_V_Addr_A", 32, hls_out, 22, "bram", "mem_address", 1),
	Port_Property("B_21_V_EN_A", 1, hls_out, 22, "bram", "mem_ce", 1),
	Port_Property("B_21_V_WEN_A", 1, hls_out, 22, "bram", "mem_we", 1),
	Port_Property("B_21_V_Din_A", 8, hls_out, 22, "bram", "mem_din", 1),
	Port_Property("B_21_V_Dout_A", 8, hls_in, 22, "bram", "mem_dout", 1),
	Port_Property("B_21_V_Clk_A", 1, hls_out, 22, "bram", "mem_clk", 1),
	Port_Property("B_21_V_Rst_A", 1, hls_out, 22, "bram", "mem_rst", 1),
	Port_Property("B_22_V_Addr_A", 32, hls_out, 23, "bram", "mem_address", 1),
	Port_Property("B_22_V_EN_A", 1, hls_out, 23, "bram", "mem_ce", 1),
	Port_Property("B_22_V_WEN_A", 1, hls_out, 23, "bram", "mem_we", 1),
	Port_Property("B_22_V_Din_A", 8, hls_out, 23, "bram", "mem_din", 1),
	Port_Property("B_22_V_Dout_A", 8, hls_in, 23, "bram", "mem_dout", 1),
	Port_Property("B_22_V_Clk_A", 1, hls_out, 23, "bram", "mem_clk", 1),
	Port_Property("B_22_V_Rst_A", 1, hls_out, 23, "bram", "mem_rst", 1),
	Port_Property("B_23_V_Addr_A", 32, hls_out, 24, "bram", "mem_address", 1),
	Port_Property("B_23_V_EN_A", 1, hls_out, 24, "bram", "mem_ce", 1),
	Port_Property("B_23_V_WEN_A", 1, hls_out, 24, "bram", "mem_we", 1),
	Port_Property("B_23_V_Din_A", 8, hls_out, 24, "bram", "mem_din", 1),
	Port_Property("B_23_V_Dout_A", 8, hls_in, 24, "bram", "mem_dout", 1),
	Port_Property("B_23_V_Clk_A", 1, hls_out, 24, "bram", "mem_clk", 1),
	Port_Property("B_23_V_Rst_A", 1, hls_out, 24, "bram", "mem_rst", 1),
	Port_Property("B_24_V_Addr_A", 32, hls_out, 25, "bram", "mem_address", 1),
	Port_Property("B_24_V_EN_A", 1, hls_out, 25, "bram", "mem_ce", 1),
	Port_Property("B_24_V_WEN_A", 1, hls_out, 25, "bram", "mem_we", 1),
	Port_Property("B_24_V_Din_A", 8, hls_out, 25, "bram", "mem_din", 1),
	Port_Property("B_24_V_Dout_A", 8, hls_in, 25, "bram", "mem_dout", 1),
	Port_Property("B_24_V_Clk_A", 1, hls_out, 25, "bram", "mem_clk", 1),
	Port_Property("B_24_V_Rst_A", 1, hls_out, 25, "bram", "mem_rst", 1),
	Port_Property("B_25_V_Addr_A", 32, hls_out, 26, "bram", "mem_address", 1),
	Port_Property("B_25_V_EN_A", 1, hls_out, 26, "bram", "mem_ce", 1),
	Port_Property("B_25_V_WEN_A", 1, hls_out, 26, "bram", "mem_we", 1),
	Port_Property("B_25_V_Din_A", 8, hls_out, 26, "bram", "mem_din", 1),
	Port_Property("B_25_V_Dout_A", 8, hls_in, 26, "bram", "mem_dout", 1),
	Port_Property("B_25_V_Clk_A", 1, hls_out, 26, "bram", "mem_clk", 1),
	Port_Property("B_25_V_Rst_A", 1, hls_out, 26, "bram", "mem_rst", 1),
	Port_Property("B_26_V_Addr_A", 32, hls_out, 27, "bram", "mem_address", 1),
	Port_Property("B_26_V_EN_A", 1, hls_out, 27, "bram", "mem_ce", 1),
	Port_Property("B_26_V_WEN_A", 1, hls_out, 27, "bram", "mem_we", 1),
	Port_Property("B_26_V_Din_A", 8, hls_out, 27, "bram", "mem_din", 1),
	Port_Property("B_26_V_Dout_A", 8, hls_in, 27, "bram", "mem_dout", 1),
	Port_Property("B_26_V_Clk_A", 1, hls_out, 27, "bram", "mem_clk", 1),
	Port_Property("B_26_V_Rst_A", 1, hls_out, 27, "bram", "mem_rst", 1),
	Port_Property("C_V_Addr_A", 32, hls_out, 28, "bram", "mem_address", 1),
	Port_Property("C_V_EN_A", 1, hls_out, 28, "bram", "mem_ce", 1),
	Port_Property("C_V_WEN_A", 1, hls_out, 28, "bram", "mem_we", 1),
	Port_Property("C_V_Din_A", 8, hls_out, 28, "bram", "mem_din", 1),
	Port_Property("C_V_Dout_A", 8, hls_in, 28, "bram", "mem_dout", 1),
	Port_Property("C_V_Clk_A", 1, hls_out, 28, "bram", "mem_clk", 1),
	Port_Property("C_V_Rst_A", 1, hls_out, 28, "bram", "mem_rst", 1),
	Port_Property("s_axi_CTRL_BUS_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_AWADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "macc_par_convs";
