#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000287e685b8e0 .scope module, "FourBitShiftReg_tb" "FourBitShiftReg_tb" 2 2;
 .timescale -9 -12;
v00000287e68f8860_0 .net "Q", 3 0, L_00000287e68f8a40;  1 drivers
v00000287e68f85e0_0 .var "clk", 0 0;
v00000287e68f80e0_0 .var "din", 0 0;
v00000287e68f8220_0 .var "rst", 0 0;
S_00000287e68992c0 .scope module, "UUT" "FourBitShiftReg" 2 6, 3 8 0, S_00000287e685b8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 4 "Q";
v00000287e68f8cc0_0 .net "Q", 3 0, L_00000287e68f8a40;  alias, 1 drivers
v00000287e68f87c0_0 .net "clk", 0 0, v00000287e68f85e0_0;  1 drivers
v00000287e68f8d60_0 .net "din", 0 0, v00000287e68f80e0_0;  1 drivers
v00000287e68f8360_0 .net "q0", 0 0, v00000287e6873140_0;  1 drivers
v00000287e68f8400_0 .net "q1", 0 0, v00000287e6872c20_0;  1 drivers
v00000287e68f84a0_0 .net "q2", 0 0, v00000287e6872ea0_0;  1 drivers
v00000287e68f8540_0 .net "q3", 0 0, v00000287e68f7d70_0;  1 drivers
v00000287e68f7e60_0 .net "rst", 0 0, v00000287e68f8220_0;  1 drivers
L_00000287e68f8a40 .concat [ 1 1 1 1], v00000287e6873140_0, v00000287e6872c20_0, v00000287e6872ea0_0, v00000287e68f7d70_0;
S_00000287e685b5b0 .scope module, "d0" "dff" 3 14, 3 1 0, S_00000287e68992c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v00000287e6899450_0 .net "D", 0 0, v00000287e68f80e0_0;  alias, 1 drivers
v00000287e6873140_0 .var "Q", 0 0;
v00000287e68a5f90_0 .net "clk", 0 0, v00000287e68f85e0_0;  alias, 1 drivers
v00000287e685df80_0 .net "rst", 0 0, v00000287e68f8220_0;  alias, 1 drivers
E_00000287e6898040 .event posedge, v00000287e685df80_0, v00000287e68a5f90_0;
S_00000287e6872a90 .scope module, "d1" "dff" 3 15, 3 1 0, S_00000287e68992c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v00000287e685b740_0 .net "D", 0 0, v00000287e6873140_0;  alias, 1 drivers
v00000287e6872c20_0 .var "Q", 0 0;
v00000287e6872cc0_0 .net "clk", 0 0, v00000287e68f85e0_0;  alias, 1 drivers
v00000287e6872d60_0 .net "rst", 0 0, v00000287e68f8220_0;  alias, 1 drivers
S_00000287e68f7870 .scope module, "d2" "dff" 3 16, 3 1 0, S_00000287e68992c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v00000287e6872e00_0 .net "D", 0 0, v00000287e6872c20_0;  alias, 1 drivers
v00000287e6872ea0_0 .var "Q", 0 0;
v00000287e68f7a00_0 .net "clk", 0 0, v00000287e68f85e0_0;  alias, 1 drivers
v00000287e68f7aa0_0 .net "rst", 0 0, v00000287e68f8220_0;  alias, 1 drivers
S_00000287e68f7b40 .scope module, "d3" "dff" 3 17, 3 1 0, S_00000287e68992c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "Q";
v00000287e68f7cd0_0 .net "D", 0 0, v00000287e6872ea0_0;  alias, 1 drivers
v00000287e68f7d70_0 .var "Q", 0 0;
v00000287e68f8ae0_0 .net "clk", 0 0, v00000287e68f85e0_0;  alias, 1 drivers
v00000287e68f82c0_0 .net "rst", 0 0, v00000287e68f8220_0;  alias, 1 drivers
    .scope S_00000287e685b5b0;
T_0 ;
    %wait E_00000287e6898040;
    %load/vec4 v00000287e685df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000287e6873140_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000287e6899450_0;
    %assign/vec4 v00000287e6873140_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000287e6872a90;
T_1 ;
    %wait E_00000287e6898040;
    %load/vec4 v00000287e6872d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000287e6872c20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000287e685b740_0;
    %assign/vec4 v00000287e6872c20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000287e68f7870;
T_2 ;
    %wait E_00000287e6898040;
    %load/vec4 v00000287e68f7aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000287e6872ea0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000287e6872e00_0;
    %assign/vec4 v00000287e6872ea0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000287e68f7b40;
T_3 ;
    %wait E_00000287e6898040;
    %load/vec4 v00000287e68f82c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000287e68f7d70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000287e68f7cd0_0;
    %assign/vec4 v00000287e68f7d70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000287e685b8e0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v00000287e68f85e0_0;
    %inv;
    %store/vec4 v00000287e68f85e0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000287e685b8e0;
T_5 ;
    %vpi_call 2 11 "$dumpfile", "FourBitShiftReg.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000287e685b8e0 {0 0 0};
    %vpi_call 2 14 "$display", "Time\011 rst din Q" {0 0 0};
    %vpi_call 2 15 "$monitor", "%0t\011 %b   %b   %b", $time, v00000287e68f8220_0, v00000287e68f80e0_0, v00000287e68f8860_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287e68f85e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287e68f8220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287e68f80e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287e68f8220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287e68f80e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000287e68f80e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287e68f80e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000287e68f80e0_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\FourBitShiftReg_tb.v";
    ".\FourBitShiftReg.v";
