Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/ise/Desktop/fft_virt6/tb_fifo_spi_interface_isim_beh.exe" -prj "/home/ise/Desktop/fft_virt6/tb_fifo_spi_interface_beh.prj" "work.tb_fifo_spi_interface" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Desktop/fft_virt6/fifo_spi_interface.vhd" into library work
Parsing VHDL file "/home/ise/Desktop/fft_virt6/tb_fsi.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96828 KB
Fuse CPU Usage: 1190 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity fifo_spi_interface [fifo_spi_interface_default]
Compiling architecture behavioral of entity tb_fifo_spi_interface
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/ise/Desktop/fft_virt6/tb_fifo_spi_interface_isim_beh.exe
Fuse Memory Usage: 111544 KB
Fuse CPU Usage: 1240 ms
GCC CPU Usage: 90 ms
