<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_xml-00bet19-->
  <register_group name="PMU">
    <gui_name language="en">PMU</gui_name>
    <description language="en">PMU</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmccfiltr.html" name="PMCCFILTR" size="4">
      <gui_name language="en">Performance Monitors Cycle Count Filter Register</gui_name>
      <description language="en">Determines the modes in which the Cycle Counter, PMCCNTR, increments.</description>
      <bitField enumerationId="PMCCFILTR_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMCCFILTR_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMCCFILTR_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmccntr.html" name="PMCCNTR" size="4">
      <gui_name language="en">Performance Monitors Cycle Count Register</gui_name>
      <description language="en">Holds the value of the processor Cycle Counter, CCNT, that counts processor clock cycles. See  for more information...</description>
      <bitField name="CCNT">
        <gui_name language="en">CCNT</gui_name>
        <description language="en">Cycle count. Depending on the values of PMCR.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmccntr.html" name="PMCCNTR_64" size="8">
      <gui_name language="en">Performance Monitors Cycle Count Register</gui_name>
      <description language="en">Holds the value of the processor Cycle Counter, CCNT, that counts processor clock cycles. See  for more information...</description>
      <bitField name="CCNT">
        <gui_name language="en">CCNT</gui_name>
        <description language="en">Cycle count. Depending on the values of PMCR.</description>
        <definition>[63:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmceid0.html" name="PMCEID0" size="4">
      <gui_name language="en">Performance Monitors Common Event Identification register 0</gui_name>
      <description language="en">Defines which common architectural and common microarchitectural feature events in the range 0x000 to 0x01F are implemented. If a particular bit is set to 1, then the event for that bit is implemented.</description>
      <bitField enumerationId="PMCEID0_ID_31_0" name="ID_31_0">
        <gui_name language="en">ID_31_0</gui_name>
        <description language="en">PMCEID0[n] maps to event n. For a list of event numbers and descriptions, see .</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmceid1.html" name="PMCEID1" size="4">
      <gui_name language="en">Performance Monitors Common Event Identification register 1</gui_name>
      <description language="en">Defines which common architectural and common microarchitectural feature events in the range 0x020 to 0x03F are implemented. If a particular bit is set to 1, then the event for that bit is implemented.</description>
      <bitField enumerationId="PMCEID1_ID_63_32" name="ID_63_32">
        <gui_name language="en">ID_63_32</gui_name>
        <description language="en">PMCEID1[n] maps to event (n + 32). For a list of event numbers and descriptions, see .</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmcntenclr.html" name="PMCNTENCLR" size="4">
      <gui_name language="en">Performance Monitors Count Enable Clear register</gui_name>
      <description language="en">Disables the Cycle Count Register, PMCCNTR, and any implemented event counters PMEVCNTR&lt;n&gt;. Reading this register shows which counters are enabled...</description>
      <bitField enumerationId="PMCNTENCLR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR disable bit. Disables the cycle counter register.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmcntenset.html" name="PMCNTENSET" size="4">
      <gui_name language="en">Performance Monitors Count Enable Set register</gui_name>
      <description language="en">Enables the Cycle Count Register, PMCCNTR, and any implemented event counters PMEVCNTR&lt;n&gt;. Reading this register shows which counters are enabled...</description>
      <bitField enumerationId="PMCNTENSET_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR enable bit. Enables the cycle counter register.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmcr.html" name="PMCR" size="4">
      <gui_name language="en">Performance Monitors Control Register</gui_name>
      <description language="en">Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.</description>
      <bitField name="IMP">
        <gui_name language="en">IMP</gui_name>
        <description language="en">Implementer code. This field is RO with an IMPLEMENTATION DEFINED value.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField name="IDCODE">
        <gui_name language="en">IDCODE</gui_name>
        <description language="en">Identification code. This field is RO with an IMPLEMENTATION DEFINED value.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Number of event counters. A RO field that indicates the number counters implemented. A value of 0b00000 in this field indicates that only the Cycle Count Register PMCCNTR is implemented.</description>
        <definition>[15:11]</definition>
      </bitField>
      <bitField enumerationId="PMCR_LC" name="LC">
        <gui_name language="en">LC</gui_name>
        <description language="en">Long cycle counter enable. Determines which PMCCNTR bit generates an overflow recorded by PMOVSR[31].</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMCR_DP" name="DP">
        <gui_name language="en">DP</gui_name>
        <description language="en">Disable cycle counter when event counting is prohibited.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMCR_X" name="X">
        <gui_name language="en">X</gui_name>
        <description language="en">Enable export of events in an IMPLEMENTATION DEFINED event stream.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMCR_D" name="D">
        <gui_name language="en">D</gui_name>
        <description language="en">Clock divider.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMCR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cycle counter reset. This bit is WO.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMCR_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Event counter reset. This bit is WO.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMCR_E" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR1" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR2" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR3" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR4" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR5" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR6" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR7" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR8" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR9" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR10" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR11" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR12" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR13" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR14" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR15" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR16" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR17" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR18" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR19" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR20" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR21" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR22" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR23" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR24" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR25" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR26" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR27" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR28" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR29" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevcntrn.html" name="PMEVCNTR30" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER1" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER2" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER3" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER4" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER5" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER6" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER7" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER8" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER9" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER10" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER11" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER12" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER13" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER14" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER15" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER16" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER17" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER18" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER19" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER20" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER21" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER22" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER23" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER24" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER25" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER26" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER27" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER28" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER29" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmevtypern.html" name="PMEVTYPER30" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmintenclr.html" name="PMINTENCLR" size="4">
      <gui_name language="en">Performance Monitors Interrupt Enable Clear register</gui_name>
      <description language="en">Disables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR, and the event counters PMEVCNTR&lt;n&gt;. Reading the register shows which overflow interrupt requests are enabled...</description>
      <bitField enumerationId="PMINTENCLR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR overflow interrupt request disable bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmintenset.html" name="PMINTENSET" size="4">
      <gui_name language="en">Performance Monitors Interrupt Enable Set register</gui_name>
      <description language="en">Enables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR, and the event counters PMEVCNTR&lt;n&gt;. Reading the register shows which overflow interrupt requests are enabled...</description>
      <bitField enumerationId="PMINTENSET_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR overflow interrupt request enable bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmovsr.html" name="PMOVSR" size="4">
      <gui_name language="en">Performance Monitors Overflow Flag Status Register</gui_name>
      <description language="en">Contains the state of the overflow bit for the Cycle Count Register, PMCCNTR, and each of the implemented event counters PMEVCNTR&lt;n&gt;. Writing to this register clears these bits.</description>
      <bitField enumerationId="PMOVSR_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR overflow bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMOVSR_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmovsset.html" name="PMOVSSET" size="4">
      <gui_name language="en">Performance Monitors Overflow Flag Status Set register</gui_name>
      <description language="en">Sets the state of the overflow bit for the Cycle Count Register, PMCCNTR, and each of the implemented event counters PMEVCNTR&lt;n&gt;.</description>
      <bitField enumerationId="PMOVSSET_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR overflow bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmselr.html" name="PMSELR" size="4">
      <gui_name language="en">Performance Monitors Event Counter Selection Register</gui_name>
      <description language="en">Selects the current event counter PMEVCNTR&lt;n&gt; or the cycle counter, CCNT...</description>
      <bitField name="SEL">
        <gui_name language="en">SEL</gui_name>
        <description language="en">Selects event counter, PMEVCNTR&lt;n&gt;, where n is the value held in this field. This value identifies which event counter is accessed when a subsequent access to PMXEVTYPER or PMXEVCNTR occurs.</description>
        <definition>[4:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmswinc.html" name="PMSWINC" size="4">
      <gui_name language="en">Performance Monitors Software Increment register</gui_name>
      <description language="en">Increments a counter that is configured to count the Software increment event, event 0x00. For more information, see  .</description>
      <bitField enumerationId="PMSWINC_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmuserenr.html" name="PMUSERENR" size="4">
      <gui_name language="en">Performance Monitors User Enable Register</gui_name>
      <description language="en">Enables or disables User mode access to the Performance Monitors.</description>
      <bitField enumerationId="PMUSERENR_ER" name="ER">
        <gui_name language="en">ER</gui_name>
        <description language="en">Event counter read trap control:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMUSERENR_CR" name="CR">
        <gui_name language="en">CR</gui_name>
        <description language="en">Cycle counter read trap control:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMUSERENR_SW" name="SW">
        <gui_name language="en">SW</gui_name>
        <description language="en">Software increment write trap control:</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMUSERENR_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Traps EL0 accesses to the Performance Monitors registers to Undefined mode:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmxevcntr.html" name="PMXEVCNTR" size="4">
      <gui_name language="en">Performance Monitors Selected Event Count Register</gui_name>
      <description language="en">Reads or writes the value of the selected event counter, PMEVCNTR&lt;n&gt;. PMSELR.SEL determines which event counter is selected.</description>
      <bitField name="PMEVCNTR_n">
        <gui_name language="en">PMEVCNTR_n</gui_name>
        <description language="en">Value of the selected event counter, PMEVCNTR&lt;n&gt;, where n is the value stored in PMSELR.SEL.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-pmxevtyper.html" name="PMXEVTYPER" size="4">
      <gui_name language="en">Performance Monitors Selected Event Type Register</gui_name>
      <description language="en">When PMSELR.SEL selects an event counter, this accesses a PMEVTYPER&lt;n&gt; register. When PMSELR.SEL selects the cycle counter, this accesses PMCCFILTR.</description>
    </register>
  </register_group>
  <tcf:enumeration name="PMCCFILTR_P">
    <tcf:enumItem description="Count cycles in EL1." name="Count_cycles_in_EL1" number="0"/>
    <tcf:enumItem description="Do not count cycles in EL1." name="Do_not_count_cycles_in_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCCFILTR_U">
    <tcf:enumItem description="Count cycles in EL0." name="Count_cycles_in_EL0" number="0"/>
    <tcf:enumItem description="Do not count cycles in EL0." name="Do_not_count_cycles_in_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCCFILTR_NSH">
    <tcf:enumItem description="Do not count cycles in EL2." name="Do_not_count_cycles_in_EL2" number="0"/>
    <tcf:enumItem description="Count cycles in EL2." name="Count_cycles_in_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCEID0_ID_31_0">
    <tcf:enumItem description="The common event is not implemented." name="The_common_event_is_not_implemented" number="0"/>
    <tcf:enumItem description="The common event is implemented." name="The_common_event_is_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCEID1_ID_63_32">
    <tcf:enumItem description="The common event is not implemented." name="The_common_event_is_not_implemented" number="0"/>
    <tcf:enumItem description="The common event is implemented." name="The_common_event_is_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCNTENCLR_C">
    <tcf:enumItem description="When read, means the cycle counter is disabled. When written, has no effect." name="When_read_means_the_cycle_counter_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter is enabled. When written, disables the cycle counter." name="When_read_means_the_cycle_counter_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCNTENCLR_P_n">
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt; is disabled. When written, has no effect." name="When_read_means_that_PMEVCNTR_n_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt; is enabled. When written, disables PMEVCNTR&lt;n&gt;." name="When_read_means_that_PMEVCNTR_n_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCNTENSET_C">
    <tcf:enumItem description="When read, means the cycle counter is disabled. When written, has no effect." name="When_read_means_the_cycle_counter_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter is enabled. When written, enables the cycle counter." name="When_read_means_the_cycle_counter_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCNTENSET_P_n">
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt; is disabled. When written, has no effect." name="When_read_means_that_PMEVCNTR_n_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt; event counter is enabled. When written, enables PMEVCNTR&lt;n&gt;." name="When_read_means_that_PMEVCNTR_n_event_counter_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_LC">
    <tcf:enumItem description="Cycle counter overflow on increment that changes PMCCNTR[31] from 1 to 0." name="Cycle_counter_overflow_on_increment_that_changes_PMCCNTR_31_from_1_to_0" number="0"/>
    <tcf:enumItem description="Cycle counter overflow on increment that changes PMCCNTR[63] from 1 to 0." name="Cycle_counter_overflow_on_increment_that_changes_PMCCNTR_63_from_1_to_0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_DP">
    <tcf:enumItem description="PMCCNTR, if enabled, counts when event counting is prohibited." name="PMCCNTR_if_enabled_counts_when_event_counting_is_prohibited" number="0"/>
    <tcf:enumItem description="PMCCNTR does not count when event counting is prohibited." name="PMCCNTR_does_not_count_when_event_counting_is_prohibited" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_X">
    <tcf:enumItem description="Do not export events." name="Do_not_export_events" number="0"/>
    <tcf:enumItem description="Export events where not prohibited." name="Export_events_where_not_prohibited" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_D">
    <tcf:enumItem description="When enabled, PMCCNTR counts every clock cycle." name="When_enabled_PMCCNTR_counts_every_clock_cycle" number="0"/>
    <tcf:enumItem description="When enabled, PMCCNTR counts once every 64 clock cycles." name="When_enabled_PMCCNTR_counts_once_every_64_clock_cycles" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_C">
    <tcf:enumItem description="No action." name="No_action" number="0"/>
    <tcf:enumItem description="Reset PMCCNTR to zero." name="Reset_PMCCNTR_to_zero" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_P">
    <tcf:enumItem description="No action." name="No_action" number="0"/>
    <tcf:enumItem description="Reset all event counters accessible in the current EL, not including PMCCNTR, to zero." name="Reset_all_event_counters_accessible_in_the_current_EL_not_including_PMCCNTR_to_zero" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_E">
    <tcf:enumItem description="All counters that are accessible at Non-secure EL1, including PMCCNTR, are disabled." name="All_counters_that_are_accessible_at_Non_secure_EL1_including_PMCCNTR_are_disabled" number="0"/>
    <tcf:enumItem description="All counters that are accessible at Non-secure EL1 are enabled by PMCNTENSET." name="All_counters_that_are_accessible_at_Non_secure_EL1_are_enabled_by_PMCNTENSET" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMEVTYPER_n_P">
    <tcf:enumItem description="Count events in EL1." name="Count_events_in_EL1" number="0"/>
    <tcf:enumItem description="Do not count events in EL1." name="Do_not_count_events_in_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMEVTYPER_n_U">
    <tcf:enumItem description="Count events in EL0." name="Count_events_in_EL0" number="0"/>
    <tcf:enumItem description="Do not count events in EL0." name="Do_not_count_events_in_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMEVTYPER_n_NSH">
    <tcf:enumItem description="Do not count events in EL2." name="Do_not_count_events_in_EL2" number="0"/>
    <tcf:enumItem description="Count events in EL2." name="Count_events_in_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMEVTYPER_n_MT">
    <tcf:enumItem description="Count events only on controlling PE." name="Count_events_only_on_controlling_PE" number="0"/>
    <tcf:enumItem description="Count events from any PE with the same affinity at level 1 and above as this PE." name="Count_events_from_any_PE_with_the_same_affinity_at_level_1_and_above_as_this_PE" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMINTENCLR_C">
    <tcf:enumItem description="When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect." name="When_read_means_the_cycle_counter_overflow_interrupt_request_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter overflow interrupt request is enabled. When written, disables the cycle count overflow interrupt request." name="When_read_means_the_cycle_counter_overflow_interrupt_request_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMINTENCLR_P_n">
    <tcf:enumItem description="When read, means that the PMEVCNTR&lt;n&gt; event counter interrupt request is disabled. When written, has no effect." name="When_read_means_that_the_PMEVCNTR_n_event_counter_interrupt_request_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means that the PMEVCNTR&lt;n&gt; event counter interrupt request is enabled. When written, disables the PMEVCNTR&lt;n&gt; interrupt request." name="When_read_means_that_the_PMEVCNTR_n_event_counter_interrupt_request_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMINTENSET_C">
    <tcf:enumItem description="When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect." name="When_read_means_the_cycle_counter_overflow_interrupt_request_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter overflow interrupt request is enabled. When written, enables the cycle count overflow interrupt request." name="When_read_means_the_cycle_counter_overflow_interrupt_request_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMINTENSET_P_n">
    <tcf:enumItem description="When read, means that the PMEVCNTR&lt;n&gt; event counter interrupt request is disabled. When written, has no effect." name="When_read_means_that_the_PMEVCNTR_n_event_counter_interrupt_request_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means that the PMEVCNTR&lt;n&gt; event counter interrupt request is enabled. When written, enables the PMEVCNTR&lt;n&gt; interrupt request." name="When_read_means_that_the_PMEVCNTR_n_event_counter_interrupt_request_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMOVSR_C">
    <tcf:enumItem description="When read, means the cycle counter has not overflowed. When written, has no effect." name="When_read_means_the_cycle_counter_has_not_overflowed" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter has overflowed. When written, clears the overflow bit to 0." name="When_read_means_the_cycle_counter_has_overflowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMOVSR_P_n">
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt; has not overflowed. When written, has no effect." name="When_read_means_that_PMEVCNTR_n_has_not_overflowed" number="0"/>
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt; has overflowed. When written, clears the PMEVCNTR&lt;n&gt; overflow bit to 0." name="When_read_means_that_PMEVCNTR_n_has_overflowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMOVSSET_C">
    <tcf:enumItem description="When read, means the cycle counter has not overflowed. When written, has no effect." name="When_read_means_the_cycle_counter_has_not_overflowed" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter has overflowed. When written, sets the overflow bit to 1." name="When_read_means_the_cycle_counter_has_overflowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMOVSSET_P_n">
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt; has not overflowed. When written, has no effect." name="When_read_means_that_PMEVCNTR_n_has_not_overflowed" number="0"/>
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt; has overflowed. When written, sets the PMEVCNTR&lt;n&gt; overflow bit to 1." name="When_read_means_that_PMEVCNTR_n_has_overflowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMSWINC_P_n">
    <tcf:enumItem description="No action. The write to this bit is ignored." name="No_action" number="0"/>
    <tcf:enumItem description="If PMEVCNTR&lt;n&gt; is enabled and configured to count the software increment event, increments PMEVCNTR&lt;n&gt; by 1. If PMEVCNTR&lt;n&gt; is disabled, or not configured to count the software increment event, the write to this bit is ignored." name="If_PMEVCNTR_n_is_enabled_and_configured_to_count_the_software_increment_event_increments_PMEVCNTR_n_by_1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMUSERENR_ER">
    <tcf:enumItem description="EL0 reads of the PMXEVCNTR and PMEVCNTR&lt;n&gt;, and EL0 read/write access to the PMSELR, are trapped to Undefined mode if PMUSERENR.EN is also 0." name="EL0_reads_of_the_PMXEVCNTR_and_PMEVCNTR_n_and_EL0_read_write_access_to_the_PMSELR_are_trapped_to_Undefined_mode_if_PMUSERENR" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMUSERENR_CR">
    <tcf:enumItem description="EL0 reads of the PMCCNTR are trapped to Undefined mode if PMUSERENR.EN is also 0." name="EL0_reads_of_the_PMCCNTR_are_trapped_to_Undefined_mode_if_PMUSERENR" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMUSERENR_SW">
    <tcf:enumItem description="EL0 writes to the PMSWINC are trapped to Undefined mode if PMUSERENR.EN is also 0." name="EL0_writes_to_the_PMSWINC_are_trapped_to_Undefined_mode_if_PMUSERENR" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMUSERENR_EN">
    <tcf:enumItem description="EL0 accesses to the Performance Monitors registers are trapped to Undefined mode, unless enabled by one of PMUSERENR.{ER, CR, SW}." name="EL0_accesses_to_the_Performance_Monitors_registers_are_trapped_to_Undefined_mode_unless_enabled_by_one_of_PMUSERENR" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped. Software can access all PMU registers at EL0." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
</register_list>
