
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

2. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top level.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top level.v' to AST representation.
Storing AST representation for module `$abstract\MIPSpipeline'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32 bit ALU.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32 bit ALU.v' to AST representation.
Storing AST representation for module `$abstract\ALU'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32 bit adder.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32 bit adder.v' to AST representation.
Storing AST representation for module `$abstract\Add'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/3x32 mux.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/3x32 mux.v' to AST representation.
Storing AST representation for module `$abstract\mux_3x32'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU control unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU control unit.v' to AST representation.
Storing AST representation for module `$abstract\ALUControl'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Bus mux.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Bus mux.v' to AST representation.
Storing AST representation for module `$abstract\busMux'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control unit.v' to AST representation.
Storing AST representation for module `$abstract\Control'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data memory.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data memory.v' to AST representation.
Storing AST representation for module `$abstract\dataMem'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Flush control unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Flush control unit.v' to AST representation.
Storing AST representation for module `$abstract\flush_block'.
Storing AST representation for module `$abstract\Discard_Instr'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding unit.v' to AST representation.
Storing AST representation for module `$abstract\ForwardingUnit'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Instruction Memory.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Instruction Memory.v' to AST representation.
Storing AST representation for module `$abstract\InstructionMem'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR control unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR control unit.v' to AST representation.
Storing AST representation for module `$abstract\JRControl'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register file.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register file.v' to AST representation.
Storing AST representation for module `$abstract\RegFile'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Sign extension and shift left.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Sign extension and shift left.v' to AST representation.
Storing AST representation for module `$abstract\signExtend'.
Storing AST representation for module `$abstract\shiftLeft'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall control unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall control unit.v' to AST representation.
Storing AST representation for module `$abstract\StallControl'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Write address mux.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Write address mux.v' to AST representation.
Storing AST representation for module `$abstract\writeMux'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback forward unit.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback forward unit.v' to AST representation.
Storing AST representation for module `$abstract\WB_forward'.
Storing AST representation for module `$abstract\CompareAddress'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Zero extension.v
Parsing SystemVerilog input from `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Zero extension.v' to AST representation.
Storing AST representation for module `$abstract\zeroExtend'.
Successfully finished Verilog frontend.

20. Executing HIERARCHY pass (managing design hierarchy).

21. Executing AST frontend in derive mode using pre-parsed AST for module `\MIPSpipeline'.
Generating RTLIL representation for module `\MIPSpipeline'.

21.1. Analyzing design hierarchy..
Top module:  \MIPSpipeline

21.2. Executing AST frontend in derive mode using pre-parsed AST for module `\dataMem'.
Generating RTLIL representation for module `\dataMem'.

21.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ALU'.
Generating RTLIL representation for module `\ALU'.

21.4. Executing AST frontend in derive mode using pre-parsed AST for module `\busMux'.
Generating RTLIL representation for module `\busMux'.

21.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ALUControl'.
Generating RTLIL representation for module `\ALUControl'.
Note: Assuming pure combinatorial block at /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU control unit.v:14.1-27.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

21.6. Executing AST frontend in derive mode using pre-parsed AST for module `\zeroExtend'.
Generating RTLIL representation for module `\zeroExtend'.

21.7. Executing AST frontend in derive mode using pre-parsed AST for module `\signExtend'.
Generating RTLIL representation for module `\signExtend'.

21.8. Executing AST frontend in derive mode using pre-parsed AST for module `\WB_forward'.
Generating RTLIL representation for module `\WB_forward'.

21.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ForwardingUnit'.
Generating RTLIL representation for module `\ForwardingUnit'.

21.10. Executing AST frontend in derive mode using pre-parsed AST for module `\StallControl'.
Generating RTLIL representation for module `\StallControl'.

21.11. Executing AST frontend in derive mode using pre-parsed AST for module `\RegFile'.
Generating RTLIL representation for module `\RegFile'.

21.12. Executing AST frontend in derive mode using pre-parsed AST for module `\JRControl'.
Generating RTLIL representation for module `\JRControl'.
Note: Assuming pure combinatorial block at /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR control unit.v:14.1-23.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

21.13. Executing AST frontend in derive mode using pre-parsed AST for module `\Control'.
Generating RTLIL representation for module `\Control'.

21.14. Executing AST frontend in derive mode using pre-parsed AST for module `\Add'.
Generating RTLIL representation for module `\Add'.

21.15. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionMem'.
Generating RTLIL representation for module `\InstructionMem'.

21.16. Analyzing design hierarchy..
Top module:  \MIPSpipeline
Used module:     \dataMem
Used module:     \ALU
Used module:     \busMux
Used module:     \ALUControl
Used module:     \zeroExtend
Used module:     \signExtend
Used module:     \WB_forward
Used module:     \ForwardingUnit
Used module:     \StallControl
Used module:     \RegFile
Used module:     \JRControl
Used module:     \Control
Used module:     \Add
Used module:     \InstructionMem

21.17. Analyzing design hierarchy..
Top module:  \MIPSpipeline
Used module:     \dataMem
Used module:     \ALU
Used module:     \busMux
Used module:     \ALUControl
Used module:     \zeroExtend
Used module:     \signExtend
Used module:     \WB_forward
Used module:     \ForwardingUnit
Used module:     \StallControl
Used module:     \RegFile
Used module:     \JRControl
Used module:     \Control
Used module:     \Add
Used module:     \InstructionMem
Removing unused module `$abstract\zeroExtend'.
Removing unused module `$abstract\CompareAddress'.
Removing unused module `$abstract\WB_forward'.
Removing unused module `$abstract\writeMux'.
Removing unused module `$abstract\StallControl'.
Removing unused module `$abstract\shiftLeft'.
Removing unused module `$abstract\signExtend'.
Removing unused module `$abstract\RegFile'.
Removing unused module `$abstract\JRControl'.
Removing unused module `$abstract\InstructionMem'.
Removing unused module `$abstract\ForwardingUnit'.
Removing unused module `$abstract\Discard_Instr'.
Removing unused module `$abstract\flush_block'.
Removing unused module `$abstract\dataMem'.
Removing unused module `$abstract\Control'.
Removing unused module `$abstract\busMux'.
Removing unused module `$abstract\ALUControl'.
Removing unused module `$abstract\mux_3x32'.
Removing unused module `$abstract\Add'.
Removing unused module `$abstract\ALU'.
Removing unused module `$abstract\MIPSpipeline'.
Removed 21 unused modules.
Warning: Resizing cell port MIPSpipeline.JR_CU.JRControl from 1 bits to 8 bits.
Renaming module MIPSpipeline to MIPSpipeline.

22. Generating Graphviz representation of design.
Writing dot description to `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/06-yosys-synthesis/hierarchy.dot'.
Dumping module MIPSpipeline to page 1.

23. Executing TRIBUF pass.

24. Executing HIERARCHY pass (managing design hierarchy).

24.1. Analyzing design hierarchy..
Top module:  \MIPSpipeline
Used module:     \dataMem
Used module:     \ALU
Used module:     \busMux
Used module:     \ALUControl
Used module:     \zeroExtend
Used module:     \signExtend
Used module:     \WB_forward
Used module:     \ForwardingUnit
Used module:     \StallControl
Used module:     \RegFile
Used module:     \JRControl
Used module:     \Control
Used module:     \Add
Used module:     \InstructionMem

24.2. Analyzing design hierarchy..
Top module:  \MIPSpipeline
Used module:     \dataMem
Used module:     \ALU
Used module:     \busMux
Used module:     \ALUControl
Used module:     \zeroExtend
Used module:     \signExtend
Used module:     \WB_forward
Used module:     \ForwardingUnit
Used module:     \StallControl
Used module:     \RegFile
Used module:     \JRControl
Used module:     \Control
Used module:     \Add
Used module:     \InstructionMem
Removed 0 unused modules.

25. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:259$30'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:249$29'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:214$11'.
Cleaned up 0 empty switches.

26. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37 in module MIPSpipeline.
Marked 3 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33 in module MIPSpipeline.
Marked 2 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69 in module WB_forward.
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU$20control$20unit.v:14$68 in module ALUControl.
Removed 1 dead cases from process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49 in module ALU.
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49 in module ALU.
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42 in module dataMem.
Marked 4 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78 in module ForwardingUnit.
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218 in module Control.
Marked 1 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR$20control$20unit.v:14$217 in module JRControl.
Marked 2 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135 in module RegFile.
Marked 3 switch rules as full_case in process $proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95 in module StallControl.
Removed a total of 1 dead cases.

27. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 27 redundant assignments.
Promoted 67 assignments to connections.

28. Executing PROC_INIT pass (extract init attributes).

29. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.

30. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~21 debug messages>

31. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:266$31'.
Creating decoders for process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:376$38'.
Creating decoders for process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
     1/30: $0\MEMWB_RegWrite[0:0]
     2/30: $0\MEMWB_MemToReg[0:0]
     3/30: $0\MEMWB_WriteRegister[4:0]
     4/30: $0\MEMWB_ALUResult[31:0]
     5/30: $0\MEMWB_ReadData[31:0]
     6/30: $0\EXMEM_MemWrite[0:0]
     7/30: $0\EXMEM_MemRead[0:0]
     8/30: $0\EXMEM_RegWrite[0:0]
     9/30: $0\EXMEM_MemToReg[0:0]
    10/30: $0\EXMEM_WriteRegister[4:0]
    11/30: $0\EXMEM_WriteData[31:0]
    12/30: $0\EXMEM_ALUResult[31:0]
    13/30: $0\IDEX_ALUop[1:0]
    14/30: $0\IDEX_JRControl[0:0]
    15/30: $0\IDEX_Branch[0:0]
    16/30: $0\IDEX_MemWrite[0:0]
    17/30: $0\IDEX_MemRead[0:0]
    18/30: $0\IDEX_RegWrite[0:0]
    19/30: $0\IDEX_MemToReg[0:0]
    20/30: $0\IDEX_ALUSrc[0:0]
    21/30: $0\IDEX_RegDst[0:0]
    22/30: $0\IDEX_Instruction[31:0]
    23/30: $0\IDEX_Im16_Ext[31:0]
    24/30: $0\IDEX_ReadData2[31:0]
    25/30: $0\IDEX_ReadData1[31:0]
    26/30: $0\IDEX_PC4[31:0]
    27/30: $0\IFID_flush[0:0]
    28/30: $0\IFID_Instruction[31:0]
    29/30: $0\IFID_PC4[31:0]
    30/30: $0\PC[31:0]
Creating decoders for process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:239$25'.
Creating decoders for process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
     1/3: $3\PC_next[31:0]
     2/3: $2\PC_next[31:0]
     3/3: $1\PC_next[31:0]
Creating decoders for process `\WB_forward.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69'.
     1/2: $1\ReadData2Out[31:0]
     2/2: $1\ReadData1Out[31:0]
Creating decoders for process `\ALUControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU$20control$20unit.v:14$68'.
     1/1: $1\ALUControl[1:0]
Creating decoders for process `\ALU.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49'.
     1/1: $1\out[31:0]
Creating decoders for process `\dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
     1/3: $1$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$48
     2/3: $1$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_DATA[31:0]$47
     3/3: $1$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_ADDR[13:0]$46
Creating decoders for process `\ForwardingUnit.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78'.
     1/4: $2\ForwardB[1:0]
     2/4: $1\ForwardB[1:0]
     3/4: $2\ForwardA[1:0]
     4/4: $1\ForwardA[1:0]
Creating decoders for process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
     1/10: $1\SignZero[0:0]
     2/10: $1\Jump[0:0]
     3/10: $1\ALUop[1:0]
     4/10: $1\Branch[0:0]
     5/10: $1\MemWrite[0:0]
     6/10: $1\MemRead[0:0]
     7/10: $1\RegWrite[0:0]
     8/10: $1\MemToReg[0:0]
     9/10: $1\ALUSrc[0:0]
    10/10: $1\RegDst[0:0]
Creating decoders for process `\JRControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR$20control$20unit.v:14$217'.
     1/1: $1\JRControl[7:0]
Creating decoders for process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
     1/39: $2$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$210
     2/39: $2$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_DATA[31:0]$209
     3/39: $2$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_ADDR[4:0]$208
     4/39: $1\i[31:0]
     5/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$202
     6/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$201
     7/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$200
     8/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$199
     9/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$198
    10/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$197
    11/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$196
    12/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$195
    13/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$194
    14/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$193
    15/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$192
    16/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$191
    17/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$190
    18/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$189
    19/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$188
    20/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$187
    21/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$186
    22/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$185
    23/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$184
    24/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$183
    25/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$182
    26/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$181
    27/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$180
    28/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$179
    29/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$178
    30/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$177
    31/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$176
    32/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$175
    33/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$174
    34/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$173
    35/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$172
    36/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$171
    37/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$205
    38/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_DATA[31:0]$204
    39/39: $1$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_ADDR[4:0]$203
Creating decoders for process `\StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.
     1/9: $3\Stall_flush[0:0]
     2/9: $3\IFID_WriteEn[0:0]
     3/9: $3\PC_WriteEn[0:0]
     4/9: $2\Stall_flush[0:0]
     5/9: $2\IFID_WriteEn[0:0]
     6/9: $2\PC_WriteEn[0:0]
     7/9: $1\IFID_WriteEn[0:0]
     8/9: $1\PC_WriteEn[0:0]
     9/9: $1\Stall_flush[0:0]

32. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\MIPSpipeline.\WB_WriteData' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:266$31'.
No latch inferred for signal `\MIPSpipeline.\EX_JRControl' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:376$38'.
No latch inferred for signal `\MIPSpipeline.\Im16_Ext' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:239$25'.
No latch inferred for signal `\MIPSpipeline.\flush' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:239$25'.
No latch inferred for signal `\MIPSpipeline.\PC_next' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
No latch inferred for signal `\MIPSpipeline.\PCbne' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
No latch inferred for signal `\MIPSpipeline.\PCj' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
No latch inferred for signal `\MIPSpipeline.\bneControl' from process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
No latch inferred for signal `\WB_forward.\ReadData1Out' from process `\WB_forward.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69'.
No latch inferred for signal `\WB_forward.\ReadData2Out' from process `\WB_forward.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69'.
No latch inferred for signal `\ALUControl.\ALUControl' from process `\ALUControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU$20control$20unit.v:14$68'.
No latch inferred for signal `\ALU.\out' from process `\ALU.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49'.
No latch inferred for signal `\ForwardingUnit.\ForwardA' from process `\ForwardingUnit.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78'.
No latch inferred for signal `\ForwardingUnit.\ForwardB' from process `\ForwardingUnit.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78'.
No latch inferred for signal `\Control.\RegDst' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\ALUSrc' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\MemToReg' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\RegWrite' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\MemRead' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\MemWrite' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\Branch' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\Jump' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\SignZero' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\Control.\ALUop' from process `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
No latch inferred for signal `\JRControl.\JRControl' from process `\JRControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR$20control$20unit.v:14$217'.
No latch inferred for signal `\StallControl.\Stall_flush' from process `\StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.
No latch inferred for signal `\StallControl.\PC_WriteEn' from process `\StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.
No latch inferred for signal `\StallControl.\IFID_WriteEn' from process `\StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.

33. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\MIPSpipeline.\PC' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$534' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IFID_PC4' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$537' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IFID_Instruction' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$540' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_PC4' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$543' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_ReadData1' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$546' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_ReadData2' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$549' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_Im16_Ext' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$552' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_Instruction' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$555' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_ALUResult' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$558' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_WriteData' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$561' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\MEMWB_ReadData' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$564' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\MEMWB_ALUResult' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$567' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IFID_flush' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$570' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_RegDst' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$573' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_ALUSrc' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$576' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_MemToReg' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$579' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_RegWrite' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$582' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_MemRead' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$585' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_MemWrite' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$588' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_Branch' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$591' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_JRControl' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$594' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\IDEX_ALUop' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$597' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_MemToReg' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$600' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_RegWrite' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$603' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_MemRead' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$606' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_MemWrite' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$609' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\EXMEM_WriteRegister' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$612' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\MEMWB_MemToReg' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$615' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\MEMWB_RegWrite' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$618' with positive edge clock and positive level reset.
Creating register for signal `\MIPSpipeline.\MEMWB_WriteRegister' using process `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
  created $adff cell `$procdff$621' with positive edge clock and positive level reset.
Creating register for signal `\dataMem.$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_ADDR' using process `\dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\dataMem.$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_DATA' using process `\dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\dataMem.$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN' using process `\dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\RegFile.\i' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_ADDR' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_DATA' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\RegFile.$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN' using process `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
  created $dff cell `$procdff$660' with positive edge clock.

34. Executing PROC_MEMWR pass (convert process memory writes to cells).

35. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:266$31'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:376$38'.
Found and cleaned up 2 empty switches in `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:296$37'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:239$25'.
Found and cleaned up 3 empty switches in `\MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
Removing empty process `MIPSpipeline.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:273$33'.
Found and cleaned up 2 empty switches in `\WB_forward.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69'.
Removing empty process `WB_forward.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:11$69'.
Found and cleaned up 1 empty switch in `\ALUControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU$20control$20unit.v:14$68'.
Removing empty process `ALUControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/ALU$20control$20unit.v:14$68'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49'.
Removing empty process `ALU.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:23$49'.
Found and cleaned up 1 empty switch in `\dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
Removing empty process `dataMem.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:22$42'.
Found and cleaned up 4 empty switches in `\ForwardingUnit.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78'.
Removing empty process `ForwardingUnit.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Forwarding$20unit.v:17$78'.
Found and cleaned up 1 empty switch in `\Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
Removing empty process `Control.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Control$20unit.v:12$218'.
Found and cleaned up 1 empty switch in `\JRControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR$20control$20unit.v:14$217'.
Removing empty process `JRControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/JR$20control$20unit.v:14$217'.
Found and cleaned up 2 empty switches in `\RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
Removing empty process `RegFile.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:26$135'.
Found and cleaned up 3 empty switches in `\StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.
Removing empty process `StallControl.$proc$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:20$95'.
Cleaned up 21 empty switches.

36. Executing CHECK pass (checking for obvious problems).
Checking module MIPSpipeline...
Checking module WB_forward...
Checking module signExtend...
Checking module zeroExtend...
Checking module ALUControl...
Checking module busMux...
Checking module ALU...
Checking module dataMem...
Checking module ForwardingUnit...
Checking module InstructionMem...
Checking module Add...
Checking module Control...
Checking module JRControl...
Checking module RegFile...
Checking module StallControl...
Found and reported 0 problems.

37. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.
<suppressed ~31 debug messages>
Optimizing module WB_forward.
<suppressed ~2 debug messages>
Optimizing module signExtend.
Optimizing module zeroExtend.
Optimizing module ALUControl.
Optimizing module busMux.
Optimizing module ALU.
<suppressed ~3 debug messages>
Optimizing module dataMem.
Optimizing module ForwardingUnit.
<suppressed ~4 debug messages>
Optimizing module InstructionMem.
<suppressed ~1 debug messages>
Optimizing module Add.
Optimizing module Control.
<suppressed ~2 debug messages>
Optimizing module JRControl.
Optimizing module RegFile.
<suppressed ~3 debug messages>
Optimizing module StallControl.

38. Executing FLATTEN pass (flatten design).
Deleting now unused module WB_forward.
Deleting now unused module signExtend.
Deleting now unused module zeroExtend.
Deleting now unused module ALUControl.
Deleting now unused module busMux.
Deleting now unused module ALU.
Deleting now unused module dataMem.
Deleting now unused module ForwardingUnit.
Deleting now unused module InstructionMem.
Deleting now unused module Add.
Deleting now unused module Control.
Deleting now unused module JRControl.
Deleting now unused module RegFile.
Deleting now unused module StallControl.
<suppressed ~14 debug messages>

39. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 51 unused cells and 384 unused wires.
<suppressed ~56 debug messages>

41. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MIPSpipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\FU.$procmux$277.
    dead port 1/2 on $mux $flatten\FU.$procmux$286.
    dead port 1/2 on $mux $flatten\RF.$procmux$356.
    dead port 1/2 on $mux $flatten\RF.$procmux$362.
    dead port 1/2 on $mux $flatten\RF.$procmux$368.
    dead port 1/2 on $mux $flatten\STALL.$procmux$483.
    dead port 2/2 on $mux $flatten\STALL.$procmux$485.
    dead port 1/2 on $mux $flatten\STALL.$procmux$492.
    dead port 2/2 on $mux $flatten\STALL.$procmux$494.
    dead port 1/2 on $mux $flatten\STALL.$procmux$501.
    dead port 2/2 on $mux $flatten\STALL.$procmux$503.
    dead port 2/2 on $mux $flatten\STALL.$procmux$509.
    dead port 2/2 on $mux $flatten\STALL.$procmux$515.
    dead port 2/2 on $mux $flatten\STALL.$procmux$521.
    dead port 1/2 on $mux $procmux$233.
    dead port 1/2 on $mux $procmux$236.
    dead port 1/2 on $mux $procmux$242.
Removed 17 multiplexer ports.
<suppressed ~70 debug messages>

44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MIPSpipeline.
    Consolidated identical input bits for $mux cell $flatten\DM.$procmux$265:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45
      New ports: A=1'0, B=1'1, Y=$flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0]
      New connections: $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [31:1] = { $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] $flatten\DM.$0$memwr$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:24$39_EN[31:0]$45 [0] }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$299: { $flatten\CU.$procmux$302_CMP $flatten\CU.$procmux$294_CMP $auto$opt_reduce.cc:134:opt_pmux$710 }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$325: $auto$opt_reduce.cc:134:opt_pmux$712
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$353:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$procmux$353_Y
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$procmux$353_Y [0]
      New connections: $flatten\RF.$procmux$353_Y [31:1] = { $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] $flatten\RF.$procmux$353_Y [0] }
    New ctrl vector for $pmux cell $flatten\ALU_CU.$procmux$254: { $flatten\ALU_CU.$procmux$258_CMP $auto$opt_reduce.cc:134:opt_pmux$714 $flatten\ALU_CU.$procmux$255_CMP }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$374:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$133_EN[31:0]$167 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$377:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$132_EN[31:0]$166 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$380:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$131_EN[31:0]$165 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$383:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$130_EN[31:0]$164 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$386:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$129_EN[31:0]$163 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$389:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$128_EN[31:0]$162 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$392:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$127_EN[31:0]$161 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$395:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$126_EN[31:0]$160 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$398:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$125_EN[31:0]$159 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$401:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$124_EN[31:0]$158 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$404:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$123_EN[31:0]$157 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$407:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$122_EN[31:0]$156 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$410:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$121_EN[31:0]$155 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$413:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$120_EN[31:0]$154 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$416:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$119_EN[31:0]$153 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$419:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$118_EN[31:0]$152 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$422:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$117_EN[31:0]$151 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$425:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$116_EN[31:0]$150 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$428:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$115_EN[31:0]$149 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$431:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$114_EN[31:0]$148 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$434:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$113_EN[31:0]$147 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$437:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$112_EN[31:0]$146 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$440:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$111_EN[31:0]$145 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$443:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$110_EN[31:0]$144 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$446:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$109_EN[31:0]$143 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$449:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$108_EN[31:0]$142 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$452:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$107_EN[31:0]$141 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$455:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$106_EN[31:0]$140 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$458:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$105_EN[31:0]$139 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$461:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$104_EN[31:0]$138 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$464:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$103_EN[31:0]$137 [0] }
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$467:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136
      New ports: A=1'0, B=1'1, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:29$102_EN[31:0]$136 [0] }
    New ctrl vector for $pmux cell $flatten\CU.$procmux$338: $auto$opt_reduce.cc:134:opt_pmux$716
  Optimizing cells in module \MIPSpipeline.
    Consolidated identical input bits for $mux cell $flatten\RF.$procmux$470:
      Old ports: A=$flatten\RF.$2$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$210, B=0, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170
      New ports: A=$flatten\RF.$procmux$353_Y [0], B=1'0, Y=$flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0]
      New connections: $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [31:1] = { $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] $flatten\RF.$0$memwr$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:33$134_EN[31:0]$170 [0] }
  Optimizing cells in module \MIPSpipeline.
Performed a total of 39 changes.

45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

46. Executing OPT_DFF pass (perform DFF optimizations).

47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 0 unused cells and 75 unused wires.
<suppressed ~1 debug messages>

48. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

49. Rerunning OPT passes. (Maybe there is more to doâ€¦)

50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MIPSpipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MIPSpipeline.
Performed a total of 0 changes.

52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

53. Executing OPT_DFF pass (perform DFF optimizations).

54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

55. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

56. Executing FSM pass (extract and optimize FSM).

56.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking MIPSpipeline.IDEX_ALUop as FSM state register:
    Users of register don't seem to benefit from recoding.

56.2. Executing FSM_EXTRACT pass (extracting FSM from design).

56.3. Executing FSM_OPT pass (simple optimizations of FSMs).

56.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

56.5. Executing FSM_OPT pass (simple optimizations of FSMs).

56.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

56.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

56.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

57. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MIPSpipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MIPSpipeline.
Performed a total of 0 changes.

61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

62. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$540 ($adff) from module MIPSpipeline (D = \instruction, Q = \IFID_Instruction).
Adding EN signal on $procdff$537 ($adff) from module MIPSpipeline (D = \PC4, Q = \IFID_PC4).
Adding EN signal on $procdff$534 ($adff) from module MIPSpipeline (D = \PC_next, Q = \PC).

63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

64. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

65. Rerunning OPT passes. (Maybe there is more to doâ€¦)

66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MIPSpipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MIPSpipeline.
Performed a total of 0 changes.

68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

69. Executing OPT_DFF pass (perform DFF optimizations).

70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

71. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

72. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory read port MIPSpipeline.$flatten\IM.$memrd$\instMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Instruction$20Memory.v:57$220 (IM.instMem).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$662 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$663 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$664 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$665 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$666 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$667 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$668 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$669 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$670 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$671 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$672 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$673 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$674 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$675 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$676 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$677 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$678 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$679 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$680 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$681 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$682 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$683 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$684 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$685 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$686 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$687 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$688 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$689 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$690 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$691 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$692 (RF.regs).
Removed top 27 address bits (of 32) from memory init port MIPSpipeline.$flatten\RF.$auto$proc_memwr.cc:45:proc_memwr$693 (RF.regs).
Removed top 1 bits (of 2) from port B of cell MIPSpipeline.$eq$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:178$3 ($eq).
Removed top 1 bits (of 2) from port B of cell MIPSpipeline.$eq$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:184$7 ($eq).
Removed top 6 bits (of 32) from FF cell MIPSpipeline.$procdff$555 ($adff).
Removed top 29 bits (of 32) from port B of cell MIPSpipeline.$flatten\PC_Add4.$add$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20adder.v:8$219 ($add).
Removed top 3 bits (of 6) from port B of cell MIPSpipeline.$flatten\CU.$procmux$302_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell MIPSpipeline.$flatten\CU.$procmux$297_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell MIPSpipeline.$flatten\CU.$procmux$294_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell MIPSpipeline.$flatten\JR_CU.$procmux$350 ($mux).
Removed top 2 bits (of 6) from port B of cell MIPSpipeline.$flatten\STALL.$ne$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Stall$20control$20unit.v:35$100 ($ne).
Removed top 1 bits (of 2) from mux cell MIPSpipeline.$flatten\FU.$procmux$283 ($mux).
Removed top 1 bits (of 2) from mux cell MIPSpipeline.$flatten\FU.$procmux$274 ($mux).
Removed top 1 bits (of 8) from port B of cell MIPSpipeline.$flatten\ALU_CU.$procmux$257_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell MIPSpipeline.$flatten\MIPS_ALU.$procmux$262_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell MIPSpipeline.$flatten\MIPS_ALU.$ternary$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:31$54 ($mux).
Removed top 1 bits (of 2) from wire MIPSpipeline.$flatten\FU.$2\ForwardA[1:0].
Removed top 1 bits (of 2) from wire MIPSpipeline.$flatten\FU.$2\ForwardB[1:0].
Removed top 31 bits (of 32) from wire MIPSpipeline.$flatten\MIPS_ALU.$ternary$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:31$54_Y.
Removed top 6 bits (of 32) from wire MIPSpipeline.IDEX_Instruction.

73. Executing PEEPOPT pass (run peephole optimizers).

74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

75. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module MIPSpipeline:
  creating $macc model for $add$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:279$36 ($add).
  creating $macc model for $flatten\MIPS_ALU.$add$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:25$50 ($add).
  creating $macc model for $flatten\MIPS_ALU.$sub$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:27$51 ($sub).
  creating $macc model for $flatten\PC_Add4.$add$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20adder.v:8$219 ($add).
  creating $alu model for $macc $flatten\PC_Add4.$add$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20adder.v:8$219.
  creating $alu model for $macc $flatten\MIPS_ALU.$sub$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:27$51.
  creating $alu model for $macc $flatten\MIPS_ALU.$add$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:25$50.
  creating $alu model for $macc $add$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:279$36.
  creating $alu model for $flatten\MIPS_ALU.$lt$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:31$53 ($lt): merged with $flatten\MIPS_ALU.$sub$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:27$51.
  creating $alu cell for $add$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Top$20level.v:279$36: $auto$alumacc.cc:485:replace_alu$724
  creating $alu cell for $flatten\MIPS_ALU.$add$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:25$50: $auto$alumacc.cc:485:replace_alu$727
  creating $alu cell for $flatten\MIPS_ALU.$sub$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:27$51, $flatten\MIPS_ALU.$lt$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20ALU.v:31$53: $auto$alumacc.cc:485:replace_alu$730
  creating $alu cell for $flatten\PC_Add4.$add$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/32$20bit$20adder.v:8$219: $auto$alumacc.cc:485:replace_alu$735
  created 4 $alu and 0 $macc cells.

76. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module MIPSpipeline that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\RF.$memrd$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:40$215 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:25$77_Y $flatten\RF.$eq$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:40$214_Y }.
    Found 1 candidates: $flatten\RF.$memrd$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:39$212
    Analyzing resource sharing with $flatten\RF.$memrd$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:39$212 ($memrd):
      Found 1 activation_patterns using ctrl signal { $flatten\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:20$73_Y $flatten\RF.$eq$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:39$211_Y }.
      Activation pattern for cell $flatten\RF.$memrd$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:40$215: { $flatten\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:25$77_Y $flatten\RF.$eq$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:40$214_Y } = 2'00
      Activation pattern for cell $flatten\RF.$memrd$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:39$212: { $flatten\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:20$73_Y $flatten\RF.$eq$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:39$211_Y } = 2'00
      Size of SAT problem: 0 cells, 101 variables, 252 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $flatten\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:20$73_Y $flatten\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:25$77_Y $flatten\RF.$eq$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:39$211_Y $flatten\RF.$eq$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:40$214_Y } = 4'0000
  Analyzing resource sharing options for $flatten\RF.$memrd$\regs$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:39$212 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Writeback$20forward$20unit.v:20$73_Y $flatten\RF.$eq$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Register$20file.v:39$211_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\DM.$memrd$\dataMem$/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/Data$20memory.v:20$40 ($memrd):
    Found 1 activation_patterns using ctrl signal \EXMEM_MemRead.
    No candidates found.

77. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.
<suppressed ~1 debug messages>

78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MIPSpipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

80. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MIPSpipeline.
Performed a total of 0 changes.

81. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

82. Executing OPT_DFF pass (perform DFF optimizations).

83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

84. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

85. Rerunning OPT passes. (Maybe there is more to doâ€¦)

86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MIPSpipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

87. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MIPSpipeline.
Performed a total of 0 changes.

88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

89. Executing OPT_DFF pass (perform DFF optimizations).

90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

91. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

92. Executing MEMORY pass.

92.1. Executing OPT_MEM pass (optimize memories).
MIPSpipeline.IM.instMem: removing const-x lane 0
MIPSpipeline.IM.instMem: removing const-x lane 1
MIPSpipeline.IM.instMem: removing const-x lane 2
MIPSpipeline.IM.instMem: removing const-x lane 3
MIPSpipeline.IM.instMem: removing const-x lane 4
MIPSpipeline.IM.instMem: removing const-x lane 5
MIPSpipeline.IM.instMem: removing const-x lane 6
MIPSpipeline.IM.instMem: removing const-x lane 7
MIPSpipeline.IM.instMem: removing const-x lane 8
MIPSpipeline.IM.instMem: removing const-x lane 9
MIPSpipeline.IM.instMem: removing const-x lane 10
MIPSpipeline.IM.instMem: removing const-x lane 11
MIPSpipeline.IM.instMem: removing const-x lane 12
MIPSpipeline.IM.instMem: removing const-x lane 13
MIPSpipeline.IM.instMem: removing const-x lane 14
MIPSpipeline.IM.instMem: removing const-x lane 15
MIPSpipeline.IM.instMem: removing const-x lane 16
MIPSpipeline.IM.instMem: removing const-x lane 17
MIPSpipeline.IM.instMem: removing const-x lane 18
MIPSpipeline.IM.instMem: removing const-x lane 19
MIPSpipeline.IM.instMem: removing const-x lane 20
MIPSpipeline.IM.instMem: removing const-x lane 21
MIPSpipeline.IM.instMem: removing const-x lane 22
MIPSpipeline.IM.instMem: removing const-x lane 23
MIPSpipeline.IM.instMem: removing const-x lane 24
MIPSpipeline.IM.instMem: removing const-x lane 25
MIPSpipeline.IM.instMem: removing const-x lane 26
MIPSpipeline.IM.instMem: removing const-x lane 27
MIPSpipeline.IM.instMem: removing const-x lane 28
MIPSpipeline.IM.instMem: removing const-x lane 29
MIPSpipeline.IM.instMem: removing const-x lane 30
MIPSpipeline.IM.instMem: removing const-x lane 31
Performed a total of 1 transformations.

92.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 496 transformations.

92.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing MIPSpipeline.DM.dataMem write port 0.
  Analyzing MIPSpipeline.RF.regs write port 0.
  Analyzing MIPSpipeline.RF.regs write port 1.
  Analyzing MIPSpipeline.RF.regs write port 2.
  Analyzing MIPSpipeline.RF.regs write port 3.
  Analyzing MIPSpipeline.RF.regs write port 4.
  Analyzing MIPSpipeline.RF.regs write port 5.
  Analyzing MIPSpipeline.RF.regs write port 6.
  Analyzing MIPSpipeline.RF.regs write port 7.
  Analyzing MIPSpipeline.RF.regs write port 8.
  Analyzing MIPSpipeline.RF.regs write port 9.
  Analyzing MIPSpipeline.RF.regs write port 10.
  Analyzing MIPSpipeline.RF.regs write port 11.
  Analyzing MIPSpipeline.RF.regs write port 12.
  Analyzing MIPSpipeline.RF.regs write port 13.
  Analyzing MIPSpipeline.RF.regs write port 14.
  Analyzing MIPSpipeline.RF.regs write port 15.
  Analyzing MIPSpipeline.RF.regs write port 16.
  Analyzing MIPSpipeline.RF.regs write port 17.
  Analyzing MIPSpipeline.RF.regs write port 18.
  Analyzing MIPSpipeline.RF.regs write port 19.
  Analyzing MIPSpipeline.RF.regs write port 20.
  Analyzing MIPSpipeline.RF.regs write port 21.
  Analyzing MIPSpipeline.RF.regs write port 22.
  Analyzing MIPSpipeline.RF.regs write port 23.
  Analyzing MIPSpipeline.RF.regs write port 24.
  Analyzing MIPSpipeline.RF.regs write port 25.
  Analyzing MIPSpipeline.RF.regs write port 26.
  Analyzing MIPSpipeline.RF.regs write port 27.
  Analyzing MIPSpipeline.RF.regs write port 28.
  Analyzing MIPSpipeline.RF.regs write port 29.
  Analyzing MIPSpipeline.RF.regs write port 30.
  Analyzing MIPSpipeline.RF.regs write port 31.
  Analyzing MIPSpipeline.RF.regs write port 32.

92.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

92.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\DM.dataMem'[0] in module `\MIPSpipeline': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\RF.regs'[0] in module `\MIPSpipeline': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\RF.regs'[1] in module `\MIPSpipeline': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `\DM.dataMem'[0] in module `\MIPSpipeline': address FF has async set and/or reset, not supported.
Checking read port address `\RF.regs'[0] in module `\MIPSpipeline': address FF has async set and/or reset, not supported.
Checking read port address `\RF.regs'[1] in module `\MIPSpipeline': address FF has async set and/or reset, not supported.

92.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

92.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory MIPSpipeline.RF.regs by address:
Consolidating write ports of memory MIPSpipeline.RF.regs by address:
  Merging ports 0, 1 (address 5'00000).
  Merging ports 0, 2 (address 5'00000).
  Merging ports 0, 3 (address 5'00000).
  Merging ports 0, 4 (address 5'00000).
  Merging ports 0, 5 (address 5'00000).
  Merging ports 0, 6 (address 5'00000).
  Merging ports 0, 7 (address 5'00000).
  Merging ports 0, 8 (address 5'00000).
  Merging ports 0, 9 (address 5'00000).
  Merging ports 0, 10 (address 5'00000).
  Merging ports 0, 11 (address 5'00000).
  Merging ports 0, 12 (address 5'00000).
  Merging ports 0, 13 (address 5'00000).
  Merging ports 0, 14 (address 5'00000).
  Merging ports 0, 15 (address 5'00000).
  Merging ports 0, 16 (address 5'00000).
  Merging ports 18, 19 (address 5'10010).
  Merging ports 20, 21 (address 5'10100).
  Merging ports 20, 22 (address 5'10100).
  Merging ports 20, 23 (address 5'10100).
  Merging ports 24, 25 (address 5'11000).
  Merging ports 24, 26 (address 5'11000).
  Merging ports 24, 27 (address 5'11000).
  Merging ports 24, 28 (address 5'11000).
  Merging ports 24, 29 (address 5'11000).
  Merging ports 24, 30 (address 5'11000).
  Merging ports 24, 31 (address 5'11000).
Consolidating write ports of memory MIPSpipeline.RF.regs by address:
  Merging ports 1, 2 (address 5'10001).
  Merging ports 1, 3 (address 5'10000).
  Merging ports 1, 4 (address 5'10000).
Consolidating write ports of memory MIPSpipeline.RF.regs by address:
Consolidating write ports of memory MIPSpipeline.RF.regs using sat-based resource sharing:

92.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

92.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

92.10. Executing MEMORY_COLLECT pass (generating $mem cells).

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

94. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.
<suppressed ~29 debug messages>

95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

96. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$719 ($adffe) from module MIPSpipeline (D = \PC_next [1:0], Q = \PC [1:0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$717 ($adffe) from module MIPSpipeline.

97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 1 unused cells and 22 unused wires.
<suppressed ~2 debug messages>

98. Rerunning OPT passes (Removed registers in this run.)

99. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.
<suppressed ~39 debug messages>

100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

101. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 1 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 2 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 3 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 4 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 5 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 6 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 7 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 8 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 9 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 10 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 11 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 12 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 13 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 14 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 15 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 16 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 17 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 18 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 19 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 20 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 21 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 22 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 23 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 24 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 25 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 26 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 27 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 28 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 29 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 30 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 31 on $procdff$552 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 0 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 1 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 2 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 3 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 4 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 5 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 6 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 7 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 8 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 9 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 10 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 11 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 12 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 13 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 14 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 15 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 16 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 17 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 18 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 19 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 20 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 21 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 22 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 23 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 24 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 25 on $procdff$555 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 0 on $procdff$576 ($adff) from module MIPSpipeline.

102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 2 unused cells and 15 unused wires.
<suppressed ~3 debug messages>

103. Rerunning OPT passes (Removed registers in this run.)

104. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.
<suppressed ~39 debug messages>

105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

106. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:266:slice$749 ($adffe) from module MIPSpipeline.
Handling never-active EN on $auto$ff.cc:266:slice$744 ($adffe) from module MIPSpipeline (removing D path).
Removing always-active EN on $auto$ff.cc:266:slice$718 ($adffe) from module MIPSpipeline.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$744 ($dlatch) from module MIPSpipeline.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$744 ($dlatch) from module MIPSpipeline.
Setting constant 0-bit at position 0 on $procdff$570 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 0 on $procdff$612 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 1 on $procdff$612 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 2 on $procdff$612 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 3 on $procdff$612 ($adff) from module MIPSpipeline.
Setting constant 0-bit at position 4 on $procdff$612 ($adff) from module MIPSpipeline.

107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 72 unused cells and 139 unused wires.
<suppressed ~132 debug messages>

108. Rerunning OPT passes (Removed registers in this run.)

109. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.
<suppressed ~3 debug messages>

110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

111. Executing OPT_DFF pass (perform DFF optimizations).

112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

113. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

114. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MIPSpipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

117. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MIPSpipeline.
Performed a total of 0 changes.

118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

119. Executing OPT_SHARE pass.

120. Executing OPT_DFF pass (perform DFF optimizations).

121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

122. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

123. Executing TECHMAP pass (map to technology primitives).

123.1. Executing Verilog-2005 frontend: /nix/store/zxzmb2hdyjahy1lq6yglcx6sxy6zrddi-yosys-with-plugins/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/zxzmb2hdyjahy1lq6yglcx6sxy6zrddi-yosys-with-plugins/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

123.2. Continuing TECHMAP pass.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~363 debug messages>

124. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.
<suppressed ~167 debug messages>

125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

126. Executing OPT_DFF pass (perform DFF optimizations).

127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 31 unused cells and 102 unused wires.
<suppressed ~32 debug messages>

128. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

130. Executing OPT_DFF pass (perform DFF optimizations).

131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

132. Executing ABC pass (technology mapping using ABC).

132.1. Extracting gate netlist of module `\MIPSpipeline' to `<abc-temp-dir>/input.blif'..
Extracted 79 gates and 109 wires to a netlist network with 30 inputs and 30 outputs.

132.1.1. Executing ABC.
Running ABC command: "/nix/store/0lcxf72vg49zlzrv7vlsnv0ibna09hwx-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

132.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:       14
ABC RESULTS:                OR cells:       21
ABC RESULTS:              XNOR cells:       14
ABC RESULTS:            ANDNOT cells:       14
ABC RESULTS:               XOR cells:       15
ABC RESULTS:        internal signals:       49
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       30
Removing temp directory.

133. Executing OPT pass (performing simple optimizations).

133.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

133.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

133.3. Executing OPT_DFF pass (perform DFF optimizations).

133.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 0 unused cells and 82 unused wires.
<suppressed ~1 debug messages>

133.5. Finished fast OPT passes.

134. Executing HIERARCHY pass (managing design hierarchy).

134.1. Analyzing design hierarchy..
Top module:  \MIPSpipeline

134.2. Analyzing design hierarchy..
Top module:  \MIPSpipeline
Removed 0 unused modules.

135. Executing CHECK pass (checking for obvious problems).
Checking module MIPSpipeline...
Found and reported 0 problems.

136. Printing statistics.

=== MIPSpipeline ===

   Number of wires:                168
   Number of wire bits:           1234
   Number of public wires:         119
   Number of public wire bits:    1185
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                123
     $_ANDNOT_                      14
     $_DFF_PP0_                     30
     $_NAND_                        14
     $_NOT_                          1
     $_OR_                          21
     $_XNOR_                        14
     $_XOR_                         15
     $scopeinfo                     14

137. Generating Graphviz representation of design.
Writing dot description to `/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module MIPSpipeline to page 1.

138. Executing OPT pass (performing simple optimizations).

138.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

138.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

138.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MIPSpipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

138.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MIPSpipeline.
Performed a total of 0 changes.

138.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MIPSpipeline'.
Removed a total of 0 cells.

138.6. Executing OPT_DFF pass (perform DFF optimizations).

138.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..

138.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MIPSpipeline.

138.9. Finished OPT passes. (There is nothing left to do.)

139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 14 unused cells and 115 unused wires.
<suppressed ~129 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/tmp/bbbfa7acae4246e5843cb4f4089a4b40.lib ",
   "modules": {
      "\\MIPSpipeline": {
         "num_wires":         53,
         "num_wire_bits":     115,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 66,
         "num_ports":         3,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         109,
         "num_cells_by_type": {
            "$_ANDNOT_": 14,
            "$_DFF_PP0_": 30,
            "$_NAND_": 14,
            "$_NOT_": 1,
            "$_OR_": 21,
            "$_XNOR_": 14,
            "$_XOR_": 15
         }
      }
   },
      "design": {
         "num_wires":         53,
         "num_wire_bits":     115,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 66,
         "num_ports":         3,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         109,
         "num_cells_by_type": {
            "$_ANDNOT_": 14,
            "$_DFF_PP0_": 30,
            "$_NAND_": 14,
            "$_NOT_": 1,
            "$_OR_": 21,
            "$_XNOR_": 14,
            "$_XOR_": 15
         }
      }
}

140. Printing statistics.

=== MIPSpipeline ===

   Number of wires:                 53
   Number of wire bits:            115
   Number of public wires:           4
   Number of public wire bits:      66
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $_ANDNOT_                      14
     $_DFF_PP0_                     30
     $_NAND_                        14
     $_NOT_                          1
     $_OR_                          21
     $_XNOR_                        14
     $_XOR_                         15

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_DFF_PP0_ is unknown!

[INFO] Applying tri-state buffer mapping from '/Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â€¦

141. Executing TECHMAP pass (map to technology primitives).

141.1. Executing Verilog-2005 frontend: /Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

142. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â€¦

143. Executing TECHMAP pass (map to technology primitives).

143.1. Executing Verilog-2005 frontend: /Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/Users/jhsu2022/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

143.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

144. Executing SIMPLEMAP pass (map simple cells to gate primitives).

145. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

145.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\MIPSpipeline':
  mapped 30 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/tmp/bbbfa7acae4246e5843cb4f4089a4b40.lib ",
   "modules": {
      "\\MIPSpipeline": {
         "num_wires":         83,
         "num_wire_bits":     145,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 66,
         "num_ports":         3,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         139,
         "area":              788.256000,
         "num_cells_by_type": {
            "$_ANDNOT_": 14,
            "$_NAND_": 14,
            "$_NOT_": 31,
            "$_OR_": 21,
            "$_XNOR_": 14,
            "$_XOR_": 15,
            "sky130_fd_sc_hd__dfrtp_2": 30
         }
      }
   },
      "design": {
         "num_wires":         83,
         "num_wire_bits":     145,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 66,
         "num_ports":         3,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         139,
         "area":              788.256000,
         "num_cells_by_type": {
            "$_ANDNOT_": 14,
            "$_NAND_": 14,
            "$_NOT_": 31,
            "$_OR_": 21,
            "$_XNOR_": 14,
            "$_XOR_": 15,
            "sky130_fd_sc_hd__dfrtp_2": 30
         }
      }
}

146. Printing statistics.

=== MIPSpipeline ===

   Number of wires:                 83
   Number of wire bits:            145
   Number of public wires:           4
   Number of public wire bits:      66
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                139
     $_ANDNOT_                      14
     $_NAND_                        14
     $_NOT_                         31
     $_OR_                          21
     $_XNOR_                        14
     $_XOR_                         15
     sky130_fd_sc_hd__dfrtp_2       30

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!

   Chip area for module '\MIPSpipeline': 788.256000
     of which used for sequential elements: 788.256000 (100.00%)

[INFO] Using generated ABC script '/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/06-yosys-synthesis/AREA_0.abc'â€¦

147. Executing ABC pass (technology mapping using ABC).

147.1. Extracting gate netlist of module `\MIPSpipeline' to `/tmp/yosys-abc-Ll2qSV/input.blif'..
Extracted 109 gates and 140 wires to a netlist network with 31 inputs and 60 outputs.

147.1.1. Executing ABC.
Running ABC command: "/nix/store/0lcxf72vg49zlzrv7vlsnv0ibna09hwx-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-Ll2qSV/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Ll2qSV/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Ll2qSV/input.blif 
ABC: + read_lib -w /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/tmp/bbbfa7acae4246e5843cb4f4089a4b40.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/tmp/bbbfa7acae4246e5843cb4f4089a4b40.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =     96 ( 32.3 %)   Cap = 21.6 ff (  4.0 %)   Area =      771.99 ( 67.7 %)   Delay =  1581.02 ps  (  9.4 %)               
ABC: Path  0 --       4 : 0    2 pi                      A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   4.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      98 : 4    9 sky130_fd_sc_hd__and4_2 A =  10.01  Df = 305.3  -36.4 ps  S = 163.4 ps  Cin =  1.5 ff  Cout =  26.6 ff  Cmax = 300.3 ff  G = 1686  
ABC: Path  2 --     126 : 4    6 sky130_fd_sc_hd__and4_2 A =  10.01  Df = 610.5 -105.4 ps  S = 131.3 ps  Cin =  1.5 ff  Cout =  19.6 ff  Cmax = 300.3 ff  G = 1242  
ABC: Path  3 --     145 : 4    7 sky130_fd_sc_hd__and4_2 A =  10.01  Df = 945.7 -164.5 ps  S = 167.7 ps  Cin =  1.5 ff  Cout =  27.6 ff  Cmax = 300.3 ff  G = 1739  
ABC: Path  4 --     156 : 4    1 sky130_fd_sc_hd__and4_2 A =  10.01  Df =1211.1 -176.0 ps  S =  79.9 ps  Cin =  1.5 ff  Cout =   8.5 ff  Cmax = 300.3 ff  G =  537  
ABC: Path  5 --     158 : 2    1 sky130_fd_sc_hd__xor2_2 A =  16.27  Df =1581.0 -336.6 ps  S = 428.7 ps  Cin =  8.6 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G =  390  
ABC: Start-point = pi3 (\current_pc [5]).  End-point = po29 (\PC4 [31]).
ABC: netlist                       : i/o =   31/   60  lat =    0  nd =    96  edge =    204  area =772.05  delay = 5.00  lev = 5
ABC: + write_blif /tmp/yosys-abc-Ll2qSV/output.blif 

147.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       31
ABC RESULTS:        internal signals:       49
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       60
Removing temp directory.

148. Executing SETUNDEF pass (replace undef values with defined constants).

149. Executing HILOMAP pass (mapping to constant drivers).

150. Executing SPLITNETS pass (splitting up multi-bit signals).

151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MIPSpipeline..
Removed 2 unused cells and 146 unused wires.
<suppressed ~5 debug messages>

152. Executing INSBUF pass (insert buffer cells for connected wires).

153. Executing CHECK pass (checking for obvious problems).
Checking module MIPSpipeline...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/jhsu2022/my_designs/32_Bit_MIPS_CPU/runs/RUN_2025-09-15_19-54-57/tmp/bbbfa7acae4246e5843cb4f4089a4b40.lib ",
   "modules": {
      "\\MIPSpipeline": {
         "num_wires":         99,
         "num_wire_bits":     130,
         "num_pub_wires":     33,
         "num_pub_wire_bits": 64,
         "num_ports":         3,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         128,
         "area":              1567.753600,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21o_2": 1,
            "sky130_fd_sc_hd__a21oi_2": 5,
            "sky130_fd_sc_hd__a31o_2": 2,
            "sky130_fd_sc_hd__a41o_2": 1,
            "sky130_fd_sc_hd__and2_2": 7,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 9,
            "sky130_fd_sc_hd__and4_2": 8,
            "sky130_fd_sc_hd__conb_1": 2,
            "sky130_fd_sc_hd__dfrtp_2": 30,
            "sky130_fd_sc_hd__inv_2": 31,
            "sky130_fd_sc_hd__nand2_2": 2,
            "sky130_fd_sc_hd__nand3_2": 1,
            "sky130_fd_sc_hd__nor2_2": 7,
            "sky130_fd_sc_hd__o21ba_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 1,
            "sky130_fd_sc_hd__or2_2": 1,
            "sky130_fd_sc_hd__xnor2_2": 3,
            "sky130_fd_sc_hd__xor2_2": 12
         }
      }
   },
      "design": {
         "num_wires":         99,
         "num_wire_bits":     130,
         "num_pub_wires":     33,
         "num_pub_wire_bits": 64,
         "num_ports":         3,
         "num_port_bits":     34,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         128,
         "area":              1567.753600,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21o_2": 1,
            "sky130_fd_sc_hd__a21oi_2": 5,
            "sky130_fd_sc_hd__a31o_2": 2,
            "sky130_fd_sc_hd__a41o_2": 1,
            "sky130_fd_sc_hd__and2_2": 7,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 9,
            "sky130_fd_sc_hd__and4_2": 8,
            "sky130_fd_sc_hd__conb_1": 2,
            "sky130_fd_sc_hd__dfrtp_2": 30,
            "sky130_fd_sc_hd__inv_2": 31,
            "sky130_fd_sc_hd__nand2_2": 2,
            "sky130_fd_sc_hd__nand3_2": 1,
            "sky130_fd_sc_hd__nor2_2": 7,
            "sky130_fd_sc_hd__o21ba_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 1,
            "sky130_fd_sc_hd__or2_2": 1,
            "sky130_fd_sc_hd__xnor2_2": 3,
            "sky130_fd_sc_hd__xor2_2": 12
         }
      }
}

154. Printing statistics.

=== MIPSpipeline ===

   Number of wires:                 99
   Number of wire bits:            130
   Number of public wires:          33
   Number of public wire bits:      64
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     sky130_fd_sc_hd__a21o_2         1
     sky130_fd_sc_hd__a21oi_2        5
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2         7
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2         9
     sky130_fd_sc_hd__and4_2         8
     sky130_fd_sc_hd__conb_1         2
     sky130_fd_sc_hd__dfrtp_2       30
     sky130_fd_sc_hd__inv_2         31
     sky130_fd_sc_hd__nand2_2        2
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nor2_2         7
     sky130_fd_sc_hd__o21ba_2        2
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__or2_2          1
     sky130_fd_sc_hd__xnor2_2        3
     sky130_fd_sc_hd__xor2_2        12

   Chip area for module '\MIPSpipeline': 1567.753600
     of which used for sequential elements: 788.256000 (50.28%)

155. Executing Verilog backend.
Dumping module `\MIPSpipeline'.

156. Executing JSON backend.
