[INF:CM0023] Creating log file ../../build/regression/TypedefPack/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<104> s<103> l<1:1> el<1:0>
n<> u<2> t<Package> p<43> s<3> l<1:1> el<1:8>
n<lc_ctrl_pkg> u<3> t<StringConst> p<43> s<33> l<1:9> el<1:20>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:16> el<2:21>
n<3> u<5> t<IntConst> p<6> l<2:23> el<2:24>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:23> el<2:24>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:23> el<2:24>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:23> el<2:24>
n<0> u<9> t<IntConst> p<10> l<2:25> el<2:26>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:25> el<2:26>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:25> el<2:26>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:25> el<2:26>
n<> u<13> t<Constant_range> p<14> c<8> l<2:23> el<2:26>
n<> u<14> t<Packed_dimension> p<15> c<13> l<2:22> el<2:27>
n<> u<15> t<Enum_base_type> p<28> c<4> s<21> l<2:16> el<2:27>
n<On> u<16> t<StringConst> p<21> s<20> l<3:5> el<3:7>
n<4'b1010> u<17> t<IntConst> p<18> l<3:11> el<3:18>
n<> u<18> t<Primary_literal> p<19> c<17> l<3:11> el<3:18>
n<> u<19> t<Constant_primary> p<20> c<18> l<3:11> el<3:18>
n<> u<20> t<Constant_expression> p<21> c<19> l<3:11> el<3:18>
n<> u<21> t<Enum_name_declaration> p<28> c<16> s<27> l<3:5> el<3:18>
n<Off> u<22> t<StringConst> p<27> s<26> l<4:5> el<4:8>
n<4'b0101> u<23> t<IntConst> p<24> l<4:11> el<4:18>
n<> u<24> t<Primary_literal> p<25> c<23> l<4:11> el<4:18>
n<> u<25> t<Constant_primary> p<26> c<24> l<4:11> el<4:18>
n<> u<26> t<Constant_expression> p<27> c<25> l<4:11> el<4:18>
n<> u<27> t<Enum_name_declaration> p<28> c<22> l<4:5> el<4:18>
n<> u<28> t<Data_type> p<30> c<15> s<29> l<2:11> el<5:4>
n<lc_tx_e> u<29> t<StringConst> p<30> l<5:5> el<5:12>
n<> u<30> t<Type_declaration> p<31> c<28> l<2:3> el<5:13>
n<> u<31> t<Data_declaration> p<32> c<30> l<2:3> el<5:13>
n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<2:3> el<5:13>
n<> u<33> t<Package_item> p<43> c<32> s<40> l<2:3> el<5:13>
n<lc_tx_e> u<34> t<StringConst> p<35> l<7:11> el<7:18>
n<> u<35> t<Data_type> p<37> c<34> s<36> l<7:11> el<7:18>
n<lc_tx_t> u<36> t<StringConst> p<37> l<7:19> el<7:26>
n<> u<37> t<Type_declaration> p<38> c<35> l<7:3> el<7:27>
n<> u<38> t<Data_declaration> p<39> c<37> l<7:3> el<7:27>
n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<7:3> el<7:27>
n<> u<40> t<Package_item> p<43> c<39> s<42> l<7:3> el<7:27>
n<lc_ctrl_pkg> u<41> t<StringConst> p<43> l<8:14> el<8:25>
n<> u<42> t<Endpackage> p<43> s<41> l<8:1> el<8:11>
n<> u<43> t<Package_declaration> p<44> c<2> l<1:1> el<8:25>
n<> u<44> t<Description> p<103> c<43> s<102> l<1:1> el<8:25>
n<> u<45> t<Module_keyword> p<75> s<46> l<10:1> el<10:7>
n<prim_lc_sender> u<46> t<StringConst> p<75> s<74> l<10:8> el<10:22>
n<> u<47> t<PortDir_Inp> p<60> s<59> l<11:3> el<11:8>
n<3> u<48> t<IntConst> p<49> l<11:11> el<11:12>
n<> u<49> t<Primary_literal> p<50> c<48> l<11:11> el<11:12>
n<> u<50> t<Constant_primary> p<51> c<49> l<11:11> el<11:12>
n<> u<51> t<Constant_expression> p<56> c<50> s<55> l<11:11> el<11:12>
n<0> u<52> t<IntConst> p<53> l<11:13> el<11:14>
n<> u<53> t<Primary_literal> p<54> c<52> l<11:13> el<11:14>
n<> u<54> t<Constant_primary> p<55> c<53> l<11:13> el<11:14>
n<> u<55> t<Constant_expression> p<56> c<54> l<11:13> el<11:14>
n<> u<56> t<Constant_range> p<57> c<51> l<11:11> el<11:14>
n<> u<57> t<Packed_dimension> p<58> c<56> l<11:10> el<11:15>
n<> u<58> t<Data_type_or_implicit> p<59> c<57> l<11:10> el<11:15>
n<> u<59> t<Net_port_type> p<60> c<58> l<11:10> el<11:15>
n<> u<60> t<Net_port_header> p<62> c<47> s<61> l<11:3> el<11:15>
n<lc_en_i> u<61> t<StringConst> p<62> l<11:16> el<11:23>
n<> u<62> t<Ansi_port_declaration> p<74> c<60> s<73> l<11:3> el<11:23>
n<> u<63> t<PortDir_Out> p<71> s<70> l<12:3> el<12:9>
n<lc_ctrl_pkg> u<64> t<StringConst> p<65> l<12:10> el<12:21>
n<> u<65> t<Class_type> p<66> c<64> l<12:10> el<12:21>
n<> u<66> t<Class_scope> p<68> c<65> s<67> l<12:10> el<12:23>
n<lc_tx_t> u<67> t<StringConst> p<68> l<12:23> el<12:30>
n<> u<68> t<Data_type> p<69> c<66> l<12:10> el<12:30>
n<> u<69> t<Data_type_or_implicit> p<70> c<68> l<12:10> el<12:30>
n<> u<70> t<Net_port_type> p<71> c<69> l<12:10> el<12:30>
n<> u<71> t<Net_port_header> p<73> c<63> s<72> l<12:3> el<12:30>
n<lc_en_o> u<72> t<StringConst> p<73> l<12:31> el<12:38>
n<> u<73> t<Ansi_port_declaration> p<74> c<71> l<12:3> el<12:38>
n<> u<74> t<List_of_port_declarations> p<75> c<62> l<10:23> el<13:2>
n<> u<75> t<Module_ansi_header> p<101> c<45> s<99> l<10:1> el<13:3>
n<lc_en_o> u<76> t<StringConst> p<77> l<14:10> el<14:17>
n<> u<77> t<Ps_or_hierarchical_identifier> p<80> c<76> s<79> l<14:10> el<14:17>
n<> u<78> t<Constant_bit_select> p<79> l<14:18> el<14:18>
n<> u<79> t<Constant_select> p<80> c<78> l<14:18> el<14:18>
n<> u<80> t<Net_lvalue> p<94> c<77> s<93> l<14:10> el<14:17>
n<lc_ctrl_pkg> u<81> t<StringConst> p<82> l<14:20> el<14:31>
n<> u<82> t<Package_scope> p<84> c<81> s<83> l<14:20> el<14:33>
n<lc_tx_t> u<83> t<StringConst> p<84> l<14:33> el<14:40>
n<> u<84> t<Ps_type_identifier> p<85> c<82> l<14:20> el<14:40>
n<> u<85> t<Simple_type> p<86> c<84> l<14:20> el<14:40>
n<> u<86> t<Casting_type> p<91> c<85> s<90> l<14:20> el<14:40>
n<lc_en_i> u<87> t<StringConst> p<88> l<14:42> el<14:49>
n<> u<88> t<Primary_literal> p<89> c<87> l<14:42> el<14:49>
n<> u<89> t<Primary> p<90> c<88> l<14:42> el<14:49>
n<> u<90> t<Expression> p<91> c<89> l<14:42> el<14:49>
n<> u<91> t<Cast> p<92> c<86> l<14:20> el<14:50>
n<> u<92> t<Primary> p<93> c<91> l<14:20> el<14:50>
n<> u<93> t<Expression> p<94> c<92> l<14:20> el<14:50>
n<> u<94> t<Net_assignment> p<95> c<80> l<14:10> el<14:50>
n<> u<95> t<List_of_net_assignments> p<96> c<94> l<14:10> el<14:50>
n<> u<96> t<Continuous_assign> p<97> c<95> l<14:3> el<14:51>
n<> u<97> t<Module_common_item> p<98> c<96> l<14:3> el<14:51>
n<> u<98> t<Module_or_generate_item> p<99> c<97> l<14:3> el<14:51>
n<> u<99> t<Non_port_module_item> p<101> c<98> s<100> l<14:3> el<14:51>
n<prim_lc_sender> u<100> t<StringConst> p<101> l<15:13> el<15:27>
n<> u<101> t<Module_declaration> p<102> c<75> l<10:1> el<15:27>
n<> u<102> t<Description> p<103> c<101> l<10:1> el<15:27>
n<> u<103> t<Source_text> p<104> c<44> l<1:1> el<15:27>
n<> u<104> t<Top_level_rule> c<1> l<1:1> el<16:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "lc_ctrl_pkg".

[WRN:PA0205] dut.sv:10:1: No timescale set for "prim_lc_sender".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "lc_ctrl_pkg".

[INF:CP0303] dut.sv:10:1: Compile module "work@prim_lc_sender".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:10:1: Top level module "work@prim_lc_sender".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TypedefPack/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TypedefPack/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TypedefPack/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@prim_lc_sender)
|vpiElaborated:1
|vpiName:work@prim_lc_sender
|uhdmallPackages:
\_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
  |vpiParent:
  \_design: (work@prim_lc_sender)
  |vpiName:lc_ctrl_pkg
  |vpiFullName:lc_ctrl_pkg::
  |vpiTypedef:
  \_enum_typespec: (lc_ctrl_pkg::lc_tx_e), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
    |vpiName:lc_ctrl_pkg::lc_tx_e
    |vpiInstance:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:16, endln:2:21
      |vpiInstance:
      \_package: (lc_ctrl_pkg), file:
      |vpiRange:
      \_range: , line:2:23, endln:2:26
        |vpiLeftRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:25, endln:2:26
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (On), line:3:5, endln:3:18
      |vpiName:On
      |BIN:1010
      |vpiDecompile:4'b1010
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (Off), line:4:5, endln:4:18
      |vpiName:Off
      |BIN:0101
      |vpiDecompile:4'b0101
      |vpiSize:4
  |vpiParent:
  \_design: (work@prim_lc_sender)
  |vpiDefName:lc_ctrl_pkg
  |vpiParent:
  \_design: (work@prim_lc_sender)
|uhdmtopPackages:
\_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
  |vpiParent:
  \_design: (work@prim_lc_sender)
  |vpiName:lc_ctrl_pkg
  |vpiFullName:lc_ctrl_pkg::
  |vpiTypedef:
  \_enum_typespec: (lc_ctrl_pkg::lc_tx_e), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
    |vpiName:lc_ctrl_pkg::lc_tx_e
    |vpiInstance:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:16, endln:2:21
      |vpiInstance:
      \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
      |vpiRange:
      \_range: , line:2:23, endln:2:26
        |vpiLeftRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:25, endln:2:26
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (On), line:3:5, endln:3:18
      |vpiName:On
      |BIN:1010
      |vpiDecompile:4'b1010
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (Off), line:4:5, endln:4:18
      |vpiName:Off
      |BIN:0101
      |vpiDecompile:4'b0101
      |vpiSize:4
  |vpiTypedef:
  \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
    |vpiName:lc_ctrl_pkg::lc_tx_t
    |vpiTypedefAlias:
    \_enum_typespec: (lc_ctrl_pkg::lc_tx_e), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
    |vpiInstance:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:16, endln:2:21, parent:lc_ctrl_pkg::lc_tx_t
      |vpiParent:
      \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
      |vpiInstance:
      \_package: lc_ctrl_pkg (lc_ctrl_pkg::) dut.sv:1:1: , endln:8:25, parent:work@prim_lc_sender
      |vpiParent:
      \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
      |vpiRange:
      \_range: , line:2:23, endln:2:26
        |vpiParent:
        \_logic_typespec: , line:2:16, endln:2:21, parent:lc_ctrl_pkg::lc_tx_t
        |vpiLeftRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:25, endln:2:26
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:2:23, endln:2:26
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (On), line:3:5, endln:3:18, parent:lc_ctrl_pkg::lc_tx_t
      |vpiParent:
      \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
      |vpiName:On
      |BIN:1010
      |vpiDecompile:4'b1010
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (Off), line:4:5, endln:4:18, parent:lc_ctrl_pkg::lc_tx_t
      |vpiParent:
      \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
      |vpiName:Off
      |BIN:0101
      |vpiDecompile:4'b0101
      |vpiSize:4
  |vpiParent:
  \_design: (work@prim_lc_sender)
  |vpiDefName:lc_ctrl_pkg
  |vpiTop:1
  |vpiParent:
  \_design: (work@prim_lc_sender)
|uhdmallModules:
\_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
  |vpiParent:
  \_design: (work@prim_lc_sender)
  |vpiFullName:work@prim_lc_sender
  |vpiParent:
  \_design: (work@prim_lc_sender)
  |vpiDefName:work@prim_lc_sender
  |vpiNet:
  \_logic_net: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiName:lc_en_i
    |vpiFullName:work@prim_lc_sender.lc_en_i
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
  |vpiNet:
  \_logic_net: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiName:lc_en_o
    |vpiFullName:work@prim_lc_sender.lc_en_o
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
  |vpiParent:
  \_design: (work@prim_lc_sender)
  |vpiPort:
  \_port: (lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiName:lc_en_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
  |vpiPort:
  \_port: (lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiName:lc_en_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
  |vpiContAssign:
  \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27, parent:work@prim_lc_sender
    |vpiRhs:
    \_operation: , line:14:20, endln:14:50
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
      |vpiTypespec:
      \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (work@prim_lc_sender.lc_en_i), line:14:42, endln:14:49
        |vpiParent:
        \_operation: , line:14:20, endln:14:50
        |vpiParent:
        \_operation: , line:14:20, endln:14:50
        |vpiParent:
        \_operation: , line:14:20, endln:14:50
        |vpiName:lc_en_i
        |vpiFullName:work@prim_lc_sender.lc_en_i
        |vpiActual:
        \_logic_net: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
          |vpiParent:
          \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
          |vpiTypespec:
          \_logic_typespec: , line:11:10, endln:11:15
            |vpiRange:
            \_range: , line:11:11, endln:11:14
              |vpiLeftRange:
              \_constant: , line:11:11, endln:11:12
                |vpiParent:
                \_range: , line:11:11, endln:11:14
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiParent:
                \_range: , line:11:11, endln:11:14
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:11:13, endln:11:14
                |vpiParent:
                \_range: , line:11:11, endln:11:14
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:11:11, endln:11:14
                |vpiConstType:9
          |vpiParent:
          \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
          |vpiParent:
          \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
          |vpiName:lc_en_i
          |vpiFullName:work@prim_lc_sender.lc_en_i
          |vpiParent:
          \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
          |vpiParent:
          \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
    |vpiLhs:
    \_ref_obj: (work@prim_lc_sender.lc_en_o), line:14:10, endln:14:17
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
      |vpiName:lc_en_o
      |vpiFullName:work@prim_lc_sender.lc_en_o
      |vpiActual:
      \_enum_var: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
        |vpiParent:
        \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
        |vpiTypespec:
        \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
        |vpiParent:
        \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
        |vpiParent:
        \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
        |vpiName:lc_en_o
        |vpiFullName:work@prim_lc_sender.lc_en_o
        |vpiVisibility:1
        |vpiParent:
        \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
|uhdmtopModules:
\_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
  |vpiName:work@prim_lc_sender
  |vpiVariables:
  \_enum_var: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
  |vpiDefName:work@prim_lc_sender
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
  |vpiTopModule:1
  |vpiPort:
  \_port: (lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
    |vpiName:lc_en_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23, parent:lc_en_i
      |vpiParent:
      \_port: (lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
      |vpiParent:
      \_port: (lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
      |vpiParent:
      \_port: (lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
      |vpiName:lc_en_i
      |vpiFullName:work@prim_lc_sender.lc_en_i
      |vpiActual:
      \_logic_net: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
    |vpiTypedef:
    \_logic_typespec: , line:11:10, endln:11:15
      |vpiRange:
      \_range: , line:11:11, endln:11:14, parent:lc_en_i
        |vpiParent:
        \_port: (lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
        |vpiLeftRange:
        \_constant: , line:11:11, endln:11:12
          |vpiParent:
          \_range: , line:11:11, endln:11:14, parent:lc_en_i
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiParent:
          \_range: , line:11:11, endln:11:14, parent:lc_en_i
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:13, endln:11:14
          |vpiParent:
          \_range: , line:11:11, endln:11:14, parent:lc_en_i
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:11:11, endln:11:14, parent:lc_en_i
          |vpiConstType:9
    |vpiInstance:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
  |vpiPort:
  \_port: (lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
    |vpiName:lc_en_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38, parent:lc_en_o
      |vpiParent:
      \_port: (lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
      |vpiParent:
      \_port: (lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
      |vpiParent:
      \_port: (lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
      |vpiName:lc_en_o
      |vpiFullName:work@prim_lc_sender.lc_en_o
      |vpiActual:
      \_enum_var: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
    |vpiTypedef:
    \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
    |vpiInstance:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
  |vpiContAssign:
  \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
    |vpiParent:
    \_module: work@prim_lc_sender (work@prim_lc_sender) dut.sv:10:1: , endln:15:27
    |vpiRhs:
    \_operation: , line:14:20, endln:14:50
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
      |vpiTypespec:
      \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:2:3, endln:5:13, parent:lc_ctrl_pkg::
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (work@prim_lc_sender.lc_en_i), line:14:42, endln:14:49
        |vpiParent:
        \_operation: , line:14:20, endln:14:50
        |vpiParent:
        \_operation: , line:14:20, endln:14:50
        |vpiParent:
        \_operation: , line:14:20, endln:14:50
        |vpiName:lc_en_i
        |vpiFullName:work@prim_lc_sender.lc_en_i
        |vpiActual:
        \_logic_net: (work@prim_lc_sender.lc_en_i), line:11:16, endln:11:23, parent:work@prim_lc_sender
    |vpiLhs:
    \_ref_obj: (work@prim_lc_sender.lc_en_o), line:14:10, endln:14:17
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:50, parent:work@prim_lc_sender
      |vpiName:lc_en_o
      |vpiFullName:work@prim_lc_sender.lc_en_o
      |vpiActual:
      \_enum_var: (work@prim_lc_sender.lc_en_o), line:12:31, endln:12:38, parent:work@prim_lc_sender
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TypedefPack/dut.sv | ${SURELOG_DIR}/build/regression/TypedefPack/roundtrip/dut_000.sv | 7 | 15 | 

