{"tags": ["fpga", "asic", "ip-core", "soc", "veer"], "categories": ["ASIC & FPGA"], "logo1": {"guineveer-logo1.inline.svg": "PHN2ZyB3aWR0aD0iNTA2IiBoZWlnaHQ9IjUwNSIgdmlld0JveD0iMCAwIDUwNiA1MDUiIGZpbGw9Im5vbmUiIHhtbG5zPSJodHRwOi8vd3d3LnczLm9yZy8yMDAwL3N2ZyI+CjxwYXRoIGQ9Ik0yODEuMzA3IDI5OC44NTZWMzQyLjI5OEwyNTMuMDAyIDM3MC42MDNMMjI0LjcxOSAzNDIuMzE5VjEzOS4zNDRWMTExLjAzOUgyODEuMzkxSDI4My40MjRMMzM4IDU0LjQzMDJIMzExLjcyOUgyODEuMzkxSDE2OC4xMDlWMTM5LjM0NFYzNjUuNzZMMjUzLjAwMiA0NTAuNjUzTDMzNy45MTYgMzY1LjczOVYyNDIuNzVIMzM3LjQxM0wyODEuMzA3IDI5OC44NTZaIiBmaWxsPSIjMUVDOEU1Ii8+CjxwYXRoIGQ9Ik0yODEuMzA3IDExMC40NTRWMTgzLjM1NEwyNTMuNzM2IDIxMC45MjRWMjkwLjk3NEwzMzcuOTE2IDIwNi43OTRWNTQuMzQ3N0gzMzcuNDEzTDI4MS4zMDcgMTEwLjQ1NFoiIGZpbGw9IiMzODMyRTUiLz4KPC9zdmc+Cg=="}, "logo2": {"guineveer-logo1.inline.svg": "PHN2ZyB3aWR0aD0iNTA2IiBoZWlnaHQ9IjUwNSIgdmlld0JveD0iMCAwIDUwNiA1MDUiIGZpbGw9Im5vbmUiIHhtbG5zPSJodHRwOi8vd3d3LnczLm9yZy8yMDAwL3N2ZyI+CjxwYXRoIGQ9Ik0yODEuMzA3IDI5OC44NTZWMzQyLjI5OEwyNTMuMDAyIDM3MC42MDNMMjI0LjcxOSAzNDIuMzE5VjEzOS4zNDRWMTExLjAzOUgyODEuMzkxSDI4My40MjRMMzM4IDU0LjQzMDJIMzExLjcyOUgyODEuMzkxSDE2OC4xMDlWMTM5LjM0NFYzNjUuNzZMMjUzLjAwMiA0NTAuNjUzTDMzNy45MTYgMzY1LjczOVYyNDIuNzVIMzM3LjQxM0wyODEuMzA3IDI5OC44NTZaIiBmaWxsPSIjMUVDOEU1Ii8+CjxwYXRoIGQ9Ik0yODEuMzA3IDExMC40NTRWMTgzLjM1NEwyNTMuNzM2IDIxMC45MjRWMjkwLjk3NEwzMzcuOTE2IDIwNi43OTRWNTQuMzQ3N0gzMzcuNDEzTDI4MS4zMDcgMTEwLjQ1NFoiIGZpbGw9IiMzODMyRTUiLz4KPC9zdmc+Cg=="}}