*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Tue Dec 27 13:39:16 EET 2022
         ppid/pid : 14133/14143
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /mnt/hgfs/shared/VLSI-Multipliers/src
         logfile  : /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.log.00
         tmpdir   : /tmp/oasys.14133/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {fa.v ha.v CSA.v buffer.v wallace.v simple_Adder.v multiplierTree.v} -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/work}
info:    File 'fa.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/fa.v' using search_path variable.  [CMD-126]
info:    File 'ha.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/ha.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/CSA.v' using search_path variable.  [CMD-126]
info:    File 'buffer.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/buffer.v' using search_path variable.  [CMD-126]
info:    File 'wallace.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v' using search_path variable.  [CMD-126]
info:    File 'simple_Adder.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/simple_Adder.v' using search_path variable.  [CMD-126]
info:    File 'multiplierTree.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module multiplierTree
starting synthesize at 00:00:01(cpu)/0:00:19(wall) 71MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'multiplierTree' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'buffer' (depth 2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/buffer.v:1)[7])  [VLOG-400]
info:    module 'buffer' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'buffer' (depth 2) (1#5) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/buffer.v:1)[7])  [VLOG-401]
info:    synthesizing module 'wallace' (depth 2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v:1)[7])  [VLOG-400]
info:    synthesizing module 'CSA' (depth 3) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/CSA.v:1)[7])  [VLOG-400]
info:    module 'CSA' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'CSA' (depth 3) (2#5) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/CSA.v:1)[7])  [VLOG-401]
info:    synthesizing module 'simple_Adder' (depth 3) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/simple_Adder.v:1)[7])  [VLOG-400]
info:    module 'simple_Adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'simple_Adder' (depth 3) (3#5) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/simple_Adder.v:1)[7])  [VLOG-401]
info:    module 'wallace' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'CSA' for 14 instances  [NL-105]
info:    uniquifying module 'CSA' for 3 instances  [NL-105]
info:    uniquifying module 'CSA' for 5 instances  [NL-105]
info:    uniquifying module 'CSA' for 9 instances  [NL-105]
info:    done synthesizing module 'wallace' (depth 2) (4#5) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v:1)[7])  [VLOG-401]
info:    synthesizing module 'buffer__parameterized0' (depth 2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/buffer.v:1)[7])  [VLOG-400]
info:    module 'buffer__parameterized0' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'buffer__parameterized0' (depth 2) (4#5) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/buffer.v:1)[7])  [VLOG-401]
info:    module 'multiplierTree' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'buffer' for 2 instances  [NL-105]
info:    done synthesizing module 'multiplierTree' (depth 1) (5#5) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v:1)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:02(cpu)/0:00:20(wall) 106MB(vsz)/355MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/odb/2_synthesized.odb
info:    design 'multiplierTree' has no physical info  [WRITE-120]
warning: WrSdc.. design 'multiplierTree' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.707321
> set io_clock_period     2.0
> set clock_period        2.0   
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports rst]
# set_false_path -from rst
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> set_output_delay -clock sysclk [ expr 0.5 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       3|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |multiplierTree|           |            
  Total Instances       |         13172|      15718|     357.686
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |         13172|      15718|     357.686
      Buffers           |             0|          0|       0.000
      Inverters         |          5900|       3139|      84.684
      Clock-Gates       |             3|         12|       0.177
      Combinational     |          7141|      11988|     262.698
      Latches           |             0|          0|       0.000
      FlipFlops         |           128|        579|      10.126
       Single-Bit FF    |           128|        579|      10.126
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           128|           |            
       Bits             |           128|        579|      10.126
         Load-Enabled   |             0|           |            
         Clock-Gated    |           128|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |      15718|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:04(cpu)/0:00:21(wall) 118MB(vsz)/355MB(peak)
Log file for child PID=14183:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=14184:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=14190:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=14194:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 10406.5squm (#1, 0 secs)
info: optimized 'wallace__GB0' area changed -904.9squm (x1), total 9501.5squm (#2)
info: optimized 'wallace__GB1' area changed -127.4squm (x1), total 9374.1squm (#3)
info: optimized 'wallace__GB2' area changed -291.5squm (x1), total 9082.6squm (#4)
info: optimized 'wallace__GB3' area changed -848.8squm (x1), total 8233.8squm (#5)
info: optimized 'multiplierTree__GC0' area changed -2.4squm (x1), total 8231.4squm (#6)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8231.4squm (#7, 0 secs)
info: optimized 'wallace__GB3' area changed 0.0squm (x1), total 8231.4squm (#8)
info: optimized 'wallace__GB2' area changed 0.0squm (x1), total 8231.4squm (#9)
info: optimized 'wallace__GB0' area changed 0.0squm (x1), total 8231.4squm (#10)
info: optimized 'wallace__GB1' area changed 0.0squm (x1), total 8231.4squm (#11)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8231.4squm (#12, 0 secs)
info: optimized 'wallace__GB0' area changed 0.0squm (x1), total 8231.4squm (#13)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8231.4squm (#14, 0 secs)
done optimizing area at 00:00:45(cpu)/0:00:40(wall) 115MB(vsz)/381MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'multiplierTree' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 8231.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -2880.6ps
info: activated path group I2R @ 1496.7ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 893.2ps
info: (0) optimizing 'i_0/I1[63]' (path group default) @ -2880.6ps(1/2) (1 secs)
info: (1) optimizing 'i_0/I1[63]' (path group default) @ -73.5ps(1/2) (1 secs)
info: finished path group default @ 169.8ps
info: finished path group R2O @ 893.2ps
info: finished path group I2R @ 1496.7ps
info: reactivating path groups
info: reactivated path group default @ 169.8ps
info: reactivated path group I2R @ 1496.7ps
info: reactivated path group R2O @ 893.2ps
info: finished path group default @ 169.8ps
info: finished path group R2O @ 893.2ps
info: finished path group I2R @ 1496.7ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module multiplierTree
info: optimized 'multiplierTree__GC0' area recovered 0.0 squm (x1), total 0.0 squm (1#5), 0.01 secs
info: optimized 'wallace__GB0' area recovered 0.0 squm (x1), total 0.0 squm (2#5), 0.16 secs
info: optimized 'wallace__GB1' area recovered 0.0 squm (x1), total 0.0 squm (3#5), 0.01 secs
info: optimized 'wallace__GB2' area recovered 0.0 squm (x1), total 0.0 squm (4#5), 0.04 secs
info: optimized 'wallace__GB3' area recovered 23.4 squm (x1), total 23.4 squm (5#5), 0.73 secs
info: area recovery done, total area reduction: 23.41squm (0.28%), slack: 165.1ps (-4.7ps) (1 secs / 11.7%)
done optimizing virtual at 00:00:49(cpu)/0:00:44(wall) 132MB(vsz)/381MB(peak)
finished optimize at 00:00:49(cpu)/0:00:44(wall) 132MB(vsz)/381MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: inRegA/Q_reg[11]/Q
    (Clocked by sysclk R)
Endpoint: outReg/Q_reg[52]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1969.2
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.8)
Data arrival time: 1804.1
Slack: 165.1
Logic depth: 37
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3                                   
inRegA/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (1.10)
inRegA/Q_reg[11]/CK->Q   DFF_X1*                 rr    146.7    146.7    146.7      0.0      0.0      2.9     32.5      2              /PD_TOP        (1.10)
M64/i_0_0_23/A->ZN       INV_X32                 rf    162.1     15.4     15.2      0.2     15.3      8.2    137.3     31              /PD_TOP        (1.10)
M64/i_0_0_24/A2->ZN      NOR2_X4                 fr    200.2     38.1     37.9      0.2      7.6      0.8     12.5      3              /PD_TOP        (1.10)
M64/A1_1/i_0_116/B->ZN   XNOR2_X2                rr    243.2     43.0     43.0      0.0     24.9      0.3      4.0      1              /PD_TOP        (1.10)
M64/A1_1/i_0_115/B->ZN   XNOR2_X2                rr    296.2     53.0     53.0      0.0     22.6      0.8     12.5      3              /PD_TOP        (1.10)
M64/A2_1/i_0_117/B->ZN   XNOR2_X2                rr    342.7     46.5     46.5      0.0     42.4      0.3      4.0      1              /PD_TOP        (1.10)
M64/A2_1/i_0_116/B->ZN   XNOR2_X2                rr    395.7     53.0     53.0      0.0     22.6      0.8     12.5      3              /PD_TOP        (1.10)
M64/A3_1/i_0_119/B->ZN   XNOR2_X2                rr    442.2     46.5     46.5      0.0     42.4      0.3      4.0      1              /PD_TOP        (1.10)
M64/A3_1/i_0_118/B->ZN   XNOR2_X2                rr    495.2     53.0     53.0      0.0     22.6      0.8     12.5      3              /PD_TOP        (1.10)
M64/A4_1/i_0_125/B->ZN   XNOR2_X2                rr    541.7     46.5     46.5      0.0     42.4      0.3      4.0      1              /PD_TOP        (1.10)
M64/A4_1/i_0_124/B->ZN   XNOR2_X2                rr    597.7     56.0     56.0      0.0     22.6      3.3     15.0      3              /PD_TOP        (1.10)
M64/A5_1/i_0_135/B->ZN   XNOR2_X2                rr    645.2     47.5     47.3      0.2     48.1      0.3      4.0      1              /PD_TOP        (1.10)
M64/A5_1/i_0_134/B->ZN   XNOR2_X2                rf    672.9     27.7     27.7      0.0     22.6      2.6      8.3      2              /PD_TOP        (1.10)
M64/A6/i_0_146/B->Z      XOR2_X2                 ff    735.4     62.5     62.3      0.2     14.8      0.5      6.2      2              /PD_TOP        (1.10)
M64/A7/i_0_142/B->Z      XOR2_X2                 ff    797.3     61.9     61.9      0.0     13.7      0.5      6.2      2              /PD_TOP        (1.10)
M64/A8/i_0_122/B->Z      XOR2_X2                 ff    859.2     61.9     61.9      0.0     13.7      0.5      6.2      2              /PD_TOP        (1.10)
M64/A9/i_0_58/B->Z       XOR2_X2                 ff    926.8     67.6     67.6      0.0     13.7      0.8     13.0      3              /PD_TOP        (1.10)
M64/RESULT/i_0/i_210/A2->ZN
                         NOR2_X4                 fr    958.0     31.2     31.2      0.0     17.1      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_207/A->ZN
                         AOI21_X4                rf    973.9     15.9     15.9      0.0     15.3      0.6      7.7      2              /PD_TOP        (1.10)
M64/RESULT/i_0/i_206/A->ZN
                         OAI21_X4                fr    993.9     20.0     20.0      0.0      9.1      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_205/A2->ZN
                         NAND2_X4                rf   1011.9     18.0     18.0      0.0     18.3      0.6      7.9      2              /PD_TOP        (1.10)
M64/RESULT/i_0/i_204/B2->ZN
                         OAI22_X4                fr   1064.9     53.0     53.0      0.0      8.4      1.0     12.1      3              /PD_TOP        (1.10)
M64/RESULT/i_0/i_196/A3->ZN
                         NOR3_X4                 rf   1082.0     17.1     17.1      0.0     39.9      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_188/A4->ZN
                         NOR4_X4                 fr   1183.1    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
M64/RESULT/i_0/i_181/A3->ZN
                         NOR3_X4                 rf   1200.9     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_256/A4->ZN
                         NOR4_X4                 fr   1302.5    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
M64/RESULT/i_0/i_254/A3->ZN
                         NOR3_X4                 rf   1320.3     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_251/A4->ZN
                         NOR4_X4                 fr   1433.7    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
M64/RESULT/i_0/i_242/A3->ZN
                         NOR3_X4                 rf   1451.7     18.0     18.0      0.0     72.2      0.3      4.2      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_241/A3->ZN
                         NOR3_X4                 fr   1527.0     75.3     75.3      0.0      6.6      1.2     16.8      4              /PD_TOP        (1.10)
M64/RESULT/i_0/i_224/A1->ZN
                         NOR2_X4                 rf   1538.0     11.0     11.0      0.0     49.9      0.3      4.4      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_223/A2->ZN
                         NOR2_X4                 fr   1580.5     42.5     42.5      0.0      5.6      1.2     16.7      4              /PD_TOP        (1.10)
M64/RESULT/i_0/i_134/B2->ZN
                         OAI21_X4                rf   1604.8     24.3     24.3      0.0     29.8      0.6      7.8      2              /PD_TOP        (1.10)
M64/RESULT/i_0/i_132/B2->ZN
                         OAI22_X4*               fr   1680.3     75.5     75.5      0.0     10.8      0.6     30.5      2              /PD_TOP        (1.10)
M64/RESULT/i_0/i_131/A->ZN
                         INV_X8                  rf   1688.3      8.0      8.0      0.0     15.3      0.6      7.9      2              /PD_TOP        (1.10)
M64/RESULT/i_0/i_125/B2->ZN
                         OAI22_X4                fr   1728.9     40.6     40.6      0.0      3.9      0.3      4.0      1              /PD_TOP        (1.10)
M64/RESULT/i_0/i_124/B->ZN
                         XNOR2_X2                rr   1773.6     44.7     44.7      0.0     29.8      2.2      4.5      1              /PD_TOP        (1.10)
outReg/i_0_54/A2->ZN     AND2_X4                 rr   1804.1     30.4     30.4      0.0     23.8      0.3      1.4      1              /PD_TOP        (1.10)
outReg/Q_reg[52]/D       DFF_X1                   r   1804.1      0.1               0.1      6.3                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: en
    (Clocked by rtDefaultClock R)
Endpoint: inRegA/clk_gate_Q_reg/E
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1937.2
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 62.8)
Data arrival time: 440.5
Slack: 1496.7
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
en                       {set_input_delay}        f    200.0    200.0    200.0                        2.1      8.6      3                                   
inRegA/i_0_0/A1->ZN      OR2_X4                  ff    440.5    240.4    240.4      0.0    707.3      0.3      1.2      1              /PD_TOP        (1.10)
inRegA/clk_gate_Q_reg/E  CLKGATETST_X2            f    440.5      0.1               0.1      7.4                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: outReg/Q_reg[63]/Q
    (Clocked by sysclk R)
Endpoint: c[63]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 1000.0)
Data arrival time: 106.8
Slack: 893.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3                                   
outReg/clk_gate_Q_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
outReg/Q_reg[63]/CK->Q   DFF_X1                  rr    106.7    106.7    106.7      0.0      0.0      1.5     11.5      1              /PD_TOP        (1.10)
c[63]                                             r    106.8      0.1               0.1     29.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    165.1
2    |I2R    | 1.000|      0.0|   1496.7
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|    893.2
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 178.475000 -bottom 148.475 -top 178.475000
info:    create placement blockage 'blk_top' (0.000000 148.475000) (178.475000 178.475000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 178.475000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (178.475000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 178.475000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 178.475000)  [FP-103]
> create_blockage -name blk_right -type macro -left 148.475 -right 178.475000 -bottom 0 -top 178.475000
info:    create placement blockage 'blk_right' (148.475000 0.000000) (178.475000 178.475000)  [FP-103]
> optimize -place
starting optimize at 00:00:49(cpu)/0:00:44(wall) 133MB(vsz)/381MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 5, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 163 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 163 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 163 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 163 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 51.75%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             89297.85
Average Wire      =                73.26
Longest Wire      =               149.80
Shortest Wire     =                 0.00
WNS               = 153.3ps
info:	placing 131 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 5, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 163 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 162 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 92.27% average utilization: 53.56%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             97995.31
Average Wire      =                80.39
Longest Wire      =               135.10
Shortest Wire     =                34.30
WNS               = 152.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 152.2ps
done optimize placement at 00:01:22(cpu)/0:01:09(wall) 334MB(vsz)/753MB(peak)
finished optimize at 00:01:22(cpu)/0:01:09(wall) 334MB(vsz)/753MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/verilog/demo_multiplierTree.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/multiplierTree/verilog/demo_multiplierTree.syn.v' for module 'multiplierTree'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> start_gui
> source scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> start_gui
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/work}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:01:25(cpu)/0:08:49(wall) 334MB(vsz)/753MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:01:25(cpu)/0:08:49(wall) 347MB(vsz)/753MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.707321
> set io_clock_period     2.0
> set clock_period        2.0   
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports rst]
# set_false_path -from rst
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> set_output_delay -clock sysclk [ expr 0.5 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       1|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |          1045|       1786|      37.103
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |          1045|       1786|      37.103
      Buffers           |             0|          0|       0.000
      Inverters         |           264|        140|       3.789
      Clock-Gates       |             1|          4|       0.059
      Combinational     |           612|        882|      19.964
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |            64|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |            64|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1786|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:01:26(cpu)/0:08:49(wall) 348MB(vsz)/753MB(peak)
Log file for child PID=14476:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=14477:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=14479:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=14484:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1783.8squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -117.0squm (x1), total 1666.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1666.8squm (#3, 0 secs)
done optimizing area at 00:01:32(cpu)/0:08:54(wall) 347MB(vsz)/753MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1666.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -825.0ps
info: activated path group I2R @ -995.4ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 891.4ps
info: (0) optimizing 'i_0/a[1]' (path group I2R) @ -995.4ps(1/2) (0 secs)
info: (1) optimizing 'i_0/b[1]' (path group I2R) @ -1367.3ps(1/2) (1 secs)
info: finished path group I2R @ 167.2ps
info: finished path group default @ 422.5ps
info: finished path group R2O @ 891.0ps
info: reactivating path groups
info: reactivated path group default @ 422.5ps
info: reactivated path group I2R @ 167.2ps
info: reactivated path group R2O @ 891.0ps
info: finished path group I2R @ 167.2ps
info: finished path group default @ 422.5ps
info: finished path group R2O @ 891.0ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.01 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 167.2ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:01:35(cpu)/0:08:56(wall) 355MB(vsz)/753MB(peak)
finished optimize at 00:01:35(cpu)/0:08:56(wall) 355MB(vsz)/753MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[6]/Q
    (Clocked by sysclk R)
Endpoint: c_reg[58]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1962.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 1539.5
Slack: 422.5
Logic depth: 31
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0    104                                   
counter_reg[6]/CK->Q     DFF_X1*                 rr    149.4    149.4    149.4      0.0      0.0      1.4     37.5      4              /PD_TOP        (1.10)
i_0_0_400/A1->ZN         NOR4_X4                 rf    161.0     11.6     11.6      0.0     15.3      0.3      4.1      1              /PD_TOP        (1.10)
i_0_0_430/A1->ZN         NAND2_X4*               fr    236.9     75.9     75.9      0.0      7.2     36.7    329.8    102              /PD_TOP        (1.10)
i_0_0_397/A2->ZN         NOR2_X4*                rf    282.2     45.3     43.6      1.7     15.3     12.5     90.2     31              /PD_TOP        (1.10)
i_0_0_335/C2->ZN         AOI222_X2               fr    405.7    123.5    122.9      0.6     15.3      0.6      9.0      2              /PD_TOP        (1.10)
i_0_0_236/A1->ZN         NOR2_X4                 rf    423.4     17.7     17.7      0.0     72.5      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    445.7     22.3     22.3      0.0      7.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    461.7     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    509.5     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    533.7     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    555.4     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    567.7     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    668.8    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    686.6     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    788.2    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    806.0     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr    907.6    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf    925.7     18.1     18.1      0.0     61.7      0.3      4.5      1              /PD_TOP        (1.10)
i_0_8/i_205/A1->ZN       NOR4_X4                 fr    992.7     67.0     67.0      0.0      6.7      0.9     12.5      3              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1017.3     24.6     24.6      0.0     62.5      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1076.6     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1085.0      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1160.5     75.5     75.5      0.0      3.9      1.5     37.4      5              /PD_TOP        (1.10)
i_0_11/i_124/A1->ZN      OR3_X4                  ff   1221.7     61.2     61.2      0.0     15.3      0.6      7.0      2              /PD_TOP        (1.10)
i_0_11/i_122/A1->ZN      OR2_X4                  ff   1262.3     40.6     40.6      0.0     12.6      0.3      2.5      1              /PD_TOP        (1.10)
i_0_11/i_214/A2->ZN      OR2_X4                  ff   1318.0     55.7     55.7      0.0      7.7      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_213/A->ZN       INV_X8                  fr   1331.6     13.6     13.6      0.0     13.8      0.7      8.3      2              /PD_TOP        (1.10)
i_0_11/i_212/A4->ZN      NAND4_X4*               rf   1400.1     68.5     68.5      0.0      6.3      1.2     60.4      4              /PD_TOP        (1.10)
i_0_11/i_113/A2->ZN      NOR2_X4*                fr   1461.7     61.6     61.6      0.0     15.3      0.6     29.9      2              /PD_TOP        (1.10)
i_0_11/i_109/A->ZN       AOI21_X4                rf   1476.3     14.6     14.6      0.0     15.3      0.3      4.4      1              /PD_TOP        (1.10)
i_0_0_129/A1->ZN         AOI22_X4                fr   1534.9     58.6     58.6      0.0      7.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_128/A->ZN          INV_X4                  rf   1539.5      4.6      4.6      0.0     50.3      0.3      1.4      1              /PD_TOP        (1.10)
c_reg[58]/D              DFF_X1                   f   1539.5      0.0               0.0      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b[14]
    (Clocked by rtDefaultClock R)
Endpoint: c_reg[53]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1962.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 1794.8
Slack: 167.2
Logic depth: 34
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b[14]                    {set_input_delay}        f    200.0    200.0    200.0                        3.2     11.8      3                                   
i_0_4/i_93/A1->ZN        OR3_X4                  ff    501.9    301.7    301.7      0.0    707.3      0.6      4.9      2              /PD_TOP        (1.10)
i_0_4/i_6/A1->ZN         OR2_X4                  ff    554.6     52.7     52.7      0.0     12.0      0.3     25.7      1              /PD_TOP        (1.10)
i_0_4/i_128/A->ZN        INV_X8                  fr    571.6     17.0     17.0      0.0     13.8      1.3     16.6      4              /PD_TOP        (1.10)
i_0_4/i_98/A1->ZN        NAND2_X4                rf    588.3     16.7     16.7      0.0      8.4      0.8     12.7      3              /PD_TOP        (1.10)
i_0_4/i_76/A3->ZN        NOR3_X4*                fr    687.3     99.0     99.0      0.0     10.3      0.6     29.9      2              /PD_TOP        (1.10)
i_0_4/i_75/A->ZN         INV_X8                  rf    698.0     10.7     10.7      0.0     15.3      1.2     17.3      4              /PD_TOP        (1.10)
i_0_4/i_74/A4->ZN        NOR4_X4*                fr    841.1    143.1    143.1      0.0      4.9      0.6     30.0      2              /PD_TOP        (1.10)
i_0_4/i_73/A->ZN         INV_X8                  rf    849.4      8.3      8.3      0.0     15.3      0.6      8.9      2              /PD_TOP        (1.10)
i_0_4/i_72/A2->ZN        NOR2_X4*                fr    906.4     57.0     57.0      0.0      4.0      0.6     29.9      2              /PD_TOP        (1.10)
i_0_4/i_71/A->ZN         INV_X8                  rf    917.7     11.3     11.3      0.0     15.3      1.5     20.0      5              /PD_TOP        (1.10)
i_0_4/i_56/A3->ZN        OR3_X4                  ff    991.7     74.0     74.0      0.0      5.2      0.6      8.8      2              /PD_TOP        (1.10)
i_0_4/i_53/A->ZN         OAI21_X4                fr   1027.0     35.3     35.3      0.0     13.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_4/i_52/A->ZN         INV_X8                  rf   1032.9      5.9      5.9      0.0     43.3      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_317/B1->ZN         AOI222_X4               fr   1166.9    134.0    134.0      0.0      3.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_0_316/A->ZN          INV_X8                  rf   1182.5     15.6     15.6      0.0     20.7      0.9     34.4      3              /PD_TOP        (1.10)
i_0_11/i_263/A->ZN       INV_X8                  fr   1193.2     10.7     10.7      0.0      6.9      0.7      8.2      2              /PD_TOP        (1.10)
i_0_11/i_190/A2->ZN      NAND4_X4                rf   1240.7     47.5     47.5      0.0      6.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_11/i_189/A->ZN       INV_X8                  fr   1273.3     32.6     32.6      0.0     33.5      1.2     37.9      4              /PD_TOP        (1.10)
i_0_11/i_188/A1->ZN      NAND4_X4*               rf   1321.9     48.6     48.6      0.0     13.7      0.6     30.3      2              /PD_TOP        (1.10)
i_0_11/i_187/A->ZN       INV_X8                  fr   1337.8     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_11/i_186/A1->ZN      NAND4_X4*               rf   1384.2     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_11/i_185/A->ZN       INV_X8                  fr   1400.1     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_11/i_184/A1->ZN      NAND4_X4*               rf   1446.5     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_11/i_183/A->ZN       INV_X8                  fr   1462.4     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_11/i_182/A1->ZN      NAND4_X4*               rf   1508.8     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_11/i_181/A->ZN       INV_X8                  fr   1524.7     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_11/i_166/A1->ZN      NAND2_X4*               rf   1562.8     38.1     38.1      0.0      7.3      0.8     55.9      3              /PD_TOP        (1.10)
i_0_11/i_165/A->ZN       INV_X8                  fr   1580.4     17.6     17.6      0.0     15.3      1.2     16.2      4              /PD_TOP        (1.10)
i_0_11/i_164/A1->ZN      NAND2_X4*               rf   1613.1     32.7     32.7      0.0      8.3      1.4     41.5      5              /PD_TOP        (1.10)
i_0_11/i_100/A3->ZN      OR3_X4                  ff   1691.1     78.0     78.0      0.0     15.3      0.6      8.8      2              /PD_TOP        (1.10)
i_0_11/i_97/A->ZN        OAI21_X4                fr   1726.4     35.3     35.3      0.0     13.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_96/A->ZN        INV_X8                  rf   1733.1      6.7      6.7      0.0     43.3      0.3      4.4      1              /PD_TOP        (1.10)
i_0_0_119/A1->ZN         AOI22_X4                fr   1790.2     57.1     57.1      0.0      3.5      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_118/A->ZN          INV_X4                  rf   1794.8      4.6      4.6      0.0     50.3      0.3      1.4      1              /PD_TOP        (1.10)
c_reg[53]/D              DFF_X1                   f   1794.8      0.2               0.2      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by sysclk R)
Endpoint: c[63]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 1000.0)
Data arrival time: 109.0
Slack: 891.0
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0    104                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr    108.8    108.8    108.8      0.0      0.0      2.5     12.5      1              /PD_TOP        (1.10)
c[63]                                             r    109.0      0.2               0.2     31.3                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    422.5
2    |I2R    | 1.000|      0.0|    167.2
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|    891.0
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 115.865000 -bottom 85.865 -top 115.865000
info:    create placement blockage 'blk_top' (0.000000 85.865000) (115.865000 115.865000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 115.865000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (115.865000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 115.865000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 115.865000)  [FP-103]
> create_blockage -name blk_right -type macro -left 85.865 -right 115.865000 -bottom 0 -top 115.865000
info:    create placement blockage 'blk_right' (85.865000 0.000000) (115.865000 115.865000)  [FP-103]
> optimize -place
starting optimize at 00:01:35(cpu)/0:08:56(wall) 355MB(vsz)/753MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 167 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 167 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 167 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 63.49% average utilization: 61.55%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 167.2ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 61.94% average utilization: 61.56%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7825.04
Average Wire      =                60.19
Longest Wire      =                63.08
Shortest Wire     =                57.40
WNS               = 167.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 167.0ps
done optimize placement at 00:01:35(cpu)/0:08:57(wall) 360MB(vsz)/756MB(peak)
finished optimize at 00:01:35(cpu)/0:08:57(wall) 360MB(vsz)/756MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> start_gui
> source scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog booth_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/work}
info:    File 'booth_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier/booth_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module booth_multiplier
starting synthesize at 00:01:37(cpu)/0:20:07(wall) 331MB(vsz)/756MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'booth_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier/booth_multiplier.v:1)[7])  [VLOG-400]
info:    module 'booth_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'booth_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier/booth_multiplier.v:1)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:01:37(cpu)/0:20:07(wall) 345MB(vsz)/756MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb/2_synthesized.odb
info:    design 'booth_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'booth_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.707321
> set io_clock_period     2.0
> set clock_period        2.0   
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports rst]
# set_false_path -from rst
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> set_output_delay -clock sysclk [ expr 0.5 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       6|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+----------------+-----------+------------
                        |                |Area (squm)|Leakage (uW)
------------------------+----------------+-----------+------------
Design Name             |booth_multiplier|           |            
  Total Instances       |            1529|       2590|      52.282
    Macros              |               0|          0|       0.000
    Pads                |               0|          0|       0.000
    Phys                |               0|          0|       0.000
    Blackboxes          |               0|          0|       0.000
    Cells               |            1529|       2590|      52.282
      Buffers           |               0|          0|       0.000
      Inverters         |             399|        212|       5.727
      Clock-Gates       |               6|         24|       0.355
      Combinational     |             891|       1300|      27.767
      Latches           |               0|          0|       0.000
      FlipFlops         |             233|       1054|      18.433
       Single-Bit FF    |             233|       1054|      18.433
       Multi-Bit FF     |               0|          0|       0.000
       Clock-Gated      |             169|           |            
       Bits             |             233|       1054|      18.433
         Load-Enabled   |               0|           |            
         Clock-Gated    |             169|           |            
  Tristate Pin Count    |              64|           |            
Physical Info           |Unplaced        |           |            
  Chip Size (mm x mm)   |                |          0|            
  Fixed Cell Area       |                |          0|            
    Phys Only           |               0|          0|            
  Placeable Area        |                |          0|            
  Movable Cell Area     |                |       2590|            
  Utilization (%)       |                |           |            
  Chip Utilization (%)  |                |           |            
  Total Wire Length (mm)|           0.000|           |            
  Longest Wire (mm)     |                |           |            
  Average Wire (mm)     |                |           |            
------------------------+----------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:01:37(cpu)/0:20:07(wall) 346MB(vsz)/756MB(peak)
Log file for child PID=14770:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w1.00.log 
Log file for child PID=14772:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w2.00.log 
Log file for child PID=14776:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w3.00.log 
Log file for child PID=14778:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w4.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 2587.1squm (#1, 0 secs)
info: optimized 'booth_multiplier__genmod__0' area changed -616.1squm (x1), total 1971.1squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1971.1squm (#3, 0 secs)
info: optimized 'booth_multiplier__genmod__0' area changed 0.0squm (x1), total 1971.1squm (#4)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1971.1squm (#5, 0 secs)
done optimizing area at 00:01:48(cpu)/0:20:16(wall) 349MB(vsz)/756MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'booth_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1971.1squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -889.4ps
info: activated path group I2R @ -1071.0ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 720.7ps
info: (0) optimizing 'i_64/a[1]' (path group I2R) @ -1071.0ps(1/2) (0 secs)
info: (1) optimizing 'i_64/b[1]' (path group I2R) @ -1295.1ps(1/2) (2 secs)
info: finished path group I2R @ 32.0ps
info: finished path group default @ 292.1ps
info: finished path group R2O @ 720.6ps
info: reactivating path groups
info: reactivated path group default @ 292.1ps
info: reactivated path group I2R @ 32.0ps
info: reactivated path group R2O @ 720.6ps
info: finished path group I2R @ 32.0ps
info: finished path group default @ 292.1ps
info: finished path group R2O @ 720.6ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module booth_multiplier
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 32.0ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:01:50(cpu)/0:20:19(wall) 357MB(vsz)/756MB(peak)
finished optimize at 00:01:50(cpu)/0:20:19(wall) 357MB(vsz)/756MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SC_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: c_reg[57]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1960.1
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.9)
Data arrival time: 1668.0
Slack: 292.1
Logic depth: 34
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
clk_gate_SC_reg/CK->GCK  CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     38              /PD_TOP        (1.10)
SC_reg[0]/CK->Q          DFF_X1                  rr    119.7    119.7    119.7      0.0      0.0      1.2     17.1      4              /PD_TOP        (1.10)
i_64_1_381/A3->ZN        NOR3_X4                 rf    137.1     17.4     17.4      0.0     41.9      0.3      4.2      1              /PD_TOP        (1.10)
i_64_1_409/A2->ZN        NAND2_X4*               fr    199.2     62.1     62.1      0.0      6.6     14.8    144.9     38              /PD_TOP        (1.10)
i_64_1_408/A->ZN         INV_X32                 rf    213.8     14.6     13.9      0.7     15.3     14.1    107.6     36              /PD_TOP        (1.10)
i_64_1_377/A2->ZN        AND2_X4*                ff    275.8     62.0     61.4      0.6      6.7     12.8     94.4     32              /PD_TOP        (1.10)
i_64_1_315/C2->ZN        AOI222_X4               fr    429.3    153.5    152.9      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_64_1_314/A->ZN         INV_X8                  rf    442.7     13.4     13.4      0.0     18.4      2.0     25.7      7              /PD_TOP        (1.10)
i_64_197/i_187/A1->ZN    NOR2_X4                 fr    464.3     21.6     21.6      0.0      5.9      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_184/A->ZN     AOI21_X4                rf    480.3     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_64_197/i_183/B2->ZN    OAI22_X4                fr    528.1     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_64_197/i_182/A->ZN     OAI21_X4                rf    552.3     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_181/A2->ZN    NAND2_X4                fr    574.0     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_64_197/i_175/A3->ZN    NOR3_X4                 rf    586.3     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_167/A4->ZN    NOR4_X4                 fr    687.4    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_64_197/i_161/A3->ZN    NOR3_X4                 rf    705.2     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_153/A4->ZN    NOR4_X4                 fr    806.8    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_64_197/i_147/A3->ZN    NOR3_X4                 rf    824.6     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_139/A4->ZN    NOR4_X4                 fr    926.2    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_64_197/i_133/A3->ZN    NOR3_X4                 rf    944.3     18.1     18.1      0.0     61.7      0.3      4.5      1              /PD_TOP        (1.10)
i_64_197/i_201/A1->ZN    NOR4_X4                 fr   1017.2     72.9     72.9      0.0      6.7      1.2     14.6      4              /PD_TOP        (1.10)
i_64_197/i_65/B1->ZN     AOI21_X4                rf   1042.1     24.9     24.9      0.0     67.7      0.6      7.9      2              /PD_TOP        (1.10)
i_64_197/i_64/B2->ZN     OAI21_X4                fr   1101.4     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_64_197/i_63/A->ZN      INV_X8                  rf   1109.8      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_64_197/i_58/A->Z       XOR2_X2                 ff   1159.4     49.6     49.6      0.0      3.9      0.3      2.7      1              /PD_TOP        (1.10)
i_64_1_287/A1->ZN        AOI222_X4               fr   1277.3    117.9    117.9      0.0     11.7      0.9     34.6      3              /PD_TOP        (1.10)
i_64_1_286/A->ZN         INV_X8                  rf   1292.5     15.2     15.2      0.0     23.1      0.8     30.6      3              /PD_TOP        (1.10)
i_64_203/i_196/A2->ZN    OR3_X4                  ff   1361.8     69.3     69.3      0.0      6.5      0.6      7.0      2              /PD_TOP        (1.10)
i_64_203/i_195/A2->ZN    OR3_X4                  ff   1444.5     82.7     82.7      0.0     12.7      0.3     25.7      1              /PD_TOP        (1.10)
i_64_203/i_194/A->ZN     INV_X8                  fr   1459.7     15.2     15.2      0.0     17.9      0.7      8.3      2              /PD_TOP        (1.10)
i_64_203/i_169/A4->ZN    NAND4_X4*               rf   1520.9     61.2     61.2      0.0      6.3      1.5     41.6      5              /PD_TOP        (1.10)
i_64_203/i_110/A3->ZN    OR3_X4                  ff   1598.9     78.0     78.0      0.0     15.3      0.6      8.8      2              /PD_TOP        (1.10)
i_64_203/i_107/A->ZN     OAI21_X4                fr   1634.2     35.3     35.3      0.0     13.2      0.3     25.7      1              /PD_TOP        (1.10)
i_64_203/i_106/A->ZN     INV_X8                  rf   1640.8      6.6      6.6      0.0     43.3      0.3      4.0      1              /PD_TOP        (1.10)
i_64_1_132/A1->ZN        NAND2_X4                fr   1652.3     11.5     11.5      0.0      3.4      0.3      4.2      1              /PD_TOP        (1.10)
i_64_1_131/A->ZN         OAI21_X2                rf   1668.0     15.7     15.7      0.0      9.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[57]/D              DFF_X1                   f   1668.0      0.0               0.0      7.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a[6]
    (Clocked by rtDefaultClock R)
Endpoint: c_reg[57]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1960.1
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.9)
Data arrival time: 1928.1
Slack: 32.0
Logic depth: 33
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
a[6]                     {set_input_delay}        f    200.0    200.0    200.0                        3.3     11.9      3                                   
i_64_194/i_120/A1->ZN    OR3_X4                  ff    504.3    304.3    304.1      0.2    707.3      0.6      6.9      2              /PD_TOP        (1.10)
i_64_194/i_119/A1->ZN    OR2_X4                  ff    557.3     53.0     53.0      0.0     12.6      0.3     25.7      1              /PD_TOP        (1.10)
i_64_194/i_118/A->ZN     INV_X8                  fr    569.1     11.8     11.8      0.0     13.8      0.3      4.0      1              /PD_TOP        (1.10)
i_64_194/i_117/A1->ZN    NAND2_X4*               rf    597.1     28.0     28.0      0.0      5.2      0.8     34.7      3              /PD_TOP        (1.10)
i_64_194/i_116/A->ZN     INV_X8                  fr    613.1     16.0     16.0      0.0     15.3      0.8     12.3      3              /PD_TOP        (1.10)
i_64_194/i_6/A->ZN       AOI21_X2                rf    623.8     10.7     10.7      0.0      7.3      0.4      2.6      1              /PD_TOP        (1.10)
i_64_1_327/C1->ZN        AOI222_X4               fr    765.2    141.4    141.4      0.0      7.1      0.3     25.8      1              /PD_TOP        (1.10)
i_64_1_326/A->ZN         INV_X8                  rf    777.1     11.9     11.9      0.0     18.4      1.8     19.8      6              /PD_TOP        (1.10)
i_64_197/i_180/A1->ZN    NOR2_X4                 fr    807.9     30.8     30.8      0.0      5.2      0.8     11.5      3              /PD_TOP        (1.10)
i_64_197/i_177/A1->ZN    OR3_X4                  rr    837.2     29.3     29.3      0.0     23.7      0.6      8.7      2              /PD_TOP        (1.10)
i_64_197/i_175/A1->ZN    NOR3_X4                 rf    846.4      9.2      9.2      0.0      9.4      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_167/A4->ZN    NOR4_X4                 fr    947.5    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_64_197/i_161/A3->ZN    NOR3_X4                 rf    965.3     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_153/A4->ZN    NOR4_X4                 fr   1066.9    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_64_197/i_147/A3->ZN    NOR3_X4                 rf   1084.7     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_139/A4->ZN    NOR4_X4                 fr   1186.3    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_64_197/i_133/A3->ZN    NOR3_X4                 rf   1204.4     18.1     18.1      0.0     61.7      0.3      4.5      1              /PD_TOP        (1.10)
i_64_197/i_201/A1->ZN    NOR4_X4                 fr   1277.3     72.9     72.9      0.0      6.7      1.2     14.6      4              /PD_TOP        (1.10)
i_64_197/i_65/B1->ZN     AOI21_X4                rf   1302.2     24.9     24.9      0.0     67.7      0.6      7.9      2              /PD_TOP        (1.10)
i_64_197/i_64/B2->ZN     OAI21_X4                fr   1361.5     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_64_197/i_63/A->ZN      INV_X8                  rf   1369.9      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_64_197/i_58/A->Z       XOR2_X2                 ff   1419.5     49.6     49.6      0.0      3.9      0.3      2.7      1              /PD_TOP        (1.10)
i_64_1_287/A1->ZN        AOI222_X4               fr   1537.4    117.9    117.9      0.0     11.7      0.9     34.6      3              /PD_TOP        (1.10)
i_64_1_286/A->ZN         INV_X8                  rf   1552.6     15.2     15.2      0.0     23.1      0.8     30.6      3              /PD_TOP        (1.10)
i_64_203/i_196/A2->ZN    OR3_X4                  ff   1621.9     69.3     69.3      0.0      6.5      0.6      7.0      2              /PD_TOP        (1.10)
i_64_203/i_195/A2->ZN    OR3_X4                  ff   1704.6     82.7     82.7      0.0     12.7      0.3     25.7      1              /PD_TOP        (1.10)
i_64_203/i_194/A->ZN     INV_X8                  fr   1719.8     15.2     15.2      0.0     17.9      0.7      8.3      2              /PD_TOP        (1.10)
i_64_203/i_169/A4->ZN    NAND4_X4*               rf   1781.0     61.2     61.2      0.0      6.3      1.5     41.6      5              /PD_TOP        (1.10)
i_64_203/i_110/A3->ZN    OR3_X4                  ff   1859.0     78.0     78.0      0.0     15.3      0.6      8.8      2              /PD_TOP        (1.10)
i_64_203/i_107/A->ZN     OAI21_X4                fr   1894.3     35.3     35.3      0.0     13.2      0.3     25.7      1              /PD_TOP        (1.10)
i_64_203/i_106/A->ZN     INV_X8                  rf   1900.9      6.6      6.6      0.0     43.3      0.3      4.0      1              /PD_TOP        (1.10)
i_64_1_132/A1->ZN        NAND2_X4                fr   1912.4     11.5     11.5      0.0      3.4      0.3      4.2      1              /PD_TOP        (1.10)
i_64_1_131/A->ZN         OAI21_X2                rf   1928.1     15.7     15.7      0.0      9.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[57]/D              DFF_X1                   f   1928.1      0.0               0.0      7.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: i_64_64/Q
    (Clocked by sysclk R)
Endpoint: c[63]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 1000.0)
Data arrival time: 279.4
Slack: 720.6
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
i_64_64/CK->Q            DFF_X1*                 rf    115.0    115.0    115.0      0.0      0.0      0.6     30.1      2              /PD_TOP        (1.10)
i_64_0/A->ZN             INV_X32                 fr    148.2     33.2     33.2      0.0     15.3     27.3    242.1     64              /PD_TOP        (1.10)
i_63/EN->Z               TBUF_X8                 rf    279.4    131.2    129.8      1.4     22.1      0.3     11.3      1              /PD_TOP        (1.10)
c[63]                                             f    279.4      0.0               0.0      6.5                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    292.1
2    |I2R    | 1.000|      0.0|     32.0
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|    720.6
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 121.215000 -bottom 91.215 -top 121.215000
info:    create placement blockage 'blk_top' (0.000000 91.215000) (121.215000 121.215000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 121.215000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (121.215000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 121.215000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 121.215000)  [FP-103]
> create_blockage -name blk_right -type macro -left 91.215 -right 121.215000 -bottom 0 -top 121.215000
info:    create placement blockage 'blk_right' (91.215000 0.000000) (121.215000 121.215000)  [FP-103]
> optimize -place
starting optimize at 00:01:50(cpu)/0:20:19(wall) 357MB(vsz)/756MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 64  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 81.23% average utilization: 29.92%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              2048.18
Average Wire      =                10.45
Longest Wire      =               118.12
Shortest Wire     =                 0.00
WNS               = 32.0ps
info:	placing 131 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 64  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 31 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 31 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 31 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 81.23% average utilization: 29.92%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              8378.38
Average Wire      =                42.75
Longest Wire      =               118.12
Shortest Wire     =                22.83
WNS               = 31.7ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 31.7ps
done optimize placement at 00:07:53(cpu)/0:23:13(wall) 364MB(vsz)/766MB(peak)
finished optimize at 00:07:53(cpu)/0:23:13(wall) 364MB(vsz)/766MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/verilog/demo_booth_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/verilog/demo_booth_multiplier.syn.v' for module 'booth_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> start_gui
