# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: d:/Tony/Downloads/PCIe/12022023/vc709_pcie_ep/vc709_pcie_ep.srcs/sources_1/ip/vc709_pcie_ep/vc709_pcie_ep.xci
# IP: The module: 'vc709_pcie_ep' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Tony/Downloads/PCIe/12022023/vc709_pcie_ep/vc709_pcie_ep.gen/sources_1/ip/vc709_pcie_ep/source/vc709_pcie_ep-PCIE_X0Y1.xdc
# XDC: The top module name and the constraint reference have the same name: 'vc709_pcie_ep'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: d:/Tony/Downloads/PCIe/12022023/vc709_pcie_ep/vc709_pcie_ep.gen/sources_1/ip/vc709_pcie_ep/synth/vc709_pcie_ep_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'vc709_pcie_ep'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: d:/Tony/Downloads/PCIe/12022023/vc709_pcie_ep/vc709_pcie_ep.srcs/sources_1/ip/vc709_pcie_ep/vc709_pcie_ep.xci
# IP: The module: 'vc709_pcie_ep' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Tony/Downloads/PCIe/12022023/vc709_pcie_ep/vc709_pcie_ep.gen/sources_1/ip/vc709_pcie_ep/source/vc709_pcie_ep-PCIE_X0Y1.xdc
# XDC: The top module name and the constraint reference have the same name: 'vc709_pcie_ep'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: d:/Tony/Downloads/PCIe/12022023/vc709_pcie_ep/vc709_pcie_ep.gen/sources_1/ip/vc709_pcie_ep/synth/vc709_pcie_ep_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'vc709_pcie_ep'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
