{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510047563039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510047563039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 15:09:22 2017 " "Processing started: Tue Nov 07 15:09:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510047563039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047563039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047563039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510047563554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510047563554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_comparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_comparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_comparator-behave " "Found design unit 1: unsigned_comparator-behave" {  } { { "unsigned_comparator.vhdl" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/unsigned_comparator.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576316 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_comparator " "Found entity 1: unsigned_comparator" {  } { { "unsigned_comparator.vhdl" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/unsigned_comparator.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-extend " "Found design unit 1: sign_extend-extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/sign_extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "register_file.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/PriorityEncoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/PriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE_decoder-behave " "Found design unit 1: PE_decoder-behave" {  } { { "PE_decoder.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/PE_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE_decoder " "Found entity 1: PE_decoder" {  } { { "PE_decoder.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/PE_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_box-norer " "Found design unit 1: nor_box-norer" {  } { { "nor_box.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/nor_box.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_box " "Found entity 1: nor_box" {  } { { "nor_box.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/nor_box.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-behave " "Found design unit 1: mux8-behave" {  } { { "mux_8to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/mux_8to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux_8to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/mux_8to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_nbits-behave " "Found design unit 1: mux_4to1_nbits-behave" {  } { { "mux_4to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/mux_4to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_nbits " "Found entity 1: mux_4to1_nbits" {  } { { "mux_4to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/mux_4to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behave " "Found design unit 1: mux_4to1-behave" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/mux_4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/mux_4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_nbits-behave " "Found design unit 1: mux_2to1_nbits-behave" {  } { { "mux_2to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/mux_2to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_nbits " "Found entity 1: mux_2to1_nbits" {  } { { "mux_2to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/mux_2to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behave " "Found design unit 1: mux_2to1-behave" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/mux_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "memory.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left7_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left7_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left7_shifter-shift " "Found design unit 1: left7_shifter-shift" {  } { { "left7_shifter.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/left7_shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""} { "Info" "ISGN_ENTITY_NAME" "1 left7_shifter " "Found entity 1: left7_shifter" {  } { { "left7_shifter.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/left7_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behavior " "Found design unit 1: instruction_register-behavior" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/instruction_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/instruction_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-behave " "Found design unit 1: IITB_RISC-behave" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/IITB_RISC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/IITB_RISC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dregister-behave " "Found design unit 1: dregister-behave" {  } { { "dregister.vhdl" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/dregister.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""} { "Info" "ISGN_ENTITY_NAME" "1 dregister " "Found entity 1: dregister" {  } { { "dregister.vhdl" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/dregister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-behave " "Found design unit 1: dflipflop-behave" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/dflipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/dflipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-behave " "Found design unit 1: controlpath-behave" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "components.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047576347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510047576441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_risc " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_risc\"" {  } { { "IITB_RISC.vhd" "datapath_risc" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/IITB_RISC.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less datapath.vhd(63) " "Verilog HDL or VHDL warning at datapath.vhd(63): object \"less\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510047576456 "|IITB_RISC|datapath:datapath_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "greater datapath.vhd(63) " "Verilog HDL or VHDL warning at datapath.vhd(63): object \"greater\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510047576456 "|IITB_RISC|datapath:datapath_risc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:datapath_risc\|memory:RAM " "Elaborating entity \"memory\" for hierarchy \"datapath:datapath_risc\|memory:RAM\"" {  } { { "datapath.vhd" "RAM" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register datapath:datapath_risc\|instruction_register:Inst_reg " "Elaborating entity \"instruction_register\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\"" {  } { { "datapath.vhd" "Inst_reg" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|instruction_register:Inst_reg\|mux_2to1_nbits:mux_low " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\|mux_2to1_nbits:mux_low\"" {  } { { "instruction_register.vhd" "mux_low" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/instruction_register.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister datapath:datapath_risc\|instruction_register:Inst_reg\|dregister:reg_high " "Elaborating entity \"dregister\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\|dregister:reg_high\"" {  } { { "instruction_register.vhd" "reg_high" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/instruction_register.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_a1_01 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_a1_01\"" {  } { { "datapath.vhd" "mux_a1_01" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_a1 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_a1\"" {  } { { "datapath.vhd" "mux_a1" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_d3 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_d3\"" {  } { { "datapath.vhd" "mux_d3" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_A " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_A\"" {  } { { "datapath.vhd" "mux_A" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left7_shifter datapath:datapath_risc\|left7_shifter:shifter " "Elaborating entity \"left7_shifter\" for hierarchy \"datapath:datapath_risc\|left7_shifter:shifter\"" {  } { { "datapath.vhd" "shifter" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_risc\|sign_extend:se6 " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_risc\|sign_extend:se6\"" {  } { { "datapath.vhd" "se6" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_risc\|sign_extend:se9 " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_risc\|sign_extend:se9\"" {  } { { "datapath.vhd" "se9" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister datapath:datapath_risc\|dregister:regA " "Elaborating entity \"dregister\" for hierarchy \"datapath:datapath_risc\|dregister:regA\"" {  } { { "datapath.vhd" "regA" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_box datapath:datapath_risc\|nor_box:nanding " "Elaborating entity \"nor_box\" for hierarchy \"datapath:datapath_risc\|nor_box:nanding\"" {  } { { "datapath.vhd" "nanding" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_comparator datapath:datapath_risc\|unsigned_comparator:compare " "Elaborating entity \"unsigned_comparator\" for hierarchy \"datapath:datapath_risc\|unsigned_comparator:compare\"" {  } { { "datapath.vhd" "compare" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop datapath:datapath_risc\|dflipflop:carryFF " "Elaborating entity \"dflipflop\" for hierarchy \"datapath:datapath_risc\|dflipflop:carryFF\"" {  } { { "datapath.vhd" "carryFF" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:datapath_risc\|mux_2to1:mux_z " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:datapath_risc\|mux_2to1:mux_z\"" {  } { { "datapath.vhd" "mux_z" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath_risc\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath_risc\|alu:alu_unit\"" {  } { { "datapath.vhd" "alu_unit" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_risc\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_risc\|register_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder datapath:datapath_risc\|PriorityEncoder:pe " "Elaborating entity \"PriorityEncoder\" for hierarchy \"datapath:datapath_risc\|PriorityEncoder:pe\"" {  } { { "datapath.vhd" "pe" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_decoder datapath:datapath_risc\|PE_decoder:pedecoder " "Elaborating entity \"PE_decoder\" for hierarchy \"datapath:datapath_risc\|PE_decoder:pedecoder\"" {  } { { "datapath.vhd" "pedecoder" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:controlpath_risc " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:controlpath_risc\"" {  } { { "IITB_RISC.vhd" "controlpath_risc" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/IITB_RISC.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(110) " "VHDL Process Statement warning at controlpath.vhd(110): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(111) " "VHDL Process Statement warning at controlpath.vhd(111): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(112) " "VHDL Process Statement warning at controlpath.vhd(112): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(113) " "VHDL Process Statement warning at controlpath.vhd(113): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(114) " "VHDL Process Statement warning at controlpath.vhd(114): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z controlpath.vhd(114) " "VHDL Process Statement warning at controlpath.vhd(114): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlpath.vhd(114) " "VHDL Process Statement warning at controlpath.vhd(114): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(166) " "VHDL Process Statement warning at controlpath.vhd(166): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(229) " "VHDL Process Statement warning at controlpath.vhd(229): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(250) " "VHDL Process Statement warning at controlpath.vhd(250): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(251) " "VHDL Process Statement warning at controlpath.vhd(251): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(298) " "VHDL Process Statement warning at controlpath.vhd(298): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(299) " "VHDL Process Statement warning at controlpath.vhd(299): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(301) " "VHDL Process Statement warning at controlpath.vhd(301): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(302) " "VHDL Process Statement warning at controlpath.vhd(302): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nQ controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"nQ\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_z controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_c controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_c\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_a controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_a\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_b controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_b\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_rf controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"wr_rf\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_ir\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_mem controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"wr_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_mem controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"rd_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_a1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_op1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_A controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_A\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1_0 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_a1_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1_1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_a1_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_mem_a controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_mem_a\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir_low controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"en_ir_low\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_sel controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"op_sel\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op2 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_op2\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d3_0 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_d3_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d3_1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_d3_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a3_0 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_a3_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a3_1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_a3_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_b_0 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_b_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_b_1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_b_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_z controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_mem_a_1 controlpath.vhd(60) " "VHDL Process Statement warning at controlpath.vhd(60): inferring latch(es) for signal or variable \"m_mem_a_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_a_1 controlpath.vhd(60) " "Inferred latch for \"m_mem_a_1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_z controlpath.vhd(60) " "Inferred latch for \"m_z\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_b_1 controlpath.vhd(60) " "Inferred latch for \"m_b_1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_b_0 controlpath.vhd(60) " "Inferred latch for \"m_b_0\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a3_1 controlpath.vhd(60) " "Inferred latch for \"m_a3_1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a3_0 controlpath.vhd(60) " "Inferred latch for \"m_a3_0\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d3_1 controlpath.vhd(60) " "Inferred latch for \"m_d3_1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d3_0 controlpath.vhd(60) " "Inferred latch for \"m_d3_0\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op2 controlpath.vhd(60) " "Inferred latch for \"m_op2\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_sel controlpath.vhd(60) " "Inferred latch for \"op_sel\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir_low controlpath.vhd(60) " "Inferred latch for \"en_ir_low\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_a controlpath.vhd(60) " "Inferred latch for \"m_mem_a\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1_1 controlpath.vhd(60) " "Inferred latch for \"m_a1_1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1_0 controlpath.vhd(60) " "Inferred latch for \"m_a1_0\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_A controlpath.vhd(60) " "Inferred latch for \"m_A\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op1 controlpath.vhd(60) " "Inferred latch for \"m_op1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1 controlpath.vhd(60) " "Inferred latch for \"m_a1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem controlpath.vhd(60) " "Inferred latch for \"rd_mem\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_mem controlpath.vhd(60) " "Inferred latch for \"wr_mem\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir controlpath.vhd(60) " "Inferred latch for \"en_ir\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rf controlpath.vhd(60) " "Inferred latch for \"wr_rf\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_b controlpath.vhd(60) " "Inferred latch for \"en_b\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_a controlpath.vhd(60) " "Inferred latch for \"en_a\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_c controlpath.vhd(60) " "Inferred latch for \"en_c\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_z controlpath.vhd(60) " "Inferred latch for \"en_z\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.SM controlpath.vhd(60) " "Inferred latch for \"nQ.SM\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LM controlpath.vhd(60) " "Inferred latch for \"nQ.LM\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.SW controlpath.vhd(60) " "Inferred latch for \"nQ.SW\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LW controlpath.vhd(60) " "Inferred latch for \"nQ.LW\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LS controlpath.vhd(60) " "Inferred latch for \"nQ.LS\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LHI controlpath.vhd(60) " "Inferred latch for \"nQ.LHI\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.JL2 controlpath.vhd(60) " "Inferred latch for \"nQ.JL2\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.JL1 controlpath.vhd(60) " "Inferred latch for \"nQ.JL1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.BEQ controlpath.vhd(60) " "Inferred latch for \"nQ.BEQ\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.AR2 controlpath.vhd(60) " "Inferred latch for \"nQ.AR2\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.AR1 controlpath.vhd(60) " "Inferred latch for \"nQ.AR1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.HKT2 controlpath.vhd(60) " "Inferred latch for \"nQ.HKT2\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.HKT1 controlpath.vhd(60) " "Inferred latch for \"nQ.HKT1\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.CHECK controlpath.vhd(60) " "Inferred latch for \"nQ.CHECK\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.RST controlpath.vhd(60) " "Inferred latch for \"nQ.RST\" at controlpath.vhd(60)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047576737 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0824 " "Found entity 1: altsyncram_0824" {  } { { "db/altsyncram_0824.tdf" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/altsyncram_0824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047579128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047579128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047579394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047579394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047579487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047579487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/cntr_1ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047579597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047579597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047579659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047579659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047579753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047579753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047579894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047579894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047579941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047579941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047580050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047580050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047580097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047580097 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047580925 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1510047581112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.11.07.15:09:46 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl " "2017.11.07.15:09:46 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047586936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047589889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047590107 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047591555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047591696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047591852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047592008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047592039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047592055 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1510047592789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/alt_sld_fab.v" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/ip/slde1ef6cd0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047593117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047593117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047593227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047593227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047593227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047593227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047593321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047593321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047593446 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047593446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047593446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510047593539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047593539 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:datapath_risc\|memory:RAM\|memory " "RAM logic \"datapath:datapath_risc\|memory:RAM\|memory\" is uninferred due to asynchronous read logic" {  } { { "memory.vhd" "memory" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/memory.vhd" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1510047595383 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1510047595383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_a1_1 " "Latch controlpath:controlpath_risc\|m_a1_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.AR1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.AR1" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510047598477 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510047598477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_a1_0 " "Latch controlpath:controlpath_risc\|m_a1_0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.AR1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.AR1" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510047598477 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510047598477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_mem_a_1 " "Latch controlpath:controlpath_risc\|m_mem_a_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LM " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LM" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510047598477 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510047598477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_mem_a " "Latch controlpath:controlpath_risc\|m_mem_a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LW " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LW" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510047598477 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510047598477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_z " "Latch controlpath:controlpath_risc\|m_z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LW " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LW" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510047598477 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510047598477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_A " "Latch controlpath:controlpath_risc\|m_A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.LM " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.LM" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510047598477 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510047598477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_b_1 " "Latch controlpath:controlpath_risc\|m_b_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.JL1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.JL1" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510047598477 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510047598477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_b_0 " "Latch controlpath:controlpath_risc\|m_b_0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.BEQ " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.BEQ" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510047598477 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/New folder/Project - VHDL/controlpath.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510047598477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047598992 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1510047600102 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1510047600102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047601102 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1510047603305 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1510047603305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047603477 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 457 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 457 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1510047605758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510047605836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510047605836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4679 " "Implemented 4679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510047606367 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510047606367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4459 " "Implemented 4459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510047606367 ""} { "Info" "ICUT_CUT_TM_RAMS" "212 " "Implemented 212 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1510047606367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510047606367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510047606430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 15:10:06 2017 " "Processing ended: Tue Nov 07 15:10:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510047606430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510047606430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510047606430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510047606430 ""}
