{
  "version": "0.1.0",
  "types": {
    "peripherals": {
      "FUSE": {
        "description": "Fuses",
        "children": {
          "registers": {
            "EXTENDED": {
              "offset": 2,
              "size": 8,
              "reset_value": 254,
              "children": {
                "fields": {
                  "BODLEVEL": {
                    "description": "Brown-out Detector trigger level",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BODLEVEL"
                  }
                }
              }
            },
            "HIGH": {
              "offset": 1,
              "size": 8,
              "reset_value": 153,
              "children": {
                "fields": {
                  "OCDEN": {
                    "description": "On-Chip Debug Enabled",
                    "offset": 7,
                    "size": 1
                  },
                  "JTAGEN": {
                    "description": "JTAG Interface Enabled",
                    "offset": 6,
                    "size": 1
                  },
                  "SPIEN": {
                    "description": "Serial program downloading (SPI) enabled",
                    "offset": 5,
                    "size": 1
                  },
                  "WDTON": {
                    "description": "Watchdog timer always on",
                    "offset": 4,
                    "size": 1
                  },
                  "EESAVE": {
                    "description": "Preserve EEPROM through the Chip Erase cycle",
                    "offset": 3,
                    "size": 1
                  },
                  "BOOTSZ": {
                    "description": "Select Boot Size",
                    "offset": 1,
                    "size": 2,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BOOTSZ"
                  },
                  "BOOTRST": {
                    "description": "Boot Reset vector Enabled",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LOW": {
              "offset": 0,
              "size": 8,
              "reset_value": 98,
              "children": {
                "fields": {
                  "CKDIV8": {
                    "description": "Divide clock by 8 internally",
                    "offset": 7,
                    "size": 1
                  },
                  "CKOUT": {
                    "description": "Clock output on PORTE7",
                    "offset": 6,
                    "size": 1
                  },
                  "CKSEL_SUT": {
                    "description": "Select Clock Source : Start-up time",
                    "offset": 0,
                    "size": 6,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_SUT_CKSEL"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_SUT_CKSEL": {
              "size": 6,
              "children": {
                "enum_fields": {
                  "EXTCLK_6CK_0MS": {
                    "description": "Ext. Clock; Start-up time: 6 CK + 0 ms",
                    "value": 0
                  },
                  "EXTCLK_6CK_4MS1": {
                    "description": "Ext. Clock; Start-up time: 6 CK + 4.1 ms",
                    "value": 16
                  },
                  "EXTCLK_6CK_65MS": {
                    "description": "Ext. Clock; Start-up time: 6 CK + 65 ms",
                    "value": 32
                  },
                  "INTRCOSC_6CK_0MS": {
                    "description": "Int. RC Osc.; Start-up time: 6 CK + 0 ms",
                    "value": 2
                  },
                  "INTRCOSC_6CK_4MS1": {
                    "description": "Int. RC Osc.; Start-up time: 6 CK + 4.1 ms",
                    "value": 18
                  },
                  "INTRCOSC_6CK_65MS": {
                    "description": "Int. RC Osc.; Start-up time: 6 CK + 65 ms",
                    "value": 34
                  },
                  "INTRCOSC_128KHZ_6CK_0MS": {
                    "description": "Int. 128kHz RC Osc.; Start-up time: 6 CK + 0 ms",
                    "value": 3
                  },
                  "INTRCOSC_128KHZ_6CK_4MS1": {
                    "description": "Int. 128kHz RC Osc.; Start-up time: 6 CK + 4.1 ms",
                    "value": 19
                  },
                  "INTRCOSC_128KHZ_6CK_65MS": {
                    "description": "Int. 128kHz RC Osc.; Start-up time: 6 CK + 65 ms",
                    "value": 35
                  },
                  "TOSC_258CK_4MS1": {
                    "description": "Tranceiver Oscillator; Start-up time: 258 CK + 4.1 ms",
                    "value": 14
                  },
                  "TOSC_258CK_65MS": {
                    "description": "Tranceiver Oscillator; Start-up time: 258 CK + 65 ms",
                    "value": 30
                  },
                  "TOSC_1KCK_0MS": {
                    "description": "Tranceiver Oscillator; Start-up time: 1K CK + 0 ms",
                    "value": 46
                  },
                  "TOSC_1KCK_4MS1": {
                    "description": "Tranceiver Oscillator; Start-up time: 1K CK + 4.1 ms",
                    "value": 62
                  },
                  "TOSC_1KCK_65MS": {
                    "description": "Tranceiver Oscillator; Start-up time: 1K CK + 65 ms",
                    "value": 15
                  },
                  "TOSC_16KCK_0MS": {
                    "description": "Tranceiver Oscillator; Start-up time: 16K CK + 0 ms",
                    "value": 31
                  },
                  "TOSC_16KCK_4MS1": {
                    "description": "Tranceiver Oscillator; Start-up time: 16K CK + 4.1 ms",
                    "value": 47
                  },
                  "TOSC_16KCK_65MS": {
                    "description": "Tranceiver Oscillator; Start-up time: 16K CK + 65 ms",
                    "value": 63
                  }
                }
              }
            },
            "ENUM_BOOTSZ": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "512W_7E00": {
                    "description": "Boot Flash size=512 words start address=$7E00",
                    "value": 3
                  },
                  "1024W_7C00": {
                    "description": "Boot Flash size=1024 words start address=$7C00",
                    "value": 2
                  },
                  "2048W_7800": {
                    "description": "Boot Flash size=2048 words start address=$7800",
                    "value": 1
                  },
                  "4096W_7000": {
                    "description": "Boot Flash size=4096 words start address=$7000",
                    "value": 0
                  }
                }
              }
            },
            "ENUM_BODLEVEL": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "DISABLED": {
                    "description": "Brown-out detection disabled",
                    "value": 7
                  },
                  "1V8": {
                    "description": "Brown-out detection at VCC=1.8 V",
                    "value": 6
                  },
                  "1V9": {
                    "description": "Brown-out detection at VCC=1.9 V",
                    "value": 5
                  },
                  "2V0": {
                    "description": "Brown-out detection at VCC=2.0 V",
                    "value": 4
                  },
                  "2V1": {
                    "description": "Brown-out detection at VCC=2.1 V",
                    "value": 3
                  },
                  "2V2": {
                    "description": "Brown-out detection at VCC=2.2 V",
                    "value": 2
                  },
                  "2V3": {
                    "description": "Brown-out detection at VCC=2.3 V",
                    "value": 1
                  },
                  "2V4": {
                    "description": "Brown-out detection at VCC=2.4 V",
                    "value": 0
                  }
                }
              }
            }
          }
        }
      },
      "LOCKBIT": {
        "description": "Lockbits",
        "children": {
          "registers": {
            "LOCKBIT": {
              "offset": 0,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "LB": {
                    "description": "Memory Lock",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_LB"
                  },
                  "BLB0": {
                    "description": "Boot Loader Protection Mode",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_BLB"
                  },
                  "BLB1": {
                    "description": "Boot Loader Protection Mode",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_BLB2"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_LB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "PROG_VER_DISABLED": {
                    "description": "Further programming and verification disabled",
                    "value": 0
                  },
                  "PROG_DISABLED": {
                    "description": "Further programming disabled",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No memory lock features enabled",
                    "value": 3
                  }
                }
              }
            },
            "ENUM_BLB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "LPM_SPM_DISABLE": {
                    "description": "LPM and SPM prohibited in Application Section",
                    "value": 0
                  },
                  "LPM_DISABLE": {
                    "description": "LPM prohibited in Application Section",
                    "value": 1
                  },
                  "SPM_DISABLE": {
                    "description": "SPM prohibited in Application Section",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No lock on SPM and LPM in Application Section",
                    "value": 3
                  }
                }
              }
            },
            "ENUM_BLB2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "LPM_SPM_DISABLE": {
                    "description": "LPM and SPM prohibited in Boot Section",
                    "value": 0
                  },
                  "LPM_DISABLE": {
                    "description": "LPM prohibited in Boot Section",
                    "value": 1
                  },
                  "SPM_DISABLE": {
                    "description": "SPM prohibited in Boot Section",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No lock on SPM and LPM in Boot Section",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "AC": {
        "description": "Analog Comparator",
        "children": {
          "registers": {
            "ADCSRB": {
              "description": "ADC Control and Status Register B",
              "offset": 43,
              "size": 8,
              "children": {
                "fields": {
                  "ACME": {
                    "description": "Analog Comparator Multiplexer Enable",
                    "offset": 6,
                    "size": 1
                  }
                }
              }
            },
            "ACSR": {
              "description": "Analog Comparator Control And Status Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "ACD": {
                    "description": "Analog Comparator Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ACBG": {
                    "description": "Analog Comparator Bandgap Select",
                    "offset": 6,
                    "size": 1
                  },
                  "ACO": {
                    "description": "Analog Compare Output",
                    "offset": 5,
                    "size": 1
                  },
                  "ACI": {
                    "description": "Analog Comparator Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ACIE": {
                    "description": "Analog Comparator Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ACIC": {
                    "description": "Analog Comparator Input Capture Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "ACIS": {
                    "description": "Analog Comparator Interrupt Mode Select",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.AC.children.enums.ANALOG_COMP_INTERRUPT"
                  }
                }
              }
            },
            "DIDR1": {
              "description": "Digital Input Disable Register 1",
              "offset": 47,
              "size": 8,
              "children": {
                "fields": {
                  "AIN1D": {
                    "description": "AIN1 Digital Input Disable",
                    "offset": 1,
                    "size": 1
                  },
                  "AIN0D": {
                    "description": "AIN0 Digital Input Disable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_COMP_INTERRUPT": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "INTERRUPT_ON_TOGGLE": {
                    "description": "Interrupt on Toggle",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "INTERRUPT_ON_FALLING_EDGE": {
                    "description": "Interrupt on Falling Edge",
                    "value": 2
                  },
                  "INTERRUPT_ON_RISING_EDGE": {
                    "description": "Interrupt on Rising Edge",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "USART": {
        "description": "USART",
        "children": {
          "register_groups": {
            "USART0": {
              "description": "USART",
              "children": {
                "registers": {
                  "UDR0": {
                    "description": "USART0 I/O Data Register",
                    "offset": 6,
                    "size": 8
                  },
                  "UCSR0A": {
                    "description": "USART0 Control and Status Register A",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "RXC0": {
                          "description": "USART Receive Complete",
                          "offset": 7,
                          "size": 1
                        },
                        "TXC0": {
                          "description": "USART Transmit Complete",
                          "offset": 6,
                          "size": 1
                        },
                        "UDRE0": {
                          "description": "USART Data Register Empty",
                          "offset": 5,
                          "size": 1
                        },
                        "FE0": {
                          "description": "Frame Error",
                          "offset": 4,
                          "size": 1
                        },
                        "DOR0": {
                          "description": "Data OverRun",
                          "offset": 3,
                          "size": 1
                        },
                        "UPE0": {
                          "description": "USART Parity Error",
                          "offset": 2,
                          "size": 1
                        },
                        "U2X0": {
                          "description": "Double the USART Transmission Speed",
                          "offset": 1,
                          "size": 1
                        },
                        "MPCM0": {
                          "description": "Multi-processor Communication Mode",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UCSR0B": {
                    "description": "USART0 Control and Status Register B",
                    "offset": 1,
                    "size": 8,
                    "children": {
                      "fields": {
                        "RXCIE0": {
                          "description": "RX Complete Interrupt Enable",
                          "offset": 7,
                          "size": 1
                        },
                        "TXCIE0": {
                          "description": "TX Complete Interrupt Enable",
                          "offset": 6,
                          "size": 1
                        },
                        "UDRIE0": {
                          "description": "USART Data Register Empty Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "RXEN0": {
                          "description": "Receiver Enable",
                          "offset": 4,
                          "size": 1
                        },
                        "TXEN0": {
                          "description": "Transmitter Enable",
                          "offset": 3,
                          "size": 1
                        },
                        "UCSZ02": {
                          "description": "Character Size",
                          "offset": 2,
                          "size": 1
                        },
                        "RXB80": {
                          "description": "Receive Data Bit 8",
                          "offset": 1,
                          "size": 1
                        },
                        "TXB80": {
                          "description": "Transmit Data Bit 8",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UCSR0C": {
                    "description": "USART0 Control and Status Register C",
                    "offset": 2,
                    "size": 8,
                    "children": {
                      "fields": {
                        "UMSEL0": {
                          "description": "USART Mode Select",
                          "offset": 6,
                          "size": 2,
                          "enum": "types.peripherals.USART.children.enums.COMM_USART_MODE_2BIT_MEGARF"
                        },
                        "UPM0": {
                          "description": "Parity Mode",
                          "offset": 4,
                          "size": 2,
                          "enum": "types.peripherals.USART.children.enums.COMM_UPM_PARITY_MODE"
                        },
                        "USBS0": {
                          "description": "Stop Bit Select",
                          "offset": 3,
                          "size": 1,
                          "enum": "types.peripherals.USART.children.enums.COMM_STOP_BIT_SEL"
                        },
                        "UCSZ0": {
                          "description": "Character Size",
                          "offset": 1,
                          "size": 2,
                          "enum": "types.peripherals.USART.children.enums.USART_CHAR_SIZE_BITF"
                        },
                        "UCPOL0": {
                          "description": "Clock Polarity",
                          "offset": 0,
                          "size": 1,
                          "enum": "types.peripherals.USART.children.enums.USART_CLK_POLARITY_BITF"
                        }
                      }
                    }
                  },
                  "UBRR0": {
                    "description": "USART0 Baud Rate Register  Bytes",
                    "offset": 4,
                    "size": 16
                  }
                }
              }
            },
            "USART1": {
              "description": "USART",
              "children": {
                "registers": {
                  "UDR1": {
                    "description": "USART1 I/O Data Register",
                    "offset": 6,
                    "size": 8
                  },
                  "UCSR1A": {
                    "description": "USART1 Control and Status Register A",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "RXC1": {
                          "description": "USART Receive Complete",
                          "offset": 7,
                          "size": 1
                        },
                        "TXC1": {
                          "description": "USART Transmit Complete",
                          "offset": 6,
                          "size": 1
                        },
                        "UDRE1": {
                          "description": "USART Data Register Empty",
                          "offset": 5,
                          "size": 1
                        },
                        "FE1": {
                          "description": "Frame Error",
                          "offset": 4,
                          "size": 1
                        },
                        "DOR1": {
                          "description": "Data OverRun",
                          "offset": 3,
                          "size": 1
                        },
                        "UPE1": {
                          "description": "USART Parity Error",
                          "offset": 2,
                          "size": 1
                        },
                        "U2X1": {
                          "description": "Double the USART Transmission Speed",
                          "offset": 1,
                          "size": 1
                        },
                        "MPCM1": {
                          "description": "Multi-processor Communication Mode",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UCSR1B": {
                    "description": "USART1 Control and Status Register B",
                    "offset": 1,
                    "size": 8,
                    "children": {
                      "fields": {
                        "RXCIE1": {
                          "description": "RX Complete Interrupt Enable",
                          "offset": 7,
                          "size": 1
                        },
                        "TXCIE1": {
                          "description": "TX Complete Interrupt Enable",
                          "offset": 6,
                          "size": 1
                        },
                        "UDRIE1": {
                          "description": "USART Data Register Empty Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "RXEN1": {
                          "description": "Receiver Enable",
                          "offset": 4,
                          "size": 1
                        },
                        "TXEN1": {
                          "description": "Transmitter Enable",
                          "offset": 3,
                          "size": 1
                        },
                        "UCSZ12": {
                          "description": "Character Size",
                          "offset": 2,
                          "size": 1
                        },
                        "RXB81": {
                          "description": "Receive Data Bit 8",
                          "offset": 1,
                          "size": 1
                        },
                        "TXB81": {
                          "description": "Transmit Data Bit 8",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UCSR1C": {
                    "description": "USART1 Control and Status Register C",
                    "offset": 2,
                    "size": 8,
                    "children": {
                      "fields": {
                        "UMSEL1": {
                          "description": "USART Mode Select",
                          "offset": 6,
                          "size": 2,
                          "enum": "types.peripherals.USART.children.enums.COMM_USART_MODE_2BIT_MEGARF"
                        },
                        "UPM1": {
                          "description": "Parity Mode",
                          "offset": 4,
                          "size": 2,
                          "enum": "types.peripherals.USART.children.enums.COMM_UPM_PARITY_MODE"
                        },
                        "USBS1": {
                          "description": "Stop Bit Select",
                          "offset": 3,
                          "size": 1,
                          "enum": "types.peripherals.USART.children.enums.COMM_STOP_BIT_SEL"
                        },
                        "UCSZ1": {
                          "description": "Character Size",
                          "offset": 1,
                          "size": 2,
                          "enum": "types.peripherals.USART.children.enums.USART_CHAR_SIZE_BITF"
                        },
                        "UCPOL1": {
                          "description": "Clock Polarity",
                          "offset": 0,
                          "size": 1,
                          "enum": "types.peripherals.USART.children.enums.USART_CLK_POLARITY_BITF"
                        }
                      }
                    }
                  },
                  "UBRR1": {
                    "description": "USART1 Baud Rate Register  Bytes",
                    "offset": 4,
                    "size": 16
                  }
                }
              }
            }
          },
          "enums": {
            "COMM_USART_MODE_2BIT_MEGARF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ASYNCHRONOUS_USART": {
                    "description": "Asynchronous USART",
                    "value": 0
                  },
                  "SYNCHRONOUS_USART": {
                    "description": "Synchronous USART",
                    "value": 1
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 2
                  },
                  "MASTER_SPI_MSPIM": {
                    "description": "Master SPI (MSPIM)",
                    "value": 3
                  }
                }
              }
            },
            "COMM_UPM_PARITY_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "DISABLED": {
                    "description": "Disabled",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "ENABLED_EVEN_PARITY": {
                    "description": "Enabled, Even Parity",
                    "value": 2
                  },
                  "ENABLED_ODD_PARITY": {
                    "description": "Enabled, Odd Parity",
                    "value": 3
                  }
                }
              }
            },
            "COMM_STOP_BIT_SEL": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "1_BIT": {
                    "description": "1-bit",
                    "value": 0
                  },
                  "2_BIT": {
                    "description": "2-bit",
                    "value": 1
                  }
                }
              }
            },
            "USART_CHAR_SIZE_BITF": {
              "children": {
                "enum_fields": {
                  "5_BIT": {
                    "description": "5-bit",
                    "value": 0
                  },
                  "6_BIT": {
                    "description": "6-bit",
                    "value": 1
                  },
                  "7_BIT": {
                    "description": "7-bit",
                    "value": 2
                  },
                  "8_BIT": {
                    "description": "8-bit",
                    "value": 3
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 6
                  },
                  "9_BIT": {
                    "description": "9-bit",
                    "value": 7
                  }
                }
              }
            },
            "USART_CLK_POLARITY_BITF": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "RISING_XCKN_EDGE_TRANSMITTED_DATA_CHANGED_FALLING_XCKN_EDGE_RECEIVED_DATA_SAMPLED": {
                    "description": "Rising XCKn Edge (Transmitted Data Changed), Falling XCKn Edge (Received Data Sampled)",
                    "value": 0
                  },
                  "FALLING_XCKN_EDGE_TRANSMITTED_DATA_CHANGED_RISING_XCKN_EDGE_RECEIVED_DATA_SAMPLED": {
                    "description": "Falling XCKn Edge (Transmitted Data Changed), Rising XCKn Edge (Received Data Sampled)",
                    "value": 1
                  }
                }
              }
            }
          }
        }
      },
      "TWI": {
        "description": "Two Wire Serial Interface",
        "children": {
          "registers": {
            "TWAMR": {
              "description": "TWI (Slave) Address Mask Register",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "TWAM": {
                    "description": "TWI Address Mask",
                    "offset": 1,
                    "size": 7
                  },
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "TWBR": {
              "description": "TWI Bit Rate Register",
              "offset": 0,
              "size": 8
            },
            "TWCR": {
              "description": "TWI Control Register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "TWINT": {
                    "description": "TWI Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "TWEA": {
                    "description": "TWI Enable Acknowledge Bit",
                    "offset": 6,
                    "size": 1
                  },
                  "TWSTA": {
                    "description": "TWI START Condition Bit",
                    "offset": 5,
                    "size": 1
                  },
                  "TWSTO": {
                    "description": "TWI STOP Condition Bit",
                    "offset": 4,
                    "size": 1
                  },
                  "TWWC": {
                    "description": "TWI Write Collision Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "TWEN": {
                    "description": "TWI Enable Bit",
                    "offset": 2,
                    "size": 1
                  },
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 1,
                    "size": 1
                  },
                  "TWIE": {
                    "description": "TWI Interrupt Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "TWSR": {
              "description": "TWI Status Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "TWS": {
                    "description": "TWI Status",
                    "offset": 3,
                    "size": 5,
                    "enum": "types.peripherals.TWI.children.enums.TWI_STATUS_BITF"
                  },
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 2,
                    "size": 1
                  },
                  "TWPS": {
                    "description": "TWI Prescaler Bits",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.TWI.children.enums.COMM_TWI_PRESACLE"
                  }
                }
              }
            },
            "TWDR": {
              "description": "TWI Data Register",
              "offset": 3,
              "size": 8
            },
            "TWAR": {
              "description": "TWI (Slave) Address Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "TWA": {
                    "description": "TWI (Slave) Address",
                    "offset": 1,
                    "size": 7
                  },
                  "TWGCE": {
                    "description": "TWI General Call Recognition Enable Bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "TWI_STATUS_BITF": {
              "children": {
                "enum_fields": {
                  "BUS_ERROR_DUE_TO_ILLEGAL_START_OR_STOP_CONDITION": {
                    "description": "Bus error due to illegal START or STOP condition.",
                    "value": 0
                  },
                  "A_START_CONDITION_HAS_BEEN_TRANSMITTED": {
                    "description": "A START condition has been transmitted.",
                    "value": 8
                  },
                  "A_REPEATED_START_CONDITION_HAS_BEEN_TRANSMITTED": {
                    "description": "A repeated START condition has been transmitted.",
                    "value": 16
                  },
                  "SLA_W_HAS_BEEN_TRANSMITTED_ACK_HAS_BEEN_RECEIVED": {
                    "description": "SLA+W has been transmitted; ACK has been received.",
                    "value": 24
                  },
                  "SLA_W_HAS_BEEN_TRANSMITTED_NOT_ACK_HAS_BEEN_RECEIVED": {
                    "description": "SLA+W has been transmitted; NOT ACK has been received.",
                    "value": 32
                  },
                  "DATA_BYTE_HAS_BEEN_TRANSMITTED_ACK_HAS_BEEN_RECEIVED": {
                    "description": "Data byte has been transmitted; ACK has been received.",
                    "value": 40
                  },
                  "DATA_BYTE_HAS_BEEN_TRANSMITTED_NOT_ACK_HAS_BEEN_RECEIVED": {
                    "description": "Data byte has been transmitted; NOT ACK has been received.",
                    "value": 48
                  },
                  "ARBITRATION_LOST_IN_SLA_W_OR_DATA_BYTES_TRANSMITTER_ARBITRATION_LOST_IN_SLA_R_OR_NOT_ACK_BIT_RECEIVER": {
                    "description": "Arbitration lost in SLA+W or data bytes (Transmitter); Arbitration lost in SLA+R or NOT ACK bit (Receiver).",
                    "value": 56
                  },
                  "SLA_R_HAS_BEEN_TRANSMITTED_ACK_HAS_BEEN_RECEIVED": {
                    "description": "SLA+R has been transmitted; ACK has been received.",
                    "value": 64
                  },
                  "SLA_R_HAS_BEEN_TRANSMITTED_NOT_ACK_HAS_BEEN_RECEIVED": {
                    "description": "SLA+R has been transmitted; NOT ACK has been received.",
                    "value": 72
                  },
                  "DATA_BYTE_HAS_BEEN_RECEIVED_ACK_HAS_BEEN_RETURNED": {
                    "description": "Data byte has been received; ACK has been returned.",
                    "value": 80
                  },
                  "DATA_BYTE_HAS_BEEN_RECEIVED_NOT_ACK_HAS_BEEN_RETURNED": {
                    "description": "Data byte has been received; NOT ACK has been returned.",
                    "value": 88
                  },
                  "OWN_SLA_W_HAS_BEEN_RECEIVED_ACK_HAS_BEEN_RETURNED": {
                    "description": "Own SLA+W has been received; ACK has been returned.",
                    "value": 96
                  },
                  "ARBITRATION_LOST_IN_SLA_R_W_AS_MASTER_OWN_SLA_W_HAS_BEEN_RECEIVED_ACK_HAS_BEEN_RETURNED": {
                    "description": "Arbitration lost in SLA+R/W as Master; own SLA+W has been received; ACK has been returned.",
                    "value": 104
                  },
                  "GENERAL_CALL_ADDRESS_HAS_BEEN_RECEIVED_ACK_HAS_BEEN_RETURNED": {
                    "description": "General call address has been received; ACK has been returned.",
                    "value": 112
                  },
                  "ARBITRATION_LOST_IN_SLA_R_W_AS_MASTER_GENERAL_CALL_ADDRESS_HAS_BEEN_RECEIVED_ACK_HAS_BEEN_RETURNED": {
                    "description": "Arbitration lost in SLA+R/W as Master; general call address has been received; ACK has been returned.",
                    "value": 120
                  },
                  "PREVIOUSLY_ADDRESSED_WITH_OWN_SLA_W_DATA_HAS_BEEN_RECEIVED_ACK_HAS_BEEN_RETURNED": {
                    "description": "Previously addressed with own SLA+W; data has been received; ACK has been returned.",
                    "value": 128
                  },
                  "PREVIOUSLY_ADDRESSED_WITH_OWN_SLA_W_DATA_HAS_BEEN_RECEIVED_NOT_ACK_HAS_BEEN_RETURNED": {
                    "description": "Previously addressed with own SLA+W; data has been received; NOT ACK has been returned.",
                    "value": 136
                  },
                  "PREVIOUSLY_ADDRESSED_WITH_GENERAL_CALL_DATA_HAS_BEEN_RECEIVED_ACK_HAS_BEEN_RETURNED": {
                    "description": "Previously addressed with general call; data has been received; ACK has been returned.",
                    "value": 144
                  },
                  "PREVIOUSLY_ADDRESSED_WITH_GENERAL_CALL_DATA_HAS_BEEN_RECEIVED_NOT_ACK_HAS_BEEN_RETURNED": {
                    "description": "Previously addressed with general call; data has been received; NOT ACK has been returned.",
                    "value": 152
                  },
                  "A_STOP_CONDITION_OR_REPEATED_START_CONDITION_HAS_BEEN_RECEIVED_WHILE_STILL_ADDRESSED_AS_SLAVE": {
                    "description": "A STOP condition or repeated START condition has been received while still addressed as Slave.",
                    "value": 160
                  },
                  "OWN_SLA_R_HAS_BEEN_RECEIVED_ACK_HAS_BEEN_RETURNED": {
                    "description": "Own SLA+R has been received; ACK has been returned.",
                    "value": 168
                  },
                  "ARBITRATION_LOST_IN_SLA_R_W_AS_MASTER_OWN_SLA_R_HAS_BEEN_RECEIVED_ACK_HAS_BEEN_RETURNED": {
                    "description": "Arbitration lost in SLA+R/W as Master; own SLA+R has been received; ACK has been returned.",
                    "value": 176
                  },
                  "DATA_BYTE_IN_TWDR_HAS_BEEN_TRANSMITTED_ACK_HAS_BEEN_RECEIVED": {
                    "description": "Data byte in TWDR has been transmitted; ACK has been received.",
                    "value": 184
                  },
                  "DATA_BYTE_IN_TWDR_HAS_BEEN_TRANSMITTED_NO_ACK_HAS_BEEN_RECEIVED": {
                    "description": "Data byte in TWDR has been transmitted; NO ACK has been received.",
                    "value": 192
                  },
                  "LAST_DATA_BYTE_IN_TWDR_HAS_BEEN_TRANSMITTED_TWEA_0_ACK_HAS_BEEN_RECEIVED": {
                    "description": "Last data byte in TWDR has been transmitted (TWEA = 0); ACK has been received.",
                    "value": 200
                  },
                  "NO_RELEVANT_STATE_INFORMATION_AVAILABLE_TWINT_0": {
                    "description": "No relevant state information available; TWINT = 0.",
                    "value": 248
                  }
                }
              }
            },
            "COMM_TWI_PRESACLE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "1": {
                    "description": "1",
                    "value": 0
                  },
                  "4": {
                    "description": "4",
                    "value": 1
                  },
                  "16": {
                    "description": "16",
                    "value": 2
                  },
                  "64": {
                    "description": "64",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "SPI": {
        "description": "Serial Peripheral Interface",
        "children": {
          "register_groups": {
            "SPI": {
              "description": "Serial Peripheral Interface",
              "children": {
                "registers": {
                  "SPCR": {
                    "description": "SPI Control Register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "SPIE": {
                          "description": "SPI Interrupt Enable",
                          "offset": 7,
                          "size": 1
                        },
                        "SPE": {
                          "description": "SPI Enable",
                          "offset": 6,
                          "size": 1
                        },
                        "DORD": {
                          "description": "Data Order",
                          "offset": 5,
                          "size": 1
                        },
                        "MSTR": {
                          "description": "Master/Slave Select",
                          "offset": 4,
                          "size": 1
                        },
                        "CPOL": {
                          "description": "Clock polarity",
                          "offset": 3,
                          "size": 1,
                          "enum": "types.peripherals.SPI.children.enums.SPI_CPOL_BITF"
                        },
                        "CPHA": {
                          "description": "Clock Phase",
                          "offset": 2,
                          "size": 1,
                          "enum": "types.peripherals.SPI.children.enums.SPI_CPHA_BITF"
                        },
                        "SPR": {
                          "description": "SPI Clock Rate Select 1 and 0",
                          "offset": 0,
                          "size": 2,
                          "enum": "types.peripherals.SPI.children.enums.COMM_SCK_RATE_SPI2X"
                        }
                      }
                    }
                  },
                  "SPSR": {
                    "description": "SPI Status Register",
                    "offset": 1,
                    "size": 8,
                    "children": {
                      "fields": {
                        "SPIF": {
                          "description": "SPI Interrupt Flag",
                          "offset": 7,
                          "size": 1
                        },
                        "WCOL": {
                          "description": "Write Collision Flag",
                          "offset": 6,
                          "size": 1
                        },
                        "SPI2X": {
                          "description": "Double SPI Speed Bit",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "SPDR": {
                    "description": "SPI Data Register",
                    "offset": 2,
                    "size": 8
                  }
                }
              }
            },
            "USART0_SPI": {
              "description": "Serial Peripheral Interface",
              "children": {
                "registers": {
                  "UCSR0A": {
                    "description": "USART0 MSPIM Control and Status Register A",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "RXC0": {
                          "description": "USART Receive Complete",
                          "offset": 7,
                          "size": 1
                        },
                        "TXC0": {
                          "description": "USART Transmit Complete",
                          "offset": 6,
                          "size": 1
                        },
                        "UDRE0": {
                          "description": "USART Data Register Empty",
                          "offset": 5,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UCSR0B": {
                    "description": "USART0 MSPIM Control and Status Register B",
                    "offset": 1,
                    "size": 8,
                    "children": {
                      "fields": {
                        "RXCIE0": {
                          "description": "RX Complete Interrupt Enable",
                          "offset": 7,
                          "size": 1
                        },
                        "TXCIE0": {
                          "description": "TX Complete Interrupt Enable",
                          "offset": 6,
                          "size": 1
                        },
                        "UDRIE0": {
                          "description": "USART Data Register Empty Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "RXEN0": {
                          "description": "Receiver Enable",
                          "offset": 4,
                          "size": 1
                        },
                        "TXEN0": {
                          "description": "Transmitter Enable",
                          "offset": 3,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UCSR0C": {
                    "description": "USART0 MSPIM Control and Status Register C",
                    "offset": 2,
                    "size": 8,
                    "children": {
                      "fields": {
                        "UDORD0": {
                          "description": "Data Order",
                          "offset": 2,
                          "size": 1
                        },
                        "UCPHA0": {
                          "description": "Clock Phase",
                          "offset": 1,
                          "size": 1
                        },
                        "UCPOL0": {
                          "description": "Clock Polarity",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            },
            "USART1_SPI": {
              "description": "Serial Peripheral Interface",
              "children": {
                "registers": {
                  "UCSR1A": {
                    "description": "USART1 MSPIM Control and Status Register A",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "RXC1": {
                          "description": "USART Receive Complete",
                          "offset": 7,
                          "size": 1
                        },
                        "TXC1": {
                          "description": "USART Transmit Complete",
                          "offset": 6,
                          "size": 1
                        },
                        "UDRE1": {
                          "description": "USART Data Register Empty",
                          "offset": 5,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UCSR1B": {
                    "description": "USART1 MSPIM Control and Status Register B",
                    "offset": 1,
                    "size": 8,
                    "children": {
                      "fields": {
                        "RXCIE1": {
                          "description": "RX Complete Interrupt Enable",
                          "offset": 7,
                          "size": 1
                        },
                        "TXCIE1": {
                          "description": "TX Complete Interrupt Enable",
                          "offset": 6,
                          "size": 1
                        },
                        "UDRIE1": {
                          "description": "USART Data Register Empty Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "RXEN1": {
                          "description": "Receiver Enable",
                          "offset": 4,
                          "size": 1
                        },
                        "TXEN1": {
                          "description": "Transmitter Enable",
                          "offset": 3,
                          "size": 1
                        }
                      }
                    }
                  },
                  "UCSR1C": {
                    "description": "USART1 MSPIM Control and Status Register C",
                    "offset": 2,
                    "size": 8,
                    "children": {
                      "fields": {
                        "UDORD1": {
                          "description": "Data Order",
                          "offset": 2,
                          "size": 1
                        },
                        "UCPHA1": {
                          "description": "Clock Phase",
                          "offset": 1,
                          "size": 1
                        },
                        "UCPOL1": {
                          "description": "Clock Polarity",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "SPI_CPOL_BITF": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "RISING_LEADING_EDGE_FALLING_TRAILING_EDGE": {
                    "description": "Rising (Leading Edge), Falling (Trailing Edge)",
                    "value": 0
                  },
                  "FALLING_LEADING_EGDE_RISING_TRAILING_EDGE": {
                    "description": "Falling (Leading Egde), Rising (Trailing Edge)",
                    "value": 1
                  }
                }
              }
            },
            "SPI_CPHA_BITF": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "SAMPLE_LEADING_EDGE_SETUP_TRAILING_EDGE": {
                    "description": "Sample (Leading Edge), Setup (Trailing Edge)",
                    "value": 0
                  },
                  "SETUP_LEADING_EDGE_SAMPLE_TRAILING_EDGE": {
                    "description": "Setup (Leading Edge), Sample (Trailing Edge)",
                    "value": 1
                  }
                }
              }
            },
            "COMM_SCK_RATE_SPI2X": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "FOSC_4_FOSC_2_SPI2X_0_1": {
                    "description": "fosc/4 / fosc/2 (SPI2X=0/1)",
                    "value": 0
                  },
                  "FOSC_16_FOSC_8_SPI2X_0_1": {
                    "description": "fosc/16 / fosc/8 (SPI2X=0/1)",
                    "value": 1
                  },
                  "FOSC_64_FOSC_32_SPI2X_0_1": {
                    "description": "fosc/64 / fosc/32 (SPI2X=0/1)",
                    "value": 2
                  },
                  "FOSC_128_FOSC_64_SPI2X_0_1": {
                    "description": "fosc/128 / fosc/64 (SPI2X=0/1)",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "PORT": {
        "description": "I/O Port",
        "children": {
          "register_groups": {
            "PORTA": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTA": {
                    "description": "Port A Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRA": {
                    "description": "Port A Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINA": {
                    "description": "Port A Input Pins Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTB": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTB": {
                    "description": "Port B Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRB": {
                    "description": "Port B Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINB": {
                    "description": "Port B Input Pins Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTC": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTC": {
                    "description": "Port C Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRC": {
                    "description": "Port C Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINC": {
                    "description": "Port C Input Pins Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTD": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTD": {
                    "description": "Port D Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRD": {
                    "description": "Port D Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PIND": {
                    "description": "Port D Input Pins Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTE": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTE": {
                    "description": "Port E Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRE": {
                    "description": "Port E Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINE": {
                    "description": "Port E Input Pins Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTF": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTF": {
                    "description": "Port F Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRF": {
                    "description": "Port F Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINF": {
                    "description": "Port F Input Pins Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTG": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTG": {
                    "description": "Port G Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRG": {
                    "description": "Port G Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PING": {
                    "description": "Port G Input Pins Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "TC8": {
        "description": "Timer/Counter, 8-bit",
        "children": {
          "register_groups": {
            "TC0": {
              "description": "Timer/Counter, 8-bit",
              "children": {
                "registers": {
                  "OCR0B": {
                    "description": "Timer/Counter0 Output Compare Register B",
                    "offset": 19,
                    "size": 8
                  },
                  "OCR0A": {
                    "description": "Timer/Counter0 Output Compare Register",
                    "offset": 18,
                    "size": 8
                  },
                  "TCNT0": {
                    "description": "Timer/Counter0 Register",
                    "offset": 17,
                    "size": 8
                  },
                  "TCCR0B": {
                    "description": "Timer/Counter0 Control Register B",
                    "offset": 16,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC0A": {
                          "description": "Force Output Compare A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC0B": {
                          "description": "Force Output Compare B",
                          "offset": 6,
                          "size": 1
                        },
                        "Res": {
                          "description": "Reserved Bit",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM02": {
                          "offset": 3,
                          "size": 1
                        },
                        "CS0": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8.children.enums.TC0_CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCCR0A": {
                    "description": "Timer/Counter0 Control Register A",
                    "offset": 15,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM0A": {
                          "description": "Compare Match Output A Mode",
                          "offset": 6,
                          "size": 2,
                          "enum": "types.peripherals.TC8.children.enums.TC0_COM0A_BITF"
                        },
                        "COM0B": {
                          "description": "Compare Match Output B Mode",
                          "offset": 4,
                          "size": 2,
                          "enum": "types.peripherals.TC8.children.enums.TC0_COM0B_BITF"
                        },
                        "Res": {
                          "description": "Reserved Bit",
                          "offset": 2,
                          "size": 2
                        },
                        "WGM0": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2,
                          "enum": "types.peripherals.TC8.children.enums.TC0_WGM_BITF"
                        }
                      }
                    }
                  },
                  "TIMSK0": {
                    "description": "Timer/Counter0 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCIE0B": {
                          "description": "Timer/Counter0 Output Compare Match B Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE0A": {
                          "description": "Timer/Counter0 Output Compare Match A Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE0": {
                          "description": "Timer/Counter0 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR0": {
                    "description": "Timer/Counter0 Interrupt Flag Register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCF0B": {
                          "description": "Timer/Counter0 Output Compare B Match Flag",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF0A": {
                          "description": "Timer/Counter0 Output Compare A Match Flag",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV0": {
                          "description": "Timer/Counter0 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "GTCCR": {
                    "description": "General Timer/Counter Control Register",
                    "offset": 14,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TSM": {
                          "description": "Timer/Counter Synchronization Mode",
                          "offset": 7,
                          "size": 1
                        },
                        "PSRASY": {
                          "description": "Prescaler Reset Timer/Counter2",
                          "offset": 1,
                          "size": 1
                        },
                        "PSRSYNC": {
                          "description": "Prescaler Reset for Synchronous Timer/Counters",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "TC0_CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_TIMER_COUNTER0_STOPPED": {
                    "description": "No clock source (Timer/Counter0 stopped)",
                    "value": 0
                  },
                  "CLK_IO_1_NO_PRESCALING": {
                    "description": "clk_IO/1 (no prescaling)",
                    "value": 1
                  },
                  "CLK_IO_8_FROM_PRESCALER": {
                    "description": "clk_IO/8 (from prescaler)",
                    "value": 2
                  },
                  "CLK_IO_64_FROM_PRESCALER": {
                    "description": "clk_IO/64 (from prescaler)",
                    "value": 3
                  },
                  "CLK_IO_256_FROM_PRESCALER": {
                    "description": "clk_IO/256 (from prescaler)",
                    "value": 4
                  },
                  "CLK_IO_1024_FROM_PRESCALER": {
                    "description": "clk_IO/1024 (from prescaler)",
                    "value": 5
                  },
                  "EXTERNAL_CLOCK_SOURCE_ON_T0_PIN_CLOCK_ON_FALLING_EDGE": {
                    "description": "External clock source on T0 pin, clock on falling edge",
                    "value": 6
                  },
                  "EXTERNAL_CLOCK_SOURCE_ON_T0_PIN_CLOCK_ON_RISING_EDGE": {
                    "description": "External clock source on T0 pin, clock on rising edge",
                    "value": 7
                  }
                }
              }
            },
            "TC0_COM0A_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "NORMAL_PORT_OPERATION_OC0A_DISCONNECTED": {
                    "description": "Normal port operation, OC0A disconnected",
                    "value": 0
                  },
                  "TOGGLE_OC0A_ON_COMPARE_MATCH": {
                    "description": "Toggle OC0A on Compare Match",
                    "value": 1
                  },
                  "CLEAR_OC0A_ON_COMPARE_MATCH": {
                    "description": "Clear OC0A on Compare Match",
                    "value": 2
                  },
                  "SET_OC0A_ON_COMPARE_MATCH": {
                    "description": "Set OC0A on Compare Match",
                    "value": 3
                  }
                }
              }
            },
            "TC0_COM0B_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "NORMAL_PORT_OPERATION_OC0B_DISCONNECTED": {
                    "description": "Normal port operation, OC0B disconnected",
                    "value": 0
                  },
                  "TOGGLE_OC0B_ON_COMPARE_MATCH": {
                    "description": "Toggle OC0B on Compare Match",
                    "value": 1
                  },
                  "CLEAR_OC0B_ON_COMPARE_MATCH": {
                    "description": "Clear OC0B on Compare Match",
                    "value": 2
                  },
                  "SET_OC0B_ON_COMPARE_MATCH": {
                    "description": "Set OC0B on Compare Match",
                    "value": 3
                  }
                }
              }
            },
            "TC0_WGM_BITF": {
              "children": {
                "enum_fields": {
                  "NORMAL_MODE_OF_OPERATION": {
                    "description": "Normal mode of operation",
                    "value": 0
                  },
                  "PWM_PHASE_CORRECT_TOP_0XFF": {
                    "description": "PWM, phase correct, TOP=0xFF",
                    "value": 1
                  },
                  "CTC_TOP_OCRA": {
                    "description": "CTC, TOP = OCRA",
                    "value": 2
                  },
                  "FAST_PWM_TOP_0XFF": {
                    "description": "Fast PWM, TOP=0xFF",
                    "value": 3
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 6
                  },
                  "PWM_PHASE_CORRECT_TOP_OCRA": {
                    "description": "PWM, Phase correct, TOP = OCRA",
                    "value": 5
                  },
                  "FAST_PWM_TOP_OCRA": {
                    "description": "Fast PWM, TOP=OCRA",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "TC8_ASYNC": {
        "description": "Timer/Counter, 8-bit Async",
        "children": {
          "register_groups": {
            "TC2": {
              "description": "Timer/Counter, 8-bit Async",
              "children": {
                "registers": {
                  "TIMSK2": {
                    "description": "Timer/Counter Interrupt Mask register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "Res": {
                          "description": "Reserved Bit",
                          "offset": 3,
                          "size": 5
                        },
                        "OCIE2B": {
                          "description": "Timer/Counter2 Output Compare Match B Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE2A": {
                          "description": "Timer/Counter2 Output Compare Match A Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE2": {
                          "description": "Timer/Counter2 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR2": {
                    "description": "Timer/Counter Interrupt Flag Register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "Res": {
                          "description": "Reserved Bit",
                          "offset": 3,
                          "size": 5
                        },
                        "OCF2B": {
                          "description": "Output Compare Flag 2 B",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF2A": {
                          "description": "Output Compare Flag 2 A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV2": {
                          "description": "Timer/Counter2 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCCR2A": {
                    "description": "Timer/Counter2 Control Register A",
                    "offset": 121,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM2A": {
                          "description": "Compare Match Output A Mode",
                          "offset": 6,
                          "size": 2,
                          "enum": "types.peripherals.TC8_ASYNC.children.enums.TC2_COM2A_BITF"
                        },
                        "COM2B": {
                          "description": "Compare Match Output B Mode",
                          "offset": 4,
                          "size": 2,
                          "enum": "types.peripherals.TC8_ASYNC.children.enums.TC2_COM2B_BITF"
                        },
                        "WGM2": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2,
                          "enum": "types.peripherals.TC8.children.enums.TC0_WGM_BITF"
                        }
                      }
                    }
                  },
                  "TCCR2B": {
                    "description": "Timer/Counter2 Control Register B",
                    "offset": 122,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC2A": {
                          "description": "Force Output Compare A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC2B": {
                          "description": "Force Output Compare B",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM22": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 1
                        },
                        "CS2": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8_ASYNC.children.enums.TC2_CLK_SEL_3BIT"
                        }
                      }
                    }
                  },
                  "TCNT2": {
                    "description": "Timer/Counter2",
                    "offset": 123,
                    "size": 8
                  },
                  "OCR2B": {
                    "description": "Timer/Counter2 Output Compare Register B",
                    "offset": 125,
                    "size": 8
                  },
                  "OCR2A": {
                    "description": "Timer/Counter2 Output Compare Register A",
                    "offset": 124,
                    "size": 8
                  },
                  "ASSR": {
                    "description": "Asynchronous Status Register",
                    "offset": 127,
                    "size": 8,
                    "children": {
                      "fields": {
                        "EXCLKAMR": {
                          "description": "Enable External Clock Input for AMR",
                          "offset": 7,
                          "size": 1
                        },
                        "EXCLK": {
                          "description": "Enable External Clock Input",
                          "offset": 6,
                          "size": 1
                        },
                        "AS2": {
                          "description": "Timer/Counter2 Asynchronous Mode",
                          "offset": 5,
                          "size": 1
                        },
                        "TCN2UB": {
                          "description": "Timer/Counter2 Update Busy",
                          "offset": 4,
                          "size": 1
                        },
                        "OCR2AUB": {
                          "description": "Timer/Counter2 Output Compare Register A Update Busy",
                          "offset": 3,
                          "size": 1
                        },
                        "OCR2BUB": {
                          "description": "Timer/Counter2 Output Compare Register B Update Busy",
                          "offset": 2,
                          "size": 1
                        },
                        "TCR2AUB": {
                          "description": "Timer/Counter2 Control Register A Update Busy",
                          "offset": 1,
                          "size": 1
                        },
                        "TCR2BUB": {
                          "description": "Timer/Counter2 Control Register B Update Busy",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "GTCCR": {
                    "description": "General Timer Counter Control register",
                    "offset": 12,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TSM": {
                          "description": "Timer/Counter Synchronization Mode",
                          "offset": 7,
                          "size": 1
                        },
                        "PSRASY": {
                          "description": "Prescaler Reset Timer/Counter2",
                          "offset": 1,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "TC2_COM2A_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "NORMAL_PORT_OPERATION_OC2A_DISCONNECTED": {
                    "description": "Normal port operation, OC2A disconnected",
                    "value": 0
                  },
                  "TOGGLE_OC2A_ON_COMPARE_MATCH": {
                    "description": "Toggle OC2A on Compare Match",
                    "value": 1
                  },
                  "CLEAR_OC2A_ON_COMPARE_MATCH": {
                    "description": "Clear OC2A on Compare Match",
                    "value": 2
                  },
                  "SET_OC2A_ON_COMPARE_MATCH": {
                    "description": "Set OC2A on Compare Match",
                    "value": 3
                  }
                }
              }
            },
            "TC2_COM2B_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "NORMAL_PORT_OPERATION_OC2B_DISCONNECTED": {
                    "description": "Normal port operation, OC2B disconnected",
                    "value": 0
                  },
                  "TOGGLE_OC2B_ON_COMPARE_MATCH": {
                    "description": "Toggle OC2B on Compare Match",
                    "value": 1
                  },
                  "CLEAR_OC2B_ON_COMPARE_MATCH": {
                    "description": "Clear OC2B on Compare Match",
                    "value": 2
                  },
                  "SET_OC2B_ON_COMPARE_MATCH": {
                    "description": "Set OC2B on Compare Match",
                    "value": 3
                  }
                }
              }
            },
            "TC0_WGM_BITF": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NORMAL_MODE_OF_OPERATION": {
                    "description": "Normal mode of operation",
                    "value": 0
                  },
                  "PWM_PHASE_CORRECT_TOP_0XFF": {
                    "description": "PWM, phase correct, TOP=0xFF",
                    "value": 1
                  },
                  "CTC_TOP_OCRA": {
                    "description": "CTC, TOP = OCRA",
                    "value": 2
                  },
                  "FAST_PWM_TOP_0XFF": {
                    "description": "Fast PWM, TOP=0xFF",
                    "value": 3
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 6
                  },
                  "PWM_PHASE_CORRECT_TOP_OCRA": {
                    "description": "PWM, Phase correct, TOP = OCRA",
                    "value": 5
                  },
                  "FAST_PWM_TOP_OCRA": {
                    "description": "Fast PWM, TOP=OCRA",
                    "value": 7
                  }
                }
              }
            },
            "TC2_CLK_SEL_3BIT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_TIMER_COUNTER2_STOPPED": {
                    "description": "No clock source (Timer/Counter2 stopped)",
                    "value": 0
                  },
                  "CLK_T2S_1_NO_PRESCALING": {
                    "description": "clk_T2S/1 (no prescaling)",
                    "value": 1
                  },
                  "CLK_T2S_8_FROM_PRESCALER": {
                    "description": "clk_T2S/8 (from prescaler)",
                    "value": 2
                  },
                  "CLK_T2S_32_FROM_PRESCALER": {
                    "description": "clk_T2S/32 (from prescaler)",
                    "value": 3
                  },
                  "CLK_T2S_64_FROM_PRESCALER": {
                    "description": "clk_T2S/64 (from prescaler)",
                    "value": 4
                  },
                  "CLK_T2S_128_FROM_PRESCALER": {
                    "description": "clk_T2S/128 (from prescaler)",
                    "value": 5
                  },
                  "CLK_T2S_256_FROM_PRESCALER": {
                    "description": "clk_T2S/256 (from prescaler)",
                    "value": 6
                  },
                  "CLK_T2S_1024_FROM_PRESCALER": {
                    "description": "clk_T2S/1024 (from prescaler)",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "WDT": {
        "description": "Watchdog Timer",
        "children": {
          "registers": {
            "WDTCSR": {
              "description": "Watchdog Timer Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "WDIF": {
                    "description": "Watchdog Timeout Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WDIE": {
                    "description": "Watchdog Timeout Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "WDP_bit0": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 0,
                    "size": 1
                  },
                  "WDP_bit1": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 1,
                    "size": 1
                  },
                  "WDP_bit2": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 2,
                    "size": 1
                  },
                  "WDP_bit3": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 5,
                    "size": 1
                  },
                  "WDCE": {
                    "description": "Watchdog Change Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "WDE": {
                    "description": "Watch Dog Enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "WDOG_TIMER_PRESCALE_4BITS": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "OSCILLATOR_CYCLES_2K": {
                    "description": "Oscillator Cycles 2K",
                    "value": 0
                  },
                  "OSCILLATOR_CYCLES_4K": {
                    "description": "Oscillator Cycles 4K",
                    "value": 1
                  },
                  "OSCILLATOR_CYCLES_8K": {
                    "description": "Oscillator Cycles 8K",
                    "value": 2
                  },
                  "OSCILLATOR_CYCLES_16K": {
                    "description": "Oscillator Cycles 16K",
                    "value": 3
                  },
                  "OSCILLATOR_CYCLES_32K": {
                    "description": "Oscillator Cycles 32K",
                    "value": 4
                  },
                  "OSCILLATOR_CYCLES_64K": {
                    "description": "Oscillator Cycles 64K",
                    "value": 5
                  },
                  "OSCILLATOR_CYCLES_128K": {
                    "description": "Oscillator Cycles 128K",
                    "value": 6
                  },
                  "OSCILLATOR_CYCLES_256K": {
                    "description": "Oscillator Cycles 256K",
                    "value": 7
                  },
                  "OSCILLATOR_CYCLES_512K": {
                    "description": "Oscillator Cycles 512K",
                    "value": 8
                  },
                  "OSCILLATOR_CYCLES_1024K": {
                    "description": "Oscillator Cycles 1024K",
                    "value": 9
                  }
                }
              }
            }
          }
        }
      },
      "TC16": {
        "description": "Timer/Counter, 16-bit",
        "children": {
          "register_groups": {
            "TC5": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TCCR5A": {
                    "description": "Timer/Counter5 Control Register A",
                    "offset": 230,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM5A": {
                          "description": "Compare Output Mode for Channel A",
                          "offset": 6,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC4_COMNX_BITF"
                        },
                        "COM5B": {
                          "description": "Compare Output Mode for Channel B",
                          "offset": 4,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC4_COMNX_BITF"
                        },
                        "COM5C": {
                          "description": "Compare Output Mode for Channel C",
                          "offset": 2,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC4_COMNX_BITF"
                        },
                        "WGM5": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_WGMX_BITF"
                        }
                      }
                    }
                  },
                  "TCCR5B": {
                    "description": "Timer/Counter5 Control Register B",
                    "offset": 231,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC5": {
                          "description": "Input Capture 5 Noise Canceller",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES5": {
                          "description": "Input Capture 5 Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "Res": {
                          "description": "Reserved Bit",
                          "offset": 5,
                          "size": 1
                        },
                        "WGM5": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_WGMX_BITF"
                        },
                        "CS5": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC16.children.enums.CLK_SEL_3BIT_NOEXT_MEGARF"
                        }
                      }
                    }
                  },
                  "TCCR5C": {
                    "description": "Timer/Counter5 Control Register C",
                    "offset": 232,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC5A": {
                          "description": "Force Output Compare for Channel A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC5B": {
                          "description": "Force Output Compare for Channel B",
                          "offset": 6,
                          "size": 1
                        },
                        "FOC5C": {
                          "description": "Force Output Compare for Channel C",
                          "offset": 5,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT5": {
                    "description": "Timer/Counter5  Bytes",
                    "offset": 234,
                    "size": 16
                  },
                  "OCR5A": {
                    "description": "Timer/Counter5 Output Compare Register A  Bytes",
                    "offset": 238,
                    "size": 16
                  },
                  "OCR5B": {
                    "description": "Timer/Counter5 Output Compare Register B  Bytes",
                    "offset": 240,
                    "size": 16
                  },
                  "OCR5C": {
                    "description": "Timer/Counter5 Output Compare Register C  Bytes",
                    "offset": 242,
                    "size": 16
                  },
                  "ICR5": {
                    "description": "Timer/Counter5 Input Capture Register  Bytes",
                    "offset": 236,
                    "size": 16
                  },
                  "TIMSK5": {
                    "description": "Timer/Counter5 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICIE5": {
                          "description": "Timer/Counter5 Input Capture Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "OCIE5C": {
                          "description": "Timer/Counter5 Output Compare C Match Interrupt Enable",
                          "offset": 3,
                          "size": 1
                        },
                        "OCIE5B": {
                          "description": "Timer/Counter5 Output Compare B Match Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE5A": {
                          "description": "Timer/Counter5 Output Compare A Match Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE5": {
                          "description": "Timer/Counter5 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR5": {
                    "description": "Timer/Counter5 Interrupt Flag Register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICF5": {
                          "description": "Timer/Counter5 Input Capture Flag",
                          "offset": 5,
                          "size": 1
                        },
                        "OCF5C": {
                          "description": "Timer/Counter5 Output Compare C Match Flag",
                          "offset": 3,
                          "size": 1
                        },
                        "OCF5B": {
                          "description": "Timer/Counter5 Output Compare B Match Flag",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF5A": {
                          "description": "Timer/Counter5 Output Compare A Match Flag",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV5": {
                          "description": "Timer/Counter5 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            },
            "TC4": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TCCR4A": {
                    "description": "Timer/Counter4 Control Register A",
                    "offset": 103,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM4A": {
                          "description": "Compare Output Mode for Channel A",
                          "offset": 6,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC4_COMNX_BITF"
                        },
                        "COM4B": {
                          "description": "Compare Output Mode for Channel B",
                          "offset": 4,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC4_COMNX_BITF"
                        },
                        "COM4C": {
                          "description": "Compare Output Mode for Channel C",
                          "offset": 2,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC4_COMNX_BITF"
                        },
                        "WGM4": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_WGMX_BITF"
                        }
                      }
                    }
                  },
                  "TCCR4B": {
                    "description": "Timer/Counter4 Control Register B",
                    "offset": 104,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC4": {
                          "description": "Input Capture 4 Noise Canceller",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES4": {
                          "description": "Input Capture 4 Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "Res": {
                          "description": "Reserved Bit",
                          "offset": 5,
                          "size": 1
                        },
                        "WGM4": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_WGMX_BITF"
                        },
                        "CS4": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC16.children.enums.CLK_SEL_3BIT_NOEXT_MEGARF"
                        }
                      }
                    }
                  },
                  "TCCR4C": {
                    "description": "Timer/Counter4 Control Register C",
                    "offset": 105,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC4A": {
                          "description": "Force Output Compare for Channel A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC4B": {
                          "description": "Force Output Compare for Channel B",
                          "offset": 6,
                          "size": 1
                        },
                        "FOC4C": {
                          "description": "Force Output Compare for Channel C",
                          "offset": 5,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT4": {
                    "description": "Timer/Counter4  Bytes",
                    "offset": 107,
                    "size": 16
                  },
                  "OCR4A": {
                    "description": "Timer/Counter4 Output Compare Register A  Bytes",
                    "offset": 111,
                    "size": 16
                  },
                  "OCR4B": {
                    "description": "Timer/Counter4 Output Compare Register B  Bytes",
                    "offset": 113,
                    "size": 16
                  },
                  "OCR4C": {
                    "description": "Timer/Counter4 Output Compare Register C  Bytes",
                    "offset": 115,
                    "size": 16
                  },
                  "ICR4": {
                    "description": "Timer/Counter4 Input Capture Register  Bytes",
                    "offset": 109,
                    "size": 16
                  },
                  "TIMSK4": {
                    "description": "Timer/Counter4 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICIE4": {
                          "description": "Timer/Counter4 Input Capture Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "OCIE4C": {
                          "description": "Timer/Counter4 Output Compare C Match Interrupt Enable",
                          "offset": 3,
                          "size": 1
                        },
                        "OCIE4B": {
                          "description": "Timer/Counter4 Output Compare B Match Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE4A": {
                          "description": "Timer/Counter4 Output Compare A Match Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE4": {
                          "description": "Timer/Counter4 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR4": {
                    "description": "Timer/Counter4 Interrupt Flag Register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICF4": {
                          "description": "Timer/Counter4 Input Capture Flag",
                          "offset": 5,
                          "size": 1
                        },
                        "OCF4C": {
                          "description": "Timer/Counter4 Output Compare C Match Flag",
                          "offset": 3,
                          "size": 1
                        },
                        "OCF4B": {
                          "description": "Timer/Counter4 Output Compare B Match Flag",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF4A": {
                          "description": "Timer/Counter4 Output Compare A Match Flag",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV4": {
                          "description": "Timer/Counter4 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            },
            "TC3": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TCCR3A": {
                    "description": "Timer/Counter3 Control Register A",
                    "offset": 88,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM3A": {
                          "description": "Compare Output Mode for Channel A",
                          "offset": 6,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_COMNX_BITF"
                        },
                        "COM3B": {
                          "description": "Compare Output Mode for Channel B",
                          "offset": 4,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_COMNX_BITF"
                        },
                        "COM3C": {
                          "description": "Compare Output Mode for Channel C",
                          "offset": 2,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_COMNX_BITF"
                        },
                        "WGM3": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_WGMX_BITF"
                        }
                      }
                    }
                  },
                  "TCCR3B": {
                    "description": "Timer/Counter3 Control Register B",
                    "offset": 89,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC3": {
                          "description": "Input Capture 3 Noise Canceller",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES3": {
                          "description": "Input Capture 3 Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "Res": {
                          "description": "Reserved Bit",
                          "offset": 5,
                          "size": 1
                        },
                        "WGM3": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_WGMX_BITF"
                        },
                        "CS3": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC16.children.enums.CLK_SEL_3BIT_EXT_MEGARF"
                        }
                      }
                    }
                  },
                  "TCCR3C": {
                    "description": "Timer/Counter3 Control Register C",
                    "offset": 90,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC3A": {
                          "description": "Force Output Compare for Channel A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC3B": {
                          "description": "Force Output Compare for Channel B",
                          "offset": 6,
                          "size": 1
                        },
                        "FOC3C": {
                          "description": "Force Output Compare for Channel C",
                          "offset": 5,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT3": {
                    "description": "Timer/Counter3  Bytes",
                    "offset": 92,
                    "size": 16
                  },
                  "OCR3A": {
                    "description": "Timer/Counter3 Output Compare Register A  Bytes",
                    "offset": 96,
                    "size": 16
                  },
                  "OCR3B": {
                    "description": "Timer/Counter3 Output Compare Register B  Bytes",
                    "offset": 98,
                    "size": 16
                  },
                  "OCR3C": {
                    "description": "Timer/Counter3 Output Compare Register C  Bytes",
                    "offset": 100,
                    "size": 16
                  },
                  "ICR3": {
                    "description": "Timer/Counter3 Input Capture Register  Bytes",
                    "offset": 94,
                    "size": 16
                  },
                  "TIMSK3": {
                    "description": "Timer/Counter3 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICIE3": {
                          "description": "Timer/Counter3 Input Capture Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "OCIE3C": {
                          "description": "Timer/Counter3 Output Compare C Match Interrupt Enable",
                          "offset": 3,
                          "size": 1
                        },
                        "OCIE3B": {
                          "description": "Timer/Counter3 Output Compare B Match Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE3A": {
                          "description": "Timer/Counter3 Output Compare A Match Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE3": {
                          "description": "Timer/Counter3 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR3": {
                    "description": "Timer/Counter3 Interrupt Flag Register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICF3": {
                          "description": "Timer/Counter3 Input Capture Flag",
                          "offset": 5,
                          "size": 1
                        },
                        "OCF3C": {
                          "description": "Timer/Counter3 Output Compare C Match Flag",
                          "offset": 3,
                          "size": 1
                        },
                        "OCF3B": {
                          "description": "Timer/Counter3 Output Compare B Match Flag",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF3A": {
                          "description": "Timer/Counter3 Output Compare A Match Flag",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV3": {
                          "description": "Timer/Counter3 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            },
            "TC1": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TCCR1A": {
                    "description": "Timer/Counter1 Control Register A",
                    "offset": 74,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM1A": {
                          "description": "Compare Output Mode for Channel A",
                          "offset": 6,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_COMNX_BITF"
                        },
                        "COM1B": {
                          "description": "Compare Output Mode for Channel B",
                          "offset": 4,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_COMNX_BITF"
                        },
                        "COM1C": {
                          "description": "Compare Output Mode for Channel C",
                          "offset": 2,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_COMNX_BITF"
                        },
                        "WGM1": {
                          "description": "Waveform Generation Mode",
                          "offset": 0,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_WGMX_BITF"
                        }
                      }
                    }
                  },
                  "TCCR1B": {
                    "description": "Timer/Counter1 Control Register B",
                    "offset": 75,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC1": {
                          "description": "Input Capture 1 Noise Canceller",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES1": {
                          "description": "Input Capture 1 Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "Res": {
                          "description": "Reserved Bit",
                          "offset": 5,
                          "size": 1
                        },
                        "WGM1": {
                          "description": "Waveform Generation Mode",
                          "offset": 3,
                          "size": 2,
                          "enum": "types.peripherals.TC16.children.enums.TC1_WGMX_BITF"
                        },
                        "CS1": {
                          "description": "Clock Select",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC16.children.enums.CLK_SEL_3BIT_EXT_MEGARF"
                        }
                      }
                    }
                  },
                  "TCCR1C": {
                    "description": "Timer/Counter1 Control Register C",
                    "offset": 76,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC1A": {
                          "description": "Force Output Compare for Channel A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC1B": {
                          "description": "Force Output Compare for Channel B",
                          "offset": 6,
                          "size": 1
                        },
                        "FOC1C": {
                          "description": "Force Output Compare for Channel C",
                          "offset": 5,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT1": {
                    "description": "Timer/Counter1  Bytes",
                    "offset": 78,
                    "size": 16
                  },
                  "OCR1A": {
                    "description": "Timer/Counter1 Output Compare Register A  Bytes",
                    "offset": 82,
                    "size": 16
                  },
                  "OCR1B": {
                    "description": "Timer/Counter1 Output Compare Register B  Bytes",
                    "offset": 84,
                    "size": 16
                  },
                  "OCR1C": {
                    "description": "Timer/Counter1 Output Compare Register C  Bytes",
                    "offset": 86,
                    "size": 16
                  },
                  "ICR1": {
                    "description": "Timer/Counter1 Input Capture Register  Bytes",
                    "offset": 80,
                    "size": 16
                  },
                  "TIMSK1": {
                    "description": "Timer/Counter1 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICIE1": {
                          "description": "Timer/Counter1 Input Capture Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "OCIE1C": {
                          "description": "Timer/Counter1 Output Compare C Match Interrupt Enable",
                          "offset": 3,
                          "size": 1
                        },
                        "OCIE1B": {
                          "description": "Timer/Counter1 Output Compare B Match Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE1A": {
                          "description": "Timer/Counter1 Output Compare A Match Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE1": {
                          "description": "Timer/Counter1 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR1": {
                    "description": "Timer/Counter1 Interrupt Flag Register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICF1": {
                          "description": "Timer/Counter1 Input Capture Flag",
                          "offset": 5,
                          "size": 1
                        },
                        "OCF1C": {
                          "description": "Timer/Counter1 Output Compare C Match Flag",
                          "offset": 3,
                          "size": 1
                        },
                        "OCF1B": {
                          "description": "Timer/Counter1 Output Compare B Match Flag",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF1A": {
                          "description": "Timer/Counter1 Output Compare A Match Flag",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV1": {
                          "description": "Timer/Counter1 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "TC4_COMNX_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "NORMAL_OPERATION": {
                    "description": "Normal operation",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 3
                  }
                }
              }
            },
            "TC1_WGMX_BITF": {
              "children": {
                "enum_fields": {
                  "NORMAL_MODE_OF_OPERATION": {
                    "description": "Normal mode of operation",
                    "value": 0
                  },
                  "PWM_PHASE_CORRECT_8_BIT": {
                    "description": "PWM, phase correct, 8-bit",
                    "value": 1
                  },
                  "PWM_PHASE_CORRECT_9_BIT": {
                    "description": "PWM, phase correct, 9-bit",
                    "value": 2
                  },
                  "PWM_PHASE_CORRECT_10_BIT": {
                    "description": "PWM, phase correct, 10-bit",
                    "value": 3
                  },
                  "CTC_TOP_OCRNA": {
                    "description": "CTC, TOP = OCRnA",
                    "value": 12
                  },
                  "FAST_PWM_8_BIT": {
                    "description": "Fast PWM, 8-bit",
                    "value": 5
                  },
                  "FAST_PWM_9_BIT": {
                    "description": "Fast PWM, 9-bit",
                    "value": 6
                  },
                  "FAST_PWM_10_BIT": {
                    "description": "Fast PWM, 10-bit",
                    "value": 7
                  },
                  "PWM_PHASE_AND_FREQUENCY_CORRECT_TOP_ICRN": {
                    "description": "PWM, Phase and frequency correct, TOP = ICRn",
                    "value": 8
                  },
                  "PWM_PHASE_AND_FREQUENCY_CORRECT_TOP_OCRNA": {
                    "description": "PWM, Phase and frequency correct, TOP = OCRnA",
                    "value": 9
                  },
                  "PWM_PHASE_CORRECT_TOP_ICRN": {
                    "description": "PWM, Phase correct, TOP = ICRn",
                    "value": 10
                  },
                  "PWM_PHASE_CORRECT_TOP_OCRNA": {
                    "description": "PWM, Phase correct, TOP = OCRnA",
                    "value": 11
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 13
                  },
                  "FAST_PWM_TOP_ICRN": {
                    "description": "Fast PWM, TOP = ICRn",
                    "value": 14
                  },
                  "FAST_PWM_TOP_OCRNA": {
                    "description": "Fast PWM, TOP = OCRnA",
                    "value": 15
                  }
                }
              }
            },
            "CLK_SEL_3BIT_NOEXT_MEGARF": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_TIMER_COUNTER_STOPPED": {
                    "description": "No clock source (Timer/Counter stopped)",
                    "value": 0
                  },
                  "CLK_IO_1_NO_PRESCALING": {
                    "description": "clk_IO/1 (no prescaling)",
                    "value": 1
                  },
                  "CLK_IO_8_FROM_PRESCALER": {
                    "description": "clk_IO/8 (from prescaler)",
                    "value": 2
                  },
                  "CLK_IO_64_FROM_PRESCALER": {
                    "description": "clk_IO/64 (from prescaler)",
                    "value": 3
                  },
                  "CLK_IO_256_FROM_PRESCALER": {
                    "description": "clk_IO/256 (from prescaler)",
                    "value": 4
                  },
                  "CLK_IO_1024_FROM_PRESCALER": {
                    "description": "clk_IO/1024 (from prescaler)",
                    "value": 5
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 7
                  }
                }
              }
            },
            "TC1_COMNX_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "NORMAL_PORT_OPERATION_OCNA_OCNB_OCNC_DISCONNECTED": {
                    "description": "Normal port operation, OCnA/OCnB/OCnC disconnected.",
                    "value": 0
                  },
                  "TOGGLE_OCNA_OCNB_OCNC_ON_COMPARE_MATCH": {
                    "description": "Toggle OCnA/OCnB/OCnC on Compare Match.",
                    "value": 1
                  },
                  "CLEAR_OCNA_OCNB_OCNC_ON_COMPARE_MATCH_SET_OUTPUT_TO_LOW_LEVEL": {
                    "description": "Clear OCnA/OCnB/OCnC on Compare Match (set output to low level).",
                    "value": 2
                  },
                  "SET_OCNA_OCNB_OCNC_ON_COMPARE_MATCH_SET_OUTPUT_TO_HIGH_LEVEL": {
                    "description": "Set OCnA/OCnB/OCnC on Compare Match (set output to high level).",
                    "value": 3
                  }
                }
              }
            },
            "CLK_SEL_3BIT_EXT_MEGARF": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_TIMER_COUNTER_STOPPED": {
                    "description": "No clock source (Timer/Counter stopped)",
                    "value": 0
                  },
                  "CLK_IO_1_NO_PRESCALING": {
                    "description": "clk_IO/1 (no prescaling)",
                    "value": 1
                  },
                  "CLK_IO_8_FROM_PRESCALER": {
                    "description": "clk_IO/8 (from prescaler)",
                    "value": 2
                  },
                  "CLK_IO_64_FROM_PRESCALER": {
                    "description": "clk_IO/64 (from prescaler)",
                    "value": 3
                  },
                  "CLK_IO_256_FROM_PRESCALER": {
                    "description": "clk_IO/256 (from prescaler)",
                    "value": 4
                  },
                  "CLK_IO_1024_FROM_PRESCALER": {
                    "description": "clk_IO/1024 (from prescaler)",
                    "value": 5
                  },
                  "EXTERNAL_CLOCK_SOURCE_ON_TN_PIN_CLOCK_ON_FALLING_EDGE": {
                    "description": "External clock source on Tn pin, clock on falling edge",
                    "value": 6
                  },
                  "EXTERNAL_CLOCK_SOURCE_ON_TN_PIN_CLOCK_ON_RISING_EDGE": {
                    "description": "External clock source on Tn pin, clock on rising edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "TRX24": {
        "description": "Low-Power 2.4 GHz Transceiver",
        "children": {
          "registers": {
            "PARCR": {
              "description": "Power Amplifier Ramp up/down Control Register",
              "offset": 122,
              "size": 8,
              "children": {
                "fields": {
                  "PALTD": {
                    "description": "ext. PA Ramp Down Lead Time",
                    "offset": 5,
                    "size": 3,
                    "enum": "types.peripherals.TRX24.children.enums.PALTD_bitf"
                  },
                  "PALTU": {
                    "description": "ext. PA Ramp Up Lead Time",
                    "offset": 2,
                    "size": 3,
                    "enum": "types.peripherals.TRX24.children.enums.PALTU_bitf"
                  },
                  "PARDFI": {
                    "description": "Power Amplifier Ramp Down Frequency Inversion",
                    "offset": 1,
                    "size": 1
                  },
                  "PARUFI": {
                    "description": "Power Amplifier Ramp Up Frequency Inversion",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "MAFSA0L": {
              "description": "Transceiver MAC Short Address Register for Frame Filter 0 (Low Byte)",
              "offset": 80,
              "size": 8,
              "children": {
                "fields": {
                  "MAFSA0L": {
                    "description": "MAC Short Address low Byte for Frame Filter 0",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFSA0H": {
              "description": "Transceiver MAC Short Address Register for Frame Filter 0 (High Byte)",
              "offset": 81,
              "size": 8,
              "children": {
                "fields": {
                  "MAFSA0H": {
                    "description": "MAC Short Address high Byte for Frame Filter 0",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFPA0L": {
              "description": "Transceiver Personal Area Network ID Register for Frame Filter 0 (Low Byte)",
              "offset": 82,
              "size": 8,
              "children": {
                "fields": {
                  "MAFPA0L": {
                    "description": "MAC Personal Area Network ID low Byte for Frame Filter 0",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFPA0H": {
              "description": "Transceiver Personal Area Network ID Register for Frame Filter 0 (High Byte)",
              "offset": 83,
              "size": 8,
              "children": {
                "fields": {
                  "MAFPA0H": {
                    "description": "MAC Personal Area Network ID high Byte for Frame Filter 0",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFSA1L": {
              "description": "Transceiver MAC Short Address Register for Frame Filter 1 (Low Byte)",
              "offset": 84,
              "size": 8,
              "children": {
                "fields": {
                  "MAFSA1L": {
                    "description": "MAC Short Address low Byte for Frame Filter 1",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFSA1H": {
              "description": "Transceiver MAC Short Address Register for Frame Filter 1 (High Byte)",
              "offset": 85,
              "size": 8,
              "children": {
                "fields": {
                  "MAFSA1H": {
                    "description": "MAC Short Address high Byte for Frame Filter 1",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFPA1L": {
              "description": "Transceiver Personal Area Network ID Register for Frame Filter 1 (Low Byte)",
              "offset": 86,
              "size": 8,
              "children": {
                "fields": {
                  "MAFPA1L": {
                    "description": "MAC Personal Area Network ID low Byte for Frame Filter 1",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFPA1H": {
              "description": "Transceiver Personal Area Network ID Register for Frame Filter 1 (High Byte)",
              "offset": 87,
              "size": 8,
              "children": {
                "fields": {
                  "MAFPA1H": {
                    "description": "MAC Personal Area Network ID high Byte for Frame Filter 1",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFSA2L": {
              "description": "Transceiver MAC Short Address Register for Frame Filter 2 (Low Byte)",
              "offset": 88,
              "size": 8,
              "children": {
                "fields": {
                  "MAFSA2L": {
                    "description": "MAC Short Address low Byte for Frame Filter 2",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFSA2H": {
              "description": "Transceiver MAC Short Address Register for Frame Filter 2 (High Byte)",
              "offset": 89,
              "size": 8,
              "children": {
                "fields": {
                  "MAFSA2H": {
                    "description": "MAC Short Address high Byte for Frame Filter 2",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFPA2L": {
              "description": "Transceiver Personal Area Network ID Register for Frame Filter 2 (Low Byte)",
              "offset": 90,
              "size": 8,
              "children": {
                "fields": {
                  "MAFPA2L": {
                    "description": "MAC Personal Area Network ID low Byte for Frame Filter 2",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFPA2H": {
              "description": "Transceiver Personal Area Network ID Register for Frame Filter 2 (High Byte)",
              "offset": 91,
              "size": 8,
              "children": {
                "fields": {
                  "MAFPA2H": {
                    "description": "MAC Personal Area Network ID high Byte for Frame Filter 2",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFSA3L": {
              "description": "Transceiver MAC Short Address Register for Frame Filter 3 (Low Byte)",
              "offset": 92,
              "size": 8,
              "children": {
                "fields": {
                  "MAFSA3L": {
                    "description": "MAC Short Address low Byte for Frame Filter 3",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFSA3H": {
              "description": "Transceiver MAC Short Address Register for Frame Filter 3 (High Byte)",
              "offset": 93,
              "size": 8,
              "children": {
                "fields": {
                  "MAFSA3H": {
                    "description": "MAC Short Address high Byte for Frame Filter 3",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFPA3L": {
              "description": "Transceiver Personal Area Network ID Register for Frame Filter 3 (Low Byte)",
              "offset": 94,
              "size": 8,
              "children": {
                "fields": {
                  "MAFPA3L": {
                    "description": "MAC Personal Area Network ID low Byte for Frame Filter 3",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFPA3H": {
              "description": "Transceiver Personal Area Network ID Register for Frame Filter 3 (High Byte)",
              "offset": 95,
              "size": 8,
              "children": {
                "fields": {
                  "MAFPA3H": {
                    "description": "MAC Personal Area Network ID high Byte for Frame Filter 3",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "MAFCR0": {
              "description": "Multiple Address Filter Configuration Register 0",
              "offset": 78,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 4,
                    "size": 4
                  },
                  "MAF3EN": {
                    "description": "Multiple Address Filter 3 Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "MAF2EN": {
                    "description": "Multiple Address Filter 2 Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "MAF1EN": {
                    "description": "Multiple Address Filter 1 Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "MAF0EN": {
                    "description": "Multiple Address Filter 0 Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "MAFCR1": {
              "description": "Multiple Address Filter Configuration Register 1",
              "offset": 79,
              "size": 8,
              "children": {
                "fields": {
                  "AACK_3_SET_PD": {
                    "description": "Set Data Pending bit for address filter 3.",
                    "offset": 7,
                    "size": 1
                  },
                  "AACK_3_I_AM_COORD": {
                    "description": "Enable PAN Coordinator mode for address filter 3.",
                    "offset": 6,
                    "size": 1
                  },
                  "AACK_2_SET_PD": {
                    "description": "Set Data Pending bit for address filter 2.",
                    "offset": 5,
                    "size": 1
                  },
                  "AACK_2_I_AM_COORD": {
                    "description": "Enable PAN Coordinator mode for address filter 2.",
                    "offset": 4,
                    "size": 1
                  },
                  "AACK_1_SET_PD": {
                    "description": "Set Data Pending bit for address filter 1.",
                    "offset": 3,
                    "size": 1
                  },
                  "AACK_1_I_AM_COORD": {
                    "description": "Enable PAN Coordinator mode for address filter 1.",
                    "offset": 2,
                    "size": 1
                  },
                  "AACK_0_SET_PD": {
                    "description": "Set Data Pending bit for address filter 0.",
                    "offset": 1,
                    "size": 1
                  },
                  "AACK_0_I_AM_COORD": {
                    "description": "Enable PAN Coordinator mode for address filter 0.",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "AES_CTRL": {
              "description": "AES Control Register",
              "offset": 126,
              "size": 8,
              "children": {
                "fields": {
                  "AES_REQUEST": {
                    "description": "Request AES Operation.",
                    "offset": 7,
                    "size": 1
                  },
                  "AES_MODE": {
                    "description": "Set AES Operation Mode",
                    "offset": 5,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.AES_MODE_BITF"
                  },
                  "AES_DIR": {
                    "description": "Set AES Operation Direction",
                    "offset": 3,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.AES_DIRECTION_BITF"
                  },
                  "AES_IM": {
                    "description": "AES Interrupt Enable",
                    "offset": 2,
                    "size": 1
                  }
                }
              }
            },
            "AES_STATUS": {
              "description": "AES Status Register",
              "offset": 127,
              "size": 8,
              "children": {
                "fields": {
                  "AES_ER": {
                    "description": "AES Operation Finished with Error",
                    "offset": 7,
                    "size": 1
                  },
                  "AES_DONE": {
                    "description": "AES Operation Finished with Success",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "AES_STATE": {
              "description": "AES Plain and Cipher Text Buffer Register",
              "offset": 128,
              "size": 8,
              "children": {
                "fields": {
                  "AES_STATE": {
                    "description": "AES Plain and Cipher Text Buffer",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "AES_KEY": {
              "description": "AES Encryption and Decryption Key Buffer Register",
              "offset": 129,
              "size": 8,
              "children": {
                "fields": {
                  "AES_KEY": {
                    "description": "AES Encryption/Decryption Key Buffer",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "TRX_STATUS": {
              "description": "Transceiver Status Register",
              "offset": 131,
              "size": 8,
              "children": {
                "fields": {
                  "CCA_DONE": {
                    "description": "CCA Algorithm Status",
                    "offset": 7,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.CCA_DONE_bitf"
                  },
                  "CCA_STATUS": {
                    "description": "CCA Status Result",
                    "offset": 6,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.CCA_STATUS_bitf"
                  },
                  "TST_STATUS": {
                    "description": "Test mode status",
                    "offset": 5,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.TST_STATUS_bitf"
                  },
                  "TRX_STATUS": {
                    "description": "Transceiver Main Status",
                    "offset": 0,
                    "size": 5,
                    "enum": "types.peripherals.TRX24.children.enums.TRX_STATUS_bitf"
                  }
                }
              }
            },
            "TRX_STATE": {
              "description": "Transceiver State Control Register",
              "offset": 132,
              "size": 8,
              "children": {
                "fields": {
                  "TRAC_STATUS": {
                    "description": "Transaction Status",
                    "offset": 5,
                    "size": 3,
                    "enum": "types.peripherals.TRX24.children.enums.TRAC_STATUS_bitf"
                  },
                  "TRX_CMD": {
                    "description": "State Control Command",
                    "offset": 0,
                    "size": 5,
                    "enum": "types.peripherals.TRX24.children.enums.TRX_CMD_bitf"
                  }
                }
              }
            },
            "TRX_CTRL_0": {
              "description": "Reserved",
              "offset": 133,
              "size": 8,
              "children": {
                "fields": {
                  "Res7": {
                    "description": "Reserved",
                    "offset": 7,
                    "size": 1
                  },
                  "PMU_EN": {
                    "description": "Enable Phase Measurement Unit",
                    "offset": 6,
                    "size": 1
                  },
                  "PMU_START": {
                    "description": "Start of Phase Measurement Unit",
                    "offset": 5,
                    "size": 1
                  },
                  "PMU_IF_INV": {
                    "description": "PMU IF Inverse",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "TRX_CTRL_1": {
              "description": "Transceiver Control Register 1",
              "offset": 134,
              "size": 8,
              "children": {
                "fields": {
                  "PA_EXT_EN": {
                    "description": "External PA support enable",
                    "offset": 7,
                    "size": 1
                  },
                  "IRQ_2_EXT_EN": {
                    "description": "Connect Frame Start IRQ to TC1",
                    "offset": 6,
                    "size": 1
                  },
                  "TX_AUTO_CRC_ON": {
                    "description": "Enable Automatic CRC Calculation",
                    "offset": 5,
                    "size": 1
                  },
                  "PLL_TX_FLT": {
                    "description": "Enable PLL TX filter",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "PHY_TX_PWR": {
              "description": "Transceiver Transmit Power Control Register",
              "offset": 135,
              "size": 8,
              "children": {
                "fields": {
                  "TX_PWR": {
                    "description": "Transmit Power Setting",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.TRX24.children.enums.TX_PWR_bitf"
                  }
                }
              }
            },
            "PHY_RSSI": {
              "description": "Receiver Signal Strength Indicator Register",
              "offset": 136,
              "size": 8,
              "children": {
                "fields": {
                  "RX_CRC_VALID": {
                    "description": "Received Frame CRC Status",
                    "offset": 7,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.RX_CRC_VALID_bitf"
                  },
                  "RND_VALUE": {
                    "description": "Random Value",
                    "offset": 5,
                    "size": 2
                  },
                  "RSSI": {
                    "description": "Receiver Signal Strength Indicator",
                    "offset": 0,
                    "size": 5,
                    "enum": "types.peripherals.TRX24.children.enums.RSSI_VALUE_BITF"
                  }
                }
              }
            },
            "PHY_ED_LEVEL": {
              "description": "Transceiver Energy Detection Level Register",
              "offset": 137,
              "size": 8,
              "children": {
                "fields": {
                  "ED_LEVEL": {
                    "description": "Energy Detection Level",
                    "offset": 0,
                    "size": 8,
                    "enum": "types.peripherals.TRX24.children.enums.ED_LEVEL_BITF"
                  }
                }
              }
            },
            "PHY_CC_CCA": {
              "description": "Transceiver Clear Channel Assessment (CCA) Control Register",
              "offset": 138,
              "size": 8,
              "children": {
                "fields": {
                  "CCA_REQUEST": {
                    "description": "Manual CCA Measurement Request",
                    "offset": 7,
                    "size": 1
                  },
                  "CCA_MODE": {
                    "description": "Select CCA Measurement Mode",
                    "offset": 5,
                    "size": 2,
                    "enum": "types.peripherals.TRX24.children.enums.CCA_MODE_bitf"
                  },
                  "CHANNEL": {
                    "description": "RX/TX Channel Selection",
                    "offset": 0,
                    "size": 5,
                    "enum": "types.peripherals.TRX24.children.enums.CHANNEL_bitf"
                  }
                }
              }
            },
            "CCA_THRES": {
              "description": "Transceiver CCA Threshold Setting Register",
              "offset": 139,
              "size": 8,
              "children": {
                "fields": {
                  "CCA_CS_THRES": {
                    "description": "CS Threshold Level for CCA Measurement",
                    "offset": 4,
                    "size": 4
                  },
                  "CCA_ED_THRES": {
                    "description": "ED Threshold Level for CCA Measurement",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "RX_CTRL": {
              "description": "Transceiver Receive Control Register",
              "offset": 140,
              "size": 8,
              "children": {
                "fields": {
                  "PDT_THRES": {
                    "description": "Receiver Sensitivity Control",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.TRX24.children.enums.PDT_THRES_bitf"
                  }
                }
              }
            },
            "SFD_VALUE": {
              "description": "Start of Frame Delimiter Value Register",
              "offset": 141,
              "size": 8,
              "children": {
                "fields": {
                  "SFD_VALUE": {
                    "description": "Start of Frame Delimiter Value",
                    "offset": 0,
                    "size": 8,
                    "enum": "types.peripherals.TRX24.children.enums.SFD_VALUE_BITF"
                  }
                }
              }
            },
            "TRX_CTRL_2": {
              "description": "Transceiver Control Register 2",
              "offset": 142,
              "size": 8,
              "children": {
                "fields": {
                  "RX_SAFE_MODE": {
                    "description": "RX Safe Mode",
                    "offset": 7,
                    "size": 1
                  },
                  "OQPSK_DATA_RATE": {
                    "description": "Data Rate Selection",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.TRX24.children.enums.OQPSK_DATA_RATE_bitf"
                  }
                }
              }
            },
            "ANT_DIV": {
              "description": "Antenna Diversity Control Register",
              "offset": 143,
              "size": 8,
              "children": {
                "fields": {
                  "ANT_SEL": {
                    "description": "Antenna Diversity Antenna Status",
                    "offset": 7,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.ANT_SEL_bitf"
                  },
                  "ANT_DIV_EN": {
                    "description": "Enable Antenna Diversity",
                    "offset": 3,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.ANT_DIV_EN_bitf"
                  },
                  "ANT_EXT_SW_EN": {
                    "description": "Enable External Antenna Switch Control",
                    "offset": 2,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.ANT_EXT_SW_EN_bitf"
                  },
                  "ANT_CTRL": {
                    "description": "Static Antenna Diversity Switch Control",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.TRX24.children.enums.ANT_CTRL_bitf"
                  }
                }
              }
            },
            "IRQ_MASK": {
              "description": "Transceiver Interrupt Enable Register",
              "offset": 144,
              "size": 8,
              "children": {
                "fields": {
                  "AWAKE_EN": {
                    "description": "Awake Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "TX_END_EN": {
                    "description": "TX_END Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "AMI_EN": {
                    "description": "Address Match Interrupt Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "CCA_ED_DONE_EN": {
                    "description": "End of ED Measurement Interrupt Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "RX_END_EN": {
                    "description": "RX_END Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "RX_START_EN": {
                    "description": "RX_START Interrupt Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "PLL_UNLOCK_EN": {
                    "description": "PLL Unlock Interrupt Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "PLL_LOCK_EN": {
                    "description": "PLL Lock Interrupt Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IRQ_STATUS": {
              "description": "Transceiver Interrupt Status Register",
              "offset": 145,
              "size": 8,
              "children": {
                "fields": {
                  "AWAKE": {
                    "description": "Awake Interrupt Status",
                    "offset": 7,
                    "size": 1
                  },
                  "TX_END": {
                    "description": "TX_END Interrupt Status",
                    "offset": 6,
                    "size": 1
                  },
                  "AMI": {
                    "description": "Address Match Interrupt Status",
                    "offset": 5,
                    "size": 1
                  },
                  "CCA_ED_DONE": {
                    "description": "End of ED Measurement Interrupt Status",
                    "offset": 4,
                    "size": 1
                  },
                  "RX_END": {
                    "description": "RX_END Interrupt Status",
                    "offset": 3,
                    "size": 1
                  },
                  "RX_START": {
                    "description": "RX_START Interrupt Status",
                    "offset": 2,
                    "size": 1
                  },
                  "PLL_UNLOCK": {
                    "description": "PLL Unlock Interrupt Status",
                    "offset": 1,
                    "size": 1
                  },
                  "PLL_LOCK": {
                    "description": "PLL Lock Interrupt Status",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IRQ_MASK1": {
              "description": "Transceiver Interrupt Enable Register 1",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 5,
                    "size": 3
                  },
                  "MAF_3_AMI_EN": {
                    "description": "Address Match Interrupt enable Address filter 3",
                    "offset": 4,
                    "size": 1
                  },
                  "MAF_2_AMI_EN": {
                    "description": "Address Match Interrupt enable Address filter 2",
                    "offset": 3,
                    "size": 1
                  },
                  "MAF_1_AMI_EN": {
                    "description": "Address Match Interrupt enable Address filter 1",
                    "offset": 2,
                    "size": 1
                  },
                  "MAF_0_AMI_EN": {
                    "description": "Address Match Interrupt enable Address filter 0",
                    "offset": 1,
                    "size": 1
                  },
                  "TX_START_EN": {
                    "description": "Transmit Start Interrupt enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IRQ_STATUS1": {
              "description": "Transceiver Interrupt Status Register 1",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 5,
                    "size": 3
                  },
                  "MAF_3_AMI": {
                    "description": "Address Match Interrupt Status Address filter 3",
                    "offset": 4,
                    "size": 1
                  },
                  "MAF_2_AMI": {
                    "description": "Address Match Interrupt Status Address filter 2",
                    "offset": 3,
                    "size": 1
                  },
                  "MAF_1_AMI": {
                    "description": "Address Match Interrupt Status Address filter 1",
                    "offset": 2,
                    "size": 1
                  },
                  "MAF_0_AMI": {
                    "description": "Address Match Interrupt Status Address filter 0",
                    "offset": 1,
                    "size": 1
                  },
                  "TX_START": {
                    "description": "Transmit Start Interrupt Status",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "VREG_CTRL": {
              "description": "Voltage Regulator Control and Status Register",
              "offset": 146,
              "size": 8,
              "children": {
                "fields": {
                  "AVREG_EXT": {
                    "description": "Use External AVDD Regulator",
                    "offset": 7,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.AVREG_EXT_BITF"
                  },
                  "AVDD_OK": {
                    "description": "AVDD Supply Voltage Valid",
                    "offset": 6,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.AVDD_OK_BITF"
                  },
                  "DVREG_EXT": {
                    "description": "Use External DVDD Regulator",
                    "offset": 3,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.DVREG_EXT_BITF"
                  },
                  "DVDD_OK": {
                    "description": "DVDD Supply Voltage Valid",
                    "offset": 2,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.DVDD_OK_BITF"
                  }
                }
              }
            },
            "BATMON": {
              "description": "Battery Monitor Control and Status Register",
              "offset": 147,
              "size": 8,
              "children": {
                "fields": {
                  "BAT_LOW": {
                    "description": "Battery Monitor Interrupt Status",
                    "offset": 7,
                    "size": 1
                  },
                  "BAT_LOW_EN": {
                    "description": "Battery Monitor Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "BATMON_OK": {
                    "description": "Battery Monitor Status",
                    "offset": 5,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.BATMON_OK_bitf"
                  },
                  "BATMON_HR": {
                    "description": "Battery Monitor Voltage Range",
                    "offset": 4,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.BATMON_HR_bitf"
                  },
                  "BATMON_VTH": {
                    "description": "Battery Monitor Threshold Voltage",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.TRX24.children.enums.BATMON_VTH_bitf"
                  }
                }
              }
            },
            "XOSC_CTRL": {
              "description": "Crystal Oscillator Control Register",
              "offset": 148,
              "size": 8,
              "children": {
                "fields": {
                  "XTAL_MODE": {
                    "description": "Crystal Oscillator Operating Mode",
                    "offset": 4,
                    "size": 4,
                    "enum": "types.peripherals.TRX24.children.enums.XTAL_MODE_BITF"
                  },
                  "XTAL_TRIM": {
                    "description": "Crystal Oscillator Load Capacitance Trimming",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.TRX24.children.enums.XTAL_TRIM_bitf"
                  }
                }
              }
            },
            "CC_CTRL_0": {
              "description": "Channel Control Register 0",
              "offset": 149,
              "size": 8,
              "children": {
                "fields": {
                  "CC_NUMBER": {
                    "description": "Channel Number",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CC_CTRL_1": {
              "description": "Channel Control Register 1",
              "offset": 150,
              "size": 8,
              "children": {
                "fields": {
                  "CC_BAND": {
                    "description": "Channel Band",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "RX_SYN": {
              "description": "Transceiver Receiver Sensitivity Control Register",
              "offset": 151,
              "size": 8,
              "children": {
                "fields": {
                  "RX_PDT_DIS": {
                    "description": "Prevent Frame Reception",
                    "offset": 7,
                    "size": 1
                  },
                  "RX_OVERRIDE": {
                    "description": "Receiver Override Function",
                    "offset": 6,
                    "size": 1
                  },
                  "RX_PDT_LEVEL": {
                    "description": "Reduce Receiver Sensitivity",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.TRX24.children.enums.RX_PDT_LEVEL_BITF"
                  }
                }
              }
            },
            "TRX_RPC": {
              "description": "Transceiver Reduced Power Consumption Control",
              "offset": 152,
              "size": 8,
              "children": {
                "fields": {
                  "RX_RPC_CTRL": {
                    "description": "Smart Receiving Mode Timing",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.TRX24.children.enums.RX_RPC_CTRL_BITF"
                  },
                  "RX_RPC_EN": {
                    "description": "Reciver Smart Receiving Mode Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "PDT_RPC_EN": {
                    "description": "Smart Receiving Mode Reduced Sensitivity Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "PLL_RPC_EN": {
                    "description": "PLL Smart Receiving Mode Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "Res0": {
                    "description": "Reserved",
                    "offset": 2,
                    "size": 1
                  },
                  "IPAN_RPC_EN": {
                    "description": "Smart Receiving Mode IPAN Handling Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "XAH_RPC_EN": {
                    "description": "Smart Receiving in Extended Operating Modes Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "XAH_CTRL_1": {
              "description": "Transceiver Acknowledgment Frame Control Register 1",
              "offset": 153,
              "size": 8,
              "children": {
                "fields": {
                  "AACK_FLTR_RES_FT": {
                    "description": "Filter Reserved Frames",
                    "offset": 5,
                    "size": 1
                  },
                  "AACK_UPLD_RES_FT": {
                    "description": "Process Reserved Frames",
                    "offset": 4,
                    "size": 1
                  },
                  "AACK_ACK_TIME": {
                    "description": "Reduce Acknowledgment Time",
                    "offset": 2,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.AACK_ACK_TIME_bitf"
                  },
                  "AACK_PROM_MODE": {
                    "description": "Enable Promiscuous Mode",
                    "offset": 1,
                    "size": 1
                  }
                }
              }
            },
            "FTN_CTRL": {
              "description": "Transceiver Filter Tuning Control Register",
              "offset": 154,
              "size": 8,
              "children": {
                "fields": {
                  "FTN_START": {
                    "description": "Start Calibration Loop of Filter Tuning Network",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "PLL_CF": {
              "description": "Transceiver Center Frequency Calibration Control Register",
              "offset": 156,
              "size": 8,
              "children": {
                "fields": {
                  "PLL_CF_START": {
                    "description": "Start Center Frequency Calibration",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "PLL_DCU": {
              "description": "Transceiver Delay Cell Calibration Control Register",
              "offset": 157,
              "size": 8,
              "children": {
                "fields": {
                  "PLL_DCU_START": {
                    "description": "Start Delay Cell Calibration",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "PART_NUM": {
              "description": "Device Identification Register (Part Number)",
              "offset": 158,
              "size": 8,
              "children": {
                "fields": {
                  "PART_NUM": {
                    "description": "Part Number",
                    "offset": 0,
                    "size": 8,
                    "enum": "types.peripherals.TRX24.children.enums.PART_NUM_bitf"
                  }
                }
              }
            },
            "VERSION_NUM": {
              "description": "Device Identification Register (Version Number)",
              "offset": 159,
              "size": 8,
              "children": {
                "fields": {
                  "VERSION_NUM": {
                    "description": "Version Number",
                    "offset": 0,
                    "size": 8,
                    "enum": "types.peripherals.TRX24.children.enums.VERSION_NUM_2_BITF"
                  }
                }
              }
            },
            "MAN_ID_0": {
              "description": "Device Identification Register (Manufacture ID Low Byte)",
              "offset": 160,
              "size": 8,
              "children": {
                "fields": {
                  "MAN_ID_07": {
                    "description": "Manufacturer ID (Low Byte)",
                    "offset": 7,
                    "size": 1
                  },
                  "MAN_ID_06": {
                    "description": "Manufacturer ID (Low Byte)",
                    "offset": 6,
                    "size": 1
                  },
                  "MAN_ID_05": {
                    "description": "Manufacturer ID (Low Byte)",
                    "offset": 5,
                    "size": 1
                  },
                  "MAN_ID_04": {
                    "description": "Manufacturer ID (Low Byte)",
                    "offset": 4,
                    "size": 1
                  },
                  "MAN_ID_03": {
                    "description": "Manufacturer ID (Low Byte)",
                    "offset": 3,
                    "size": 1
                  },
                  "MAN_ID_02": {
                    "description": "Manufacturer ID (Low Byte)",
                    "offset": 2,
                    "size": 1
                  },
                  "MAN_ID_01": {
                    "description": "Manufacturer ID (Low Byte)",
                    "offset": 1,
                    "size": 1
                  },
                  "MAN_ID_00": {
                    "description": "Manufacturer ID (Low Byte)",
                    "offset": 0,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.MAN_ID_0_BITF"
                  }
                }
              }
            },
            "MAN_ID_1": {
              "description": "Device Identification Register (Manufacture ID High Byte)",
              "offset": 161,
              "size": 8,
              "children": {
                "fields": {
                  "MAN_ID_": {
                    "description": "Manufacturer ID (High Byte)",
                    "offset": 0,
                    "size": 8,
                    "enum": "types.peripherals.TRX24.children.enums.MAN_ID_1_BITF"
                  }
                }
              }
            },
            "SHORT_ADDR_0": {
              "description": "Transceiver MAC Short Address Register (Low Byte)",
              "offset": 162,
              "size": 8,
              "children": {
                "fields": {
                  "SHORT_ADDR_07": {
                    "description": "MAC Short Address",
                    "offset": 7,
                    "size": 1
                  },
                  "SHORT_ADDR_06": {
                    "description": "MAC Short Address",
                    "offset": 6,
                    "size": 1
                  },
                  "SHORT_ADDR_05": {
                    "description": "MAC Short Address",
                    "offset": 5,
                    "size": 1
                  },
                  "SHORT_ADDR_04": {
                    "description": "MAC Short Address",
                    "offset": 4,
                    "size": 1
                  },
                  "SHORT_ADDR_03": {
                    "description": "MAC Short Address",
                    "offset": 3,
                    "size": 1
                  },
                  "SHORT_ADDR_02": {
                    "description": "MAC Short Address",
                    "offset": 2,
                    "size": 1
                  },
                  "SHORT_ADDR_01": {
                    "description": "MAC Short Address",
                    "offset": 1,
                    "size": 1
                  },
                  "SHORT_ADDR_00": {
                    "description": "MAC Short Address",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SHORT_ADDR_1": {
              "description": "Transceiver MAC Short Address Register (High Byte)",
              "offset": 163,
              "size": 8,
              "children": {
                "fields": {
                  "SHORT_ADDR_": {
                    "description": "MAC Short Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PAN_ID_0": {
              "description": "Transceiver Personal Area Network ID Register (Low Byte)",
              "offset": 164,
              "size": 8,
              "children": {
                "fields": {
                  "PAN_ID_07": {
                    "description": "MAC Personal Area Network ID",
                    "offset": 7,
                    "size": 1
                  },
                  "PAN_ID_06": {
                    "description": "MAC Personal Area Network ID",
                    "offset": 6,
                    "size": 1
                  },
                  "PAN_ID_05": {
                    "description": "MAC Personal Area Network ID",
                    "offset": 5,
                    "size": 1
                  },
                  "PAN_ID_04": {
                    "description": "MAC Personal Area Network ID",
                    "offset": 4,
                    "size": 1
                  },
                  "PAN_ID_03": {
                    "description": "MAC Personal Area Network ID",
                    "offset": 3,
                    "size": 1
                  },
                  "PAN_ID_02": {
                    "description": "MAC Personal Area Network ID",
                    "offset": 2,
                    "size": 1
                  },
                  "PAN_ID_01": {
                    "description": "MAC Personal Area Network ID",
                    "offset": 1,
                    "size": 1
                  },
                  "PAN_ID_00": {
                    "description": "MAC Personal Area Network ID",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PAN_ID_1": {
              "description": "Transceiver Personal Area Network ID Register (High Byte)",
              "offset": 165,
              "size": 8,
              "children": {
                "fields": {
                  "PAN_ID_": {
                    "description": "MAC Personal Area Network ID",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "IEEE_ADDR_0": {
              "description": "Transceiver MAC IEEE Address Register 0",
              "offset": 166,
              "size": 8,
              "children": {
                "fields": {
                  "IEEE_ADDR_07": {
                    "description": "MAC IEEE Address",
                    "offset": 7,
                    "size": 1
                  },
                  "IEEE_ADDR_06": {
                    "description": "MAC IEEE Address",
                    "offset": 6,
                    "size": 1
                  },
                  "IEEE_ADDR_05": {
                    "description": "MAC IEEE Address",
                    "offset": 5,
                    "size": 1
                  },
                  "IEEE_ADDR_04": {
                    "description": "MAC IEEE Address",
                    "offset": 4,
                    "size": 1
                  },
                  "IEEE_ADDR_03": {
                    "description": "MAC IEEE Address",
                    "offset": 3,
                    "size": 1
                  },
                  "IEEE_ADDR_02": {
                    "description": "MAC IEEE Address",
                    "offset": 2,
                    "size": 1
                  },
                  "IEEE_ADDR_01": {
                    "description": "MAC IEEE Address",
                    "offset": 1,
                    "size": 1
                  },
                  "IEEE_ADDR_00": {
                    "description": "MAC IEEE Address",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "IEEE_ADDR_1": {
              "description": "Transceiver MAC IEEE Address Register 1",
              "offset": 167,
              "size": 8,
              "children": {
                "fields": {
                  "IEEE_ADDR_": {
                    "description": "MAC IEEE Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "IEEE_ADDR_2": {
              "description": "Transceiver MAC IEEE Address Register 2",
              "offset": 168,
              "size": 8,
              "children": {
                "fields": {
                  "IEEE_ADDR_": {
                    "description": "MAC IEEE Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "IEEE_ADDR_3": {
              "description": "Transceiver MAC IEEE Address Register 3",
              "offset": 169,
              "size": 8,
              "children": {
                "fields": {
                  "IEEE_ADDR_": {
                    "description": "MAC IEEE Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "IEEE_ADDR_4": {
              "description": "Transceiver MAC IEEE Address Register 4",
              "offset": 170,
              "size": 8,
              "children": {
                "fields": {
                  "IEEE_ADDR_": {
                    "description": "MAC IEEE Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "IEEE_ADDR_5": {
              "description": "Transceiver MAC IEEE Address Register 5",
              "offset": 171,
              "size": 8,
              "children": {
                "fields": {
                  "IEEE_ADDR_": {
                    "description": "MAC IEEE Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "IEEE_ADDR_6": {
              "description": "Transceiver MAC IEEE Address Register 6",
              "offset": 172,
              "size": 8,
              "children": {
                "fields": {
                  "IEEE_ADDR_": {
                    "description": "MAC IEEE Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "IEEE_ADDR_7": {
              "description": "Transceiver MAC IEEE Address Register 7",
              "offset": 173,
              "size": 8,
              "children": {
                "fields": {
                  "IEEE_ADDR_": {
                    "description": "MAC IEEE Address",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "XAH_CTRL_0": {
              "description": "Transceiver Extended Operating Mode Control Register",
              "offset": 174,
              "size": 8,
              "children": {
                "fields": {
                  "MAX_FRAME_RETRIES": {
                    "description": "Maximum Number of Frame Re-transmission Attempts",
                    "offset": 4,
                    "size": 4,
                    "enum": "types.peripherals.TRX24.children.enums.MAX_FRAME_RETRIES_bitf"
                  },
                  "MAX_CSMA_RETRIES": {
                    "description": "Maximum Number of CSMA-CA Procedure Repetition Attempts",
                    "offset": 1,
                    "size": 3,
                    "enum": "types.peripherals.TRX24.children.enums.MAX_CSMA_RETRIES_bitf"
                  },
                  "SLOTTED_OPERATION": {
                    "description": "Set Slotted Acknowledgment",
                    "offset": 0,
                    "size": 1,
                    "enum": "types.peripherals.TRX24.children.enums.SLOTTED_OPERATION_BITF"
                  }
                }
              }
            },
            "CSMA_SEED_0": {
              "description": "Transceiver CSMA-CA Random Number Generator Seed Register",
              "offset": 175,
              "size": 8,
              "children": {
                "fields": {
                  "CSMA_SEED_07": {
                    "description": "Seed Value for CSMA Random Number Generator",
                    "offset": 7,
                    "size": 1
                  },
                  "CSMA_SEED_06": {
                    "description": "Seed Value for CSMA Random Number Generator",
                    "offset": 6,
                    "size": 1
                  },
                  "CSMA_SEED_05": {
                    "description": "Seed Value for CSMA Random Number Generator",
                    "offset": 5,
                    "size": 1
                  },
                  "CSMA_SEED_04": {
                    "description": "Seed Value for CSMA Random Number Generator",
                    "offset": 4,
                    "size": 1
                  },
                  "CSMA_SEED_03": {
                    "description": "Seed Value for CSMA Random Number Generator",
                    "offset": 3,
                    "size": 1
                  },
                  "CSMA_SEED_02": {
                    "description": "Seed Value for CSMA Random Number Generator",
                    "offset": 2,
                    "size": 1
                  },
                  "CSMA_SEED_01": {
                    "description": "Seed Value for CSMA Random Number Generator",
                    "offset": 1,
                    "size": 1
                  },
                  "CSMA_SEED_00": {
                    "description": "Seed Value for CSMA Random Number Generator",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "CSMA_SEED_1": {
              "description": "Transceiver Acknowledgment Frame Control Register 2",
              "offset": 176,
              "size": 8,
              "children": {
                "fields": {
                  "AACK_FVN_MODE": {
                    "description": "Acknowledgment Frame Filter Mode",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.TRX24.children.enums.AACK_FVN_MODE_bitf"
                  },
                  "AACK_SET_PD": {
                    "description": "Set Frame Pending Sub-field",
                    "offset": 5,
                    "size": 1
                  },
                  "AACK_DIS_ACK": {
                    "description": "Disable Acknowledgment Frame Transmission",
                    "offset": 4,
                    "size": 1
                  },
                  "AACK_I_AM_COORD": {
                    "description": "Set Personal Area Network Coordinator",
                    "offset": 3,
                    "size": 1
                  },
                  "CSMA_SEED_1": {
                    "description": "Seed Value for CSMA Random Number Generator",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "CSMA_BE": {
              "description": "Transceiver CSMA-CA Back-off Exponent Control Register",
              "offset": 177,
              "size": 8,
              "children": {
                "fields": {
                  "MAX_BE": {
                    "description": "Maximum Back-off Exponent",
                    "offset": 4,
                    "size": 4,
                    "enum": "types.peripherals.TRX24.children.enums.MAX_BE_bitf"
                  },
                  "MIN_BE": {
                    "description": "Minimum Back-off Exponent",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.TRX24.children.enums.MIN_BE_bitf"
                  }
                }
              }
            },
            "TST_CTRL_DIGI": {
              "description": "Transceiver Digital Test Control Register",
              "offset": 184,
              "size": 8,
              "children": {
                "fields": {
                  "TST_CTRL_DIG": {
                    "description": "Digital Test Controller Register",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.TRX24.children.enums.TST_CTRL_DIG_BITF"
                  }
                }
              }
            },
            "TST_RX_LENGTH": {
              "description": "Transceiver Received Frame Length Register",
              "offset": 189,
              "size": 8,
              "children": {
                "fields": {
                  "RX_LENGTH": {
                    "description": "Received Frame Length",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "TRXFBST": {
              "description": "Start of frame buffer",
              "offset": 194,
              "size": 8
            },
            "TRXFBEND": {
              "description": "End of frame buffer",
              "offset": 321,
              "size": 8
            }
          },
          "enums": {
            "PALTD_bitf": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "PALTD_MINUS_3US": {
                    "description": "-3us",
                    "value": 0
                  },
                  "PALTD_MINUS_2US": {
                    "description": "-2us",
                    "value": 1
                  },
                  "PALTD_MINUS_1US": {
                    "description": "-1us",
                    "value": 2
                  },
                  "PALTD_0US": {
                    "description": "0us",
                    "value": 3
                  },
                  "PALTD_1US": {
                    "description": "1us",
                    "value": 4
                  },
                  "PALTD_2US": {
                    "description": "2us",
                    "value": 5
                  },
                  "PALTD_3US": {
                    "description": "3us",
                    "value": 6
                  },
                  "PALTD_4US": {
                    "description": "4us",
                    "value": 7
                  }
                }
              }
            },
            "PALTU_bitf": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "PALTU_MINUS_3US": {
                    "description": "-3us",
                    "value": 0
                  },
                  "PALTU_MINUS_2US": {
                    "description": "-2us",
                    "value": 1
                  },
                  "PALTU_MINUS_1US": {
                    "description": "-1us",
                    "value": 2
                  },
                  "PALTU_0US": {
                    "description": "0us",
                    "value": 3
                  },
                  "PALTU_1US": {
                    "description": "1us",
                    "value": 4
                  },
                  "PALTU_2US": {
                    "description": "2us",
                    "value": 5
                  },
                  "PALTU_3US": {
                    "description": "3us",
                    "value": 6
                  },
                  "PALTU_4US": {
                    "description": "4us",
                    "value": 7
                  }
                }
              }
            },
            "AES_MODE_BITF": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "AES_MODE_ECB": {
                    "description": "AES Mode is ECB (Electronic Code Book).",
                    "value": 0
                  },
                  "AES_MODE_CBC": {
                    "description": "AES Mode is CBC (Cipher Block Chaining).",
                    "value": 1
                  }
                }
              }
            },
            "AES_DIRECTION_BITF": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "AES_DIR_ENC": {
                    "description": "AES operation is encryption.",
                    "value": 0
                  },
                  "AES_DIR_DEC": {
                    "description": "AES operation is decryption.",
                    "value": 1
                  }
                }
              }
            },
            "CCA_DONE_bitf": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "CCA_NOT_FIN": {
                    "description": "CCA calculation not finished",
                    "value": 0
                  },
                  "CCA_FIN": {
                    "description": "CCA calculation finished",
                    "value": 1
                  }
                }
              }
            },
            "CCA_STATUS_bitf": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "CCA_BUSY": {
                    "description": "Channel indicated as busy.",
                    "value": 0
                  },
                  "CCA_IDLE": {
                    "description": "Channel indicated as idle.",
                    "value": 1
                  }
                }
              }
            },
            "TST_STATUS_bitf": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "TST_DISABLED": {
                    "description": "Test mode is disabled.",
                    "value": 0
                  },
                  "TST_ENABLED": {
                    "description": "Test mode is active.",
                    "value": 1
                  }
                }
              }
            },
            "TRX_STATUS_bitf": {
              "size": 5,
              "children": {
                "enum_fields": {
                  "P_ON": {
                    "description": "P_ON",
                    "value": 0
                  },
                  "BUSY_RX": {
                    "description": "BUSY_RX",
                    "value": 1
                  },
                  "BUSY_TX": {
                    "description": "BUSY_TX",
                    "value": 2
                  },
                  "RX_ON": {
                    "description": "RX_ON",
                    "value": 6
                  },
                  "TRX_OFF": {
                    "description": "TRX_OFF",
                    "value": 8
                  },
                  "PLL_ON": {
                    "description": "PLL_ON",
                    "value": 9
                  },
                  "SLEEP": {
                    "description": "SLEEP",
                    "value": 15
                  },
                  "BUSY_RX_AACK": {
                    "description": "BUSY_RX_AACK",
                    "value": 17
                  },
                  "BUSY_TX_ARET": {
                    "description": "BUSY_TX_ARET",
                    "value": 18
                  },
                  "RX_AACK_ON": {
                    "description": "RX_AACK_ON",
                    "value": 22
                  },
                  "TX_ARET_ON": {
                    "description": "TX_ARET_ON",
                    "value": 25
                  },
                  "STATE_TRANSITION_IN_PROGRESS": {
                    "description": "STATE_TRANSITION_IN_PROGRESS",
                    "value": 31
                  }
                }
              }
            },
            "TRAC_STATUS_bitf": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "TRAC_SUCCESS": {
                    "description": "SUCCESS (RX_AACK, TX_ARET)",
                    "value": 0
                  },
                  "TRAC_SUCCESS_DATA_PENDING": {
                    "description": "SUCCESS_DATA_PENDING (TX_ARET)",
                    "value": 1
                  },
                  "TRAC_SUCCESS_WAIT_FOR_ACK": {
                    "description": "SUCCESS_WAIT_FOR_ACK (RX_AACK)",
                    "value": 2
                  },
                  "TRAC_CHANNEL_ACCESS_FAILURE": {
                    "description": "CHANNEL_ACCESS_FAILURE (TX_ARET)",
                    "value": 3
                  },
                  "TRAC_NO_ACK": {
                    "description": "NO_ACK (TX_ARET)",
                    "value": 5
                  },
                  "TRAC_INVALID": {
                    "description": "INVALID (RX_AACK, TX_ARET)",
                    "value": 7
                  }
                }
              }
            },
            "TRX_CMD_bitf": {
              "size": 5,
              "children": {
                "enum_fields": {
                  "CMD_NOP": {
                    "description": "NOP",
                    "value": 0
                  },
                  "CMD_TX_START": {
                    "description": "TX_START",
                    "value": 2
                  },
                  "CMD_FORCE_TRX_OFF": {
                    "description": "FORCE_TRX_OFF",
                    "value": 3
                  },
                  "CMD_FORCE_PLL_ON": {
                    "description": "FORCE_PLL_ON",
                    "value": 4
                  },
                  "CMD_RX_ON": {
                    "description": "RX_ON",
                    "value": 6
                  },
                  "CMD_TRX_OFF": {
                    "description": "TRX_OFF",
                    "value": 8
                  },
                  "CMD_PLL_ON": {
                    "description": "PLL_ON (TX_ON)",
                    "value": 9
                  },
                  "CMD_RX_AACK_ON": {
                    "description": "RX_AACK_ON",
                    "value": 22
                  },
                  "CMD_TX_ARET_ON": {
                    "description": "TX_ARET_ON",
                    "value": 25
                  }
                }
              }
            },
            "TX_PWR_bitf": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "3_5_DBM": {
                    "description": "3.5 dBm",
                    "value": 0
                  },
                  "3_3_DBM": {
                    "description": "3.3 dBm",
                    "value": 1
                  },
                  "2_8_DBM": {
                    "description": "2.8 dBm",
                    "value": 2
                  },
                  "2_3_DBM": {
                    "description": "2.3 dBm",
                    "value": 3
                  },
                  "1_8_DBM": {
                    "description": "1.8 dBm",
                    "value": 4
                  },
                  "1_2_DBM": {
                    "description": "1.2 dBm",
                    "value": 5
                  },
                  "0_5_DBM": {
                    "description": "0.5 dBm",
                    "value": 6
                  },
                  "_0_5_DBM": {
                    "description": "-0.5 dBm",
                    "value": 7
                  },
                  "_1_5_DBM": {
                    "description": "-1.5 dBm",
                    "value": 8
                  },
                  "_2_5_DBM": {
                    "description": "-2.5 dBm",
                    "value": 9
                  },
                  "_3_5_DBM": {
                    "description": "-3.5 dBm",
                    "value": 10
                  },
                  "_4_5_DBM": {
                    "description": "-4.5 dBm",
                    "value": 11
                  },
                  "_6_5_DBM": {
                    "description": "-6.5 dBm",
                    "value": 12
                  },
                  "_8_5_DBM": {
                    "description": "-8.5 dBm",
                    "value": 13
                  },
                  "_11_5_DBM": {
                    "description": "-11.5 dBm",
                    "value": 14
                  },
                  "_16_5_DBM": {
                    "description": "-16.5 dBm",
                    "value": 15
                  }
                }
              }
            },
            "RX_CRC_VALID_bitf": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "CRC_INVALID": {
                    "description": "CRC (FCS) not valid",
                    "value": 0
                  },
                  "CRC_VALID": {
                    "description": "CRC (FCS) valid",
                    "value": 1
                  }
                }
              }
            },
            "RSSI_VALUE_BITF": {
              "size": 5,
              "children": {
                "enum_fields": {
                  "RSSI_MIN": {
                    "description": "Minimum RSSI value: P(RF) < -90 dBm",
                    "value": 0
                  },
                  "RSSI_MIN_PLUS_3dB": {
                    "description": "P(RF) = RSSI_BASE_VAL+3 · (RSSI-1) [dBm]",
                    "value": 1
                  },
                  "VAL_2": {
                    "description": "...",
                    "value": 2
                  },
                  "RSSI_MAX": {
                    "description": "Maximum RSSI value: P(RF) ≥ -10 dBm",
                    "value": 28
                  }
                }
              }
            },
            "ED_LEVEL_BITF": {
              "size": 8,
              "children": {
                "enum_fields": {
                  "ED_MIN": {
                    "description": "Minimum result of last ED measurement",
                    "value": 0
                  },
                  "ED_MIN_PLUS_1dB": {
                    "description": "P(RF) = RSSI_BASE_VAL+ED [dBm]",
                    "value": 1
                  },
                  "VAL_0x02": {
                    "description": "...",
                    "value": 2
                  },
                  "ED_MAX": {
                    "description": "Maximum result of last ED measurement",
                    "value": 84
                  },
                  "ED_RESET": {
                    "description": "Reset value",
                    "value": 255
                  }
                }
              }
            },
            "CCA_MODE_bitf": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "CCA_CS_OR_ED": {
                    "description": "Mode 3a, Carrier sense OR energy above threshold",
                    "value": 0
                  },
                  "CCA_ED": {
                    "description": "Mode 1, Energy above threshold",
                    "value": 1
                  },
                  "CCA_CS": {
                    "description": "Mode 2, Carrier sense only",
                    "value": 2
                  },
                  "CCA_CS_AND_ED": {
                    "description": "Mode 3b, Carrier sense AND energy above threshold",
                    "value": 3
                  }
                }
              }
            },
            "CHANNEL_bitf": {
              "size": 5,
              "children": {
                "enum_fields": {
                  "F_2405MHZ": {
                    "description": "2405 MHz",
                    "value": 11
                  },
                  "F_2410MHZ": {
                    "description": "2410 MHz",
                    "value": 12
                  },
                  "F_2415MHZ": {
                    "description": "2415 MHz",
                    "value": 13
                  },
                  "F_2420MHZ": {
                    "description": "2420 MHz",
                    "value": 14
                  },
                  "F_2425MHZ": {
                    "description": "2425 MHz",
                    "value": 15
                  },
                  "F_2430MHZ": {
                    "description": "2430 MHz",
                    "value": 16
                  },
                  "F_2435MHZ": {
                    "description": "2435 MHz",
                    "value": 17
                  },
                  "F_2440MHZ": {
                    "description": "2440 MHz",
                    "value": 18
                  },
                  "F_2445MHZ": {
                    "description": "2445 MHz",
                    "value": 19
                  },
                  "F_2450MHZ": {
                    "description": "2450 MHz",
                    "value": 20
                  },
                  "F_2455MHZ": {
                    "description": "2455 MHz",
                    "value": 21
                  },
                  "F_2460MHZ": {
                    "description": "2460 MHz",
                    "value": 22
                  },
                  "F_2465MHZ": {
                    "description": "2465 MHz",
                    "value": 23
                  },
                  "F_2470MHZ": {
                    "description": "2470 MHz",
                    "value": 24
                  },
                  "F_2475MHZ": {
                    "description": "2475 MHz",
                    "value": 25
                  },
                  "F_2480MHZ": {
                    "description": "2480 MHz",
                    "value": 26
                  }
                }
              }
            },
            "PDT_THRES_bitf": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "PDT_THRES_ANT_DIV_OFF": {
                    "description": "Reset value, to be used if Antenna Diversity algorithm is disabled",
                    "value": 7
                  },
                  "PDT_THRES_ANT_DIV_ON": {
                    "description": "Recommended correlator threshold for Antenna Diversity operation",
                    "value": 3
                  }
                }
              }
            },
            "SFD_VALUE_BITF": {
              "size": 8,
              "children": {
                "enum_fields": {
                  "IEEE_SFD": {
                    "description": "IEEE 802.15.4 compliant value of the SFD",
                    "value": 167
                  }
                }
              }
            },
            "OQPSK_DATA_RATE_bitf": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "RATE_250KB": {
                    "description": "250 kb/s (IEEE 802.15.4 compliant)",
                    "value": 0
                  },
                  "RATE_500KB": {
                    "description": "500 kb/s",
                    "value": 1
                  },
                  "RATE_1000KB": {
                    "description": "1000 kb/s",
                    "value": 2
                  },
                  "RATE_2000KB": {
                    "description": "2000 kb/s",
                    "value": 3
                  }
                }
              }
            },
            "ANT_SEL_bitf": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "ANTENNA_0": {
                    "description": "Antenna 0",
                    "value": 0
                  },
                  "ANTENNA_1": {
                    "description": "Antenna 1",
                    "value": 1
                  }
                }
              }
            },
            "ANT_DIV_EN_bitf": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "ANTENNA_DIVERSITY_ALGORITHM_DISABLED": {
                    "description": "Antenna Diversity algorithm disabled",
                    "value": 0
                  },
                  "ANTENNA_DIVERSITY_ALGORITHM_ENABLED": {
                    "description": "Antenna Diversity algorithm enabled",
                    "value": 1
                  }
                }
              }
            },
            "ANT_EXT_SW_EN_bitf": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "ANT_DIV_EXT_SW_DIS": {
                    "description": "Antenna Diversity RF switch control disabled",
                    "value": 0
                  },
                  "ANT_DIV_EXT_SW_EN": {
                    "description": "Antenna Diversity RF switch control enabled",
                    "value": 1
                  }
                }
              }
            },
            "ANT_CTRL_bitf": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 0
                  },
                  "ANT_1": {
                    "description": "Antenna 1: DIG1=H, DIG2=L",
                    "value": 1
                  },
                  "ANT_0": {
                    "description": "Antenna 0: DIG1=L, DIG2=H",
                    "value": 2
                  },
                  "ANT_RESET": {
                    "description": "Default value for ANT_EXT_SW_EN=0; Mandatory setting for applications not using Antenna Diversity",
                    "value": 3
                  }
                }
              }
            },
            "AVREG_EXT_BITF": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "AVDD_INT": {
                    "description": "Internal AVDD voltage regulator for the analog section is enabled.",
                    "value": 0
                  },
                  "AVDD_EXT": {
                    "description": "Internal AVDD voltage regulator is disabled; use external regulated 1.8V supply voltage for the analog section.",
                    "value": 1
                  }
                }
              }
            },
            "AVDD_OK_BITF": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "ANALOG_VOLTAGE_REGULATOR_DISABLED_OR_SUPPLY_VOLTAGE_NOT_STABLE": {
                    "description": "Analog voltage regulator disabled or supply voltage not stable",
                    "value": 0
                  },
                  "ANALOG_SUPPLY_VOLTAGE_HAS_SETTLED": {
                    "description": "Analog supply voltage has settled",
                    "value": 1
                  }
                }
              }
            },
            "DVREG_EXT_BITF": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "DVDD_INT": {
                    "description": "Internal DVDD voltage regulator for the digital section is enabled.",
                    "value": 0
                  },
                  "DVDD_EXT": {
                    "description": "Internal DVDD voltage regulator is disabled; use external regulated 1.8V supply voltage for the digital section.",
                    "value": 1
                  }
                }
              }
            },
            "DVDD_OK_BITF": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "DIGITAL_VOLTAGE_REGULATOR_DISABLED_OR_SUPPLY_VOLTAGE_NOT_STABLE": {
                    "description": "Digital voltage regulator disabled or supply voltage not stable",
                    "value": 0
                  },
                  "DIGITAL_SUPPLY_VOLTAGE_HAS_SETTLED": {
                    "description": "Digital supply voltage has settled",
                    "value": 1
                  }
                }
              }
            },
            "BATMON_OK_bitf": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "THE_BATTERY_VOLTAGE_IS_BELOW_THE_THRESHOLD": {
                    "description": "The battery voltage is below the threshold.",
                    "value": 0
                  },
                  "THE_BATTERY_VOLTAGE_IS_ABOVE_THE_THRESHOLD": {
                    "description": "The battery voltage is above the threshold.",
                    "value": 1
                  }
                }
              }
            },
            "BATMON_HR_bitf": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "BATMON_HR_DIS": {
                    "description": "Enables the low range, see BATMON_VTH",
                    "value": 0
                  },
                  "BATMON_HR_EN": {
                    "description": "Enables the high range, see BATMON_VTH",
                    "value": 1
                  }
                }
              }
            },
            "BATMON_VTH_bitf": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "2_550V_1_70V_BATMON_HR_1_0": {
                    "description": "2.550V / 1.70V (BATMON_HR=1/0)",
                    "value": 0
                  },
                  "2_625V_1_75V_BATMON_HR_1_0": {
                    "description": "2.625V / 1.75V (BATMON_HR=1/0)",
                    "value": 1
                  },
                  "2_700V_1_80V_BATMON_HR_1_0": {
                    "description": "2.700V / 1.80V (BATMON_HR=1/0)",
                    "value": 2
                  },
                  "2_775V_1_85V_BATMON_HR_1_0": {
                    "description": "2.775V / 1.85V (BATMON_HR=1/0)",
                    "value": 3
                  },
                  "2_850V_1_90V_BATMON_HR_1_0": {
                    "description": "2.850V / 1.90V (BATMON_HR=1/0)",
                    "value": 4
                  },
                  "2_925V_1_95V_BATMON_HR_1_0": {
                    "description": "2.925V / 1.95V (BATMON_HR=1/0)",
                    "value": 5
                  },
                  "3_000V_2_00V_BATMON_HR_1_0": {
                    "description": "3.000V / 2.00V (BATMON_HR=1/0)",
                    "value": 6
                  },
                  "3_075V_2_05V_BATMON_HR_1_0": {
                    "description": "3.075V / 2.05V (BATMON_HR=1/0)",
                    "value": 7
                  },
                  "3_150V_2_10V_BATMON_HR_1_0": {
                    "description": "3.150V / 2.10V (BATMON_HR=1/0)",
                    "value": 8
                  },
                  "3_225V_2_15V_BATMON_HR_1_0": {
                    "description": "3.225V / 2.15V (BATMON_HR=1/0)",
                    "value": 9
                  },
                  "3_300V_2_20V_BATMON_HR_1_0": {
                    "description": "3.300V / 2.20V (BATMON_HR=1/0)",
                    "value": 10
                  },
                  "3_375V_2_25V_BATMON_HR_1_0": {
                    "description": "3.375V / 2.25V (BATMON_HR=1/0)",
                    "value": 11
                  },
                  "3_450V_2_30V_BATMON_HR_1_0": {
                    "description": "3.450V / 2.30V (BATMON_HR=1/0)",
                    "value": 12
                  },
                  "3_525V_2_35V_BATMON_HR_1_0": {
                    "description": "3.525V / 2.35V (BATMON_HR=1/0)",
                    "value": 13
                  },
                  "3_600V_2_40V_BATMON_HR_1_0": {
                    "description": "3.600V / 2.40V (BATMON_HR=1/0)",
                    "value": 14
                  },
                  "3_675V_2_45V_BATMON_HR_1_0": {
                    "description": "3.675V / 2.45V (BATMON_HR=1/0)",
                    "value": 15
                  }
                }
              }
            },
            "XTAL_MODE_BITF": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "INTERNAL_CRYSTAL_OSCILLATOR_DISABLED_USE_EXTERNAL_REFERENCE_FREQUENCY": {
                    "description": "Internal crystal oscillator disabled; use external reference frequency.",
                    "value": 4
                  },
                  "INTERNAL_CRYSTAL_OSCILLATOR_ENABLED_AMPLITUDE_REGULATION_OF_OSCILLATION_ENABLED": {
                    "description": "Internal crystal oscillator enabled; amplitude regulation of oscillation enabled.",
                    "value": 15
                  }
                }
              }
            },
            "XTAL_TRIM_bitf": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "XTAL_TRIM_MIN": {
                    "description": "0.0 pF, trimming capacitors disconnected",
                    "value": 0
                  },
                  "VAL_0x1": {
                    "description": "0.3 pF, trimming capacitor switched on",
                    "value": 1
                  },
                  "VAL_0x2": {
                    "description": "...",
                    "value": 2
                  },
                  "XTAL_TRIM_MAX": {
                    "description": "4.5 pF, trimming capacitor switched on",
                    "value": 15
                  }
                }
              }
            },
            "RX_PDT_LEVEL_BITF": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "RX_PDT_LEVEL_MIN": {
                    "description": "RX_THRES ≤ RSSI_BASE_VAL (Reset value); RSSI value not considered",
                    "value": 0
                  },
                  "VAL_0x1": {
                    "description": "RX_THRES > RSSI_BASE_VAL + 0 · 3; RSSI > -90 dBm",
                    "value": 1
                  },
                  "VAL_0x2": {
                    "description": "...",
                    "value": 2
                  },
                  "VAL_0xE": {
                    "description": "RX_THRES > RSSI_BASE_VAL + 13 · 3; RSSI > -51 dBm",
                    "value": 14
                  },
                  "RX_PDT_LEVEL_MAX": {
                    "description": "RX_THRES > RSSI_BASE_VAL + 14 · 3; RSSI > -48 dBm",
                    "value": 15
                  }
                }
              }
            },
            "RX_RPC_CTRL_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ACTIVATES_MINIMUM_POWER_SAVING_BEHAVIOUR_FOR_SMART_RECEIVING_MODE": {
                    "description": "Activates minimum power saving behaviour for smart receiving mode",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 2
                  },
                  "ACTIVATES_MAXIMUM_POWER_SAVING_BEHAVIOUR_FOR_SMART_RECEIVING_MODE": {
                    "description": "Activates maximum power saving behaviour for smart receiving mode",
                    "value": 3
                  }
                }
              }
            },
            "AACK_ACK_TIME_bitf": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "AACK_ACK_TIME_12_SYM": {
                    "description": "12 symbols acknowledgment time",
                    "value": 0
                  },
                  "AACK_ACK_TIME_2_SYM": {
                    "description": " 2 symbols acknowledgment time",
                    "value": 1
                  }
                }
              }
            },
            "PART_NUM_bitf": {
              "size": 8,
              "children": {
                "enum_fields": {
                  "P_ATmega128RFA1": {
                    "description": "ATmega128RFA1 part number",
                    "value": 131
                  },
                  "P_RFA2": {
                    "description": "RFA2 family",
                    "value": 147
                  },
                  "P_RFR2": {
                    "description": "RFR2 family",
                    "value": 148
                  }
                }
              }
            },
            "VERSION_NUM_2_BITF": {
              "size": 8,
              "children": {
                "enum_fields": {
                  "REV_A": {
                    "description": "Revision A",
                    "value": 12
                  },
                  "REV_B": {
                    "description": "Revision B",
                    "value": 1
                  },
                  "REV_C": {
                    "description": "Revision C",
                    "value": 3
                  },
                  "REV_D": {
                    "description": "Revision D",
                    "value": 4
                  }
                }
              }
            },
            "MAN_ID_0_BITF": {
              "children": {
                "enum_fields": {
                  "ATMEL_BYTE_0": {
                    "description": "Atmel JEDEC manufacturer ID, bits [7:0] of 32 bit manufacturer ID: 00 00 00 1F",
                    "value": 31
                  }
                }
              }
            },
            "MAN_ID_1_BITF": {
              "size": 8,
              "children": {
                "enum_fields": {
                  "ATMEL_BYTE_1": {
                    "description": "Atmel JEDEC manufacturer ID, bits [15:8] of 32 bit manufacturer ID: 00 00 00 1F",
                    "value": 0
                  }
                }
              }
            },
            "MAX_FRAME_RETRIES_bitf": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "RETRANSMISSION_OF_FRAME_IS_NOT_ATTEMPTED": {
                    "description": "Retransmission of frame is not attempted.",
                    "value": 0
                  },
                  "RETRANSMISSION_OF_FRAME_IS_ATTEMPTED_ONCE": {
                    "description": "Retransmission of frame is attempted once.",
                    "value": 1
                  },
                  "RESERVED": {
                    "description": "...",
                    "value": 2
                  },
                  "RETRANSMISSION_OF_FRAME_IS_ATTEMPTED_15_TIMES": {
                    "description": "Retransmission of frame is attempted 15 times.",
                    "value": 15
                  }
                }
              }
            },
            "MAX_CSMA_RETRIES_bitf": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_REPETITION_OF_CSMA_CA_PROCEDURE": {
                    "description": "No repetition of CSMA-CA procedure",
                    "value": 0
                  },
                  "ONE_REPETITION_OF_CSMA_CA_PROCEDURE": {
                    "description": "One repetition of CSMA-CA procedure",
                    "value": 1
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 6
                  },
                  "FIVE_REPETITIONS_HIGHEST_IEEE_802_15_4_COMPLIANT_VALUE": {
                    "description": "Five repetitions (highest IEEE 802.15.4 compliant value)",
                    "value": 5
                  },
                  "IMMEDIATE_FRAME_RE_TRANSMISSION_WITHOUT_PERFORMING_CSMA_CA": {
                    "description": "Immediate frame re-transmission without performing CSMA-CA",
                    "value": 7
                  }
                }
              }
            },
            "SLOTTED_OPERATION_BITF": {
              "size": 1,
              "children": {
                "enum_fields": {
                  "SLOTTED_OP_DIS": {
                    "description": "The radio transceiver operates in unslotted mode. An acknowledgment frame is automatically sent if requested.",
                    "value": 0
                  },
                  "SLOTTED_OP_EN": {
                    "description": "The transmission of an acknowledgment frame has to be controlled by the microcontroller.",
                    "value": 1
                  }
                }
              }
            },
            "AACK_FVN_MODE_bitf": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ACKNOWLEDGE_FRAMES_WITH_VERSION_NUMBER_0": {
                    "description": "Acknowledge frames with version number 0",
                    "value": 0
                  },
                  "ACKNOWLEDGE_FRAMES_WITH_VERSION_NUMBER_0_OR_1": {
                    "description": "Acknowledge frames with version number 0 or 1",
                    "value": 1
                  },
                  "ACKNOWLEDGE_FRAMES_WITH_VERSION_NUMBER_0_OR_1_OR_2": {
                    "description": "Acknowledge frames with version number 0 or 1 or 2",
                    "value": 2
                  },
                  "ACKNOWLEDGE_FRAMES_INDEPENDENT_OF_FRAME_VERSION_NUMBER": {
                    "description": "Acknowledge frames independent of frame version number",
                    "value": 3
                  }
                }
              }
            },
            "MAX_BE_bitf": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "THIS_VALUE_IS_NOT_VALID_FOR_THE_MAXIMUM_BACK_OFF_EXPONENT": {
                    "description": "This value is not valid for the maximum back-off exponent.",
                    "value": 2
                  },
                  "MINIMUM_IEEE_COMPLIANT_VALUE_FOR_THE_MAXIMUM_BACK_OFF_EXPONENT": {
                    "description": "Minimum, IEEE compliant value for the maximum back-off exponent.",
                    "value": 3
                  },
                  "RESERVED": {
                    "description": "...",
                    "value": 4
                  },
                  "MAXIMUM_IEEE_COMPLIANT_VALUE_FOR_THE_MAXIMUM_BACK_OFF_EXPONENT": {
                    "description": "Maximum, IEEE compliant value for the maximum back-off exponent.",
                    "value": 8
                  }
                }
              }
            },
            "MIN_BE_bitf": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "MINIMUM_VALUE_OF_MINIMUM_BACK_OFF_EXPONENT": {
                    "description": "Minimum value of minimum back-off exponent.",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "...",
                    "value": 1
                  },
                  "MAXIMUM_VALUE_OF_MINIMUM_BACK_OFF_EXPONENT_MIN_BE_MUST_BE_SMALLER_OR_EQUAL_TO_MAX_BE": {
                    "description": "Maximum value of minimum back-off exponent. MIN_BE must be smaller or equal to MAX_BE.",
                    "value": 8
                  }
                }
              }
            },
            "TST_CTRL_DIG_BITF": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "NORMAL_NO_TEST_IS_ACTIVE": {
                    "description": "NORMAL (no test is active)",
                    "value": 0
                  },
                  "TST_CONT_TX_CONTINUOUS_TRANSMIT": {
                    "description": "TST_CONT_TX (continuous transmit)",
                    "value": 15
                  }
                }
              }
            }
          }
        }
      },
      "SYMCNT": {
        "description": "MAC Symbol Counter",
        "children": {
          "registers": {
            "SCTSTRHH": {
              "description": "Symbol Counter Transmit Frame Timestamp Register HH-Byte",
              "offset": 37,
              "size": 8,
              "children": {
                "fields": {
                  "SCTSTRHH": {
                    "description": "Symbol Counter Transmit Frame Timestamp Register HH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCTSTRHL": {
              "description": "Symbol Counter Transmit Frame Timestamp Register HL-Byte",
              "offset": 36,
              "size": 8,
              "children": {
                "fields": {
                  "SCTSTRHL": {
                    "description": "Symbol Counter Transmit Frame Timestamp Register HL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCTSTRLH": {
              "description": "Symbol Counter Transmit Frame Timestamp Register LH-Byte",
              "offset": 35,
              "size": 8,
              "children": {
                "fields": {
                  "SCTSTRLH": {
                    "description": "Symbol Counter Transmit Frame Timestamp Register LH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCTSTRLL": {
              "description": "Symbol Counter Transmit Frame Timestamp Register LL-Byte",
              "offset": 34,
              "size": 8,
              "children": {
                "fields": {
                  "SCTSTRLL": {
                    "description": "Symbol Counter Transmit Frame Timestamp Register LL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR1HH": {
              "description": "Symbol Counter Output Compare Register 1 HH-Byte",
              "offset": 33,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR1HH": {
                    "description": "Symbol Counter Output Compare Register 1 HH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR1HL": {
              "description": "Symbol Counter Output Compare Register 1 HL-Byte",
              "offset": 32,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR1HL": {
                    "description": "Symbol Counter Output Compare Register 1 HL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR1LH": {
              "description": "Symbol Counter Output Compare Register 1 LH-Byte",
              "offset": 31,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR1LH": {
                    "description": "Symbol Counter Output Compare Register 1 LH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR1LL": {
              "description": "Symbol Counter Output Compare Register 1 LL-Byte",
              "offset": 30,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR1LL": {
                    "description": "Symbol Counter Output Compare Register 1 LL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR2HH": {
              "description": "Symbol Counter Output Compare Register 2 HH-Byte",
              "offset": 29,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR2HH": {
                    "description": "Symbol Counter Output Compare Register 2 HH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR2HL": {
              "description": "Symbol Counter Output Compare Register 2 HL-Byte",
              "offset": 28,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR2HL": {
                    "description": "Symbol Counter Output Compare Register 2 HL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR2LH": {
              "description": "Symbol Counter Output Compare Register 2 LH-Byte",
              "offset": 27,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR2LH": {
                    "description": "Symbol Counter Output Compare Register 2 LH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR2LL": {
              "description": "Symbol Counter Output Compare Register 2 LL-Byte",
              "offset": 26,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR2LL": {
                    "description": "Symbol Counter Output Compare Register 2 LL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR3HH": {
              "description": "Symbol Counter Output Compare Register 3 HH-Byte",
              "offset": 25,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR3HH": {
                    "description": "Symbol Counter Output Compare Register 3 HH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR3HL": {
              "description": "Symbol Counter Output Compare Register 3 HL-Byte",
              "offset": 24,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR3HL": {
                    "description": "Symbol Counter Output Compare Register 3 HL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR3LH": {
              "description": "Symbol Counter Output Compare Register 3 LH-Byte",
              "offset": 23,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR3LH": {
                    "description": "Symbol Counter Output Compare Register 3 LH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCOCR3LL": {
              "description": "Symbol Counter Output Compare Register 3 LL-Byte",
              "offset": 22,
              "size": 8,
              "children": {
                "fields": {
                  "SCOCR3LL": {
                    "description": "Symbol Counter Output Compare Register 3 LL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCTSRHH": {
              "description": "Symbol Counter Frame Timestamp Register HH-Byte",
              "offset": 21,
              "size": 8,
              "children": {
                "fields": {
                  "SCTSRHH": {
                    "description": "Symbol Counter Frame Timestamp Register HH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCTSRHL": {
              "description": "Symbol Counter Frame Timestamp Register HL-Byte",
              "offset": 20,
              "size": 8,
              "children": {
                "fields": {
                  "SCTSRHL": {
                    "description": "Symbol Counter Frame Timestamp Register HL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCTSRLH": {
              "description": "Symbol Counter Frame Timestamp Register LH-Byte",
              "offset": 19,
              "size": 8,
              "children": {
                "fields": {
                  "SCTSRLH": {
                    "description": "Symbol Counter Frame Timestamp Register LH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCTSRLL": {
              "description": "Symbol Counter Frame Timestamp Register LL-Byte",
              "offset": 18,
              "size": 8,
              "children": {
                "fields": {
                  "SCTSRLL": {
                    "description": "Symbol Counter Frame Timestamp Register LL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCBTSRHH": {
              "description": "Symbol Counter Beacon Timestamp Register HH-Byte",
              "offset": 17,
              "size": 8,
              "children": {
                "fields": {
                  "SCBTSRHH": {
                    "description": "Symbol Counter Beacon Timestamp Register HH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCBTSRHL": {
              "description": "Symbol Counter Beacon Timestamp Register HL-Byte",
              "offset": 16,
              "size": 8,
              "children": {
                "fields": {
                  "SCBTSRHL": {
                    "description": "Symbol Counter Beacon Timestamp Register HL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCBTSRLH": {
              "description": "Symbol Counter Beacon Timestamp Register LH-Byte",
              "offset": 15,
              "size": 8,
              "children": {
                "fields": {
                  "SCBTSRLH": {
                    "description": "Symbol Counter Beacon Timestamp Register LH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCBTSRLL": {
              "description": "Symbol Counter Beacon Timestamp Register LL-Byte",
              "offset": 14,
              "size": 8,
              "children": {
                "fields": {
                  "SCBTSRLL": {
                    "description": "Symbol Counter Beacon Timestamp Register LL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCCNTHH": {
              "description": "Symbol Counter Register HH-Byte",
              "offset": 13,
              "size": 8,
              "children": {
                "fields": {
                  "SCCNTHH": {
                    "description": "Symbol Counter Register HH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCCNTHL": {
              "description": "Symbol Counter Register HL-Byte",
              "offset": 12,
              "size": 8,
              "children": {
                "fields": {
                  "SCCNTHL": {
                    "description": "Symbol Counter Register HL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCCNTLH": {
              "description": "Symbol Counter Register LH-Byte",
              "offset": 11,
              "size": 8,
              "children": {
                "fields": {
                  "SCCNTLH": {
                    "description": "Symbol Counter Register LH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCCNTLL": {
              "description": "Symbol Counter Register LL-Byte",
              "offset": 10,
              "size": 8,
              "children": {
                "fields": {
                  "SCCNTLL": {
                    "description": "Symbol Counter Register LL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCIRQS": {
              "description": "Symbol Counter Interrupt Status Register",
              "offset": 9,
              "size": 8,
              "children": {
                "fields": {
                  "IRQSBO": {
                    "description": "Backoff Slot Counter IRQ",
                    "offset": 4,
                    "size": 1
                  },
                  "IRQSOF": {
                    "description": "Symbol Counter Overflow IRQ",
                    "offset": 3,
                    "size": 1
                  },
                  "IRQSCP": {
                    "description": "Compare Unit 3 Compare Match IRQ",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "SCIRQM": {
              "description": "Symbol Counter Interrupt Mask Register",
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 5,
                    "size": 3
                  },
                  "IRQMBO": {
                    "description": "Backoff Slot Counter IRQ enable",
                    "offset": 4,
                    "size": 1
                  },
                  "IRQMOF": {
                    "description": "Symbol Counter Overflow IRQ enable",
                    "offset": 3,
                    "size": 1
                  },
                  "IRQMCP": {
                    "description": "Symbol Counter Compare Match 3 IRQ enable",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "SCSR": {
              "description": "Symbol Counter Status Register",
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 1,
                    "size": 7
                  },
                  "SCBSY": {
                    "description": "Symbol Counter busy",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SCCR1": {
              "description": "Symbol Counter Control Register 1",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 6,
                    "size": 2
                  },
                  "SCBTSM": {
                    "description": "Symbol Counter Beacon Timestamp Mask Register",
                    "offset": 5,
                    "size": 1
                  },
                  "SCCKDIV": {
                    "description": "Clock divider for synchronous clock source (16MHz Transceiver Clock)",
                    "offset": 2,
                    "size": 3,
                    "enum": "types.peripherals.SYMCNT.children.enums.SCCKDIV_BITF"
                  },
                  "SCEECLK": {
                    "description": "Enable External Clock Source on PG2",
                    "offset": 1,
                    "size": 1
                  },
                  "SCENBO": {
                    "description": "Backoff Slot Counter enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SCCR0": {
              "description": "Symbol Counter Control Register 0",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "SCRES": {
                    "description": "Symbol Counter Synchronization",
                    "offset": 7,
                    "size": 1
                  },
                  "SCMBTS": {
                    "description": "Manual Beacon Timestamp",
                    "offset": 6,
                    "size": 1
                  },
                  "SCEN": {
                    "description": "Symbol Counter enable",
                    "offset": 5,
                    "size": 1
                  },
                  "SCCKSEL": {
                    "description": "Symbol Counter Clock Source select",
                    "offset": 4,
                    "size": 1
                  },
                  "SCTSE": {
                    "description": "Symbol Counter Automatic Timestamping enable",
                    "offset": 3,
                    "size": 1
                  },
                  "SCCMP": {
                    "description": "Symbol Counter Compare Unit 3 Mode select",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "SCCSR": {
              "description": "Symbol Counter Compare Source Register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 6,
                    "size": 2
                  },
                  "SCCS3": {
                    "description": "Symbol Counter Compare Source select register for Compare Unit 3",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.SYMCNT.children.enums.SCCS3_BITF"
                  },
                  "SCCS2": {
                    "description": "Symbol Counter Compare Source select register for Compare Unit 2",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.SYMCNT.children.enums.SCCS2_BITF"
                  },
                  "SCCS1": {
                    "description": "Symbol Counter Compare Source select register for Compare Units",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.SYMCNT.children.enums.SCCS1_BITF"
                  }
                }
              }
            },
            "SCRSTRHH": {
              "description": "Symbol Counter Received Frame Timestamp Register HH-Byte",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "SCRSTRHH": {
                    "description": "Symbol Counter Received Frame Timestamp Register HH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCRSTRHL": {
              "description": "Symbol Counter Received Frame Timestamp Register HL-Byte",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "SCRSTRHL": {
                    "description": "Symbol Counter Received Frame Timestamp Register HL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCRSTRLH": {
              "description": "Symbol Counter Received Frame Timestamp Register LH-Byte",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "SCRSTRLH": {
                    "description": "Symbol Counter Received Frame Timestamp Register LH-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "SCRSTRLL": {
              "description": "Symbol Counter Received Frame Timestamp Register LL-Byte",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "SCRSTRLL": {
                    "description": "Symbol Counter Received Frame Timestamp Register LL-Byte",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          },
          "enums": {
            "SCCKDIV_BITF": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "TRANSCEIVER_CLOCK_DIVIDED_BY_256_62_5KHZ": {
                    "description": "Transceiver Clock divided by 256, (62.5kHz)",
                    "value": 0
                  },
                  "TRANSCEIVER_CLOCK_DIVIDED_BY_128_125KHZ": {
                    "description": "Transceiver Clock divided by 128, (125kHz)",
                    "value": 1
                  },
                  "TRANSCEIVER_CLOCK_DIVIDED_BY_64_250KHZ": {
                    "description": "Transceiver Clock divided by 64,  (250kHz)",
                    "value": 2
                  },
                  "TRANSCEIVER_CLOCK_DIVIDED_BY_32_500KHZ": {
                    "description": "Transceiver Clock divided by 32,  (500kHz)",
                    "value": 3
                  },
                  "TRANSCEIVER_CLOCK_DIVIDED_BY_16_1MHZ": {
                    "description": "Transceiver Clock divided by 16,  (1MHz)",
                    "value": 4
                  },
                  "TRANSCEIVER_CLOCK_DIVIDED_BY_8_2MHZ": {
                    "description": "Transceiver Clock divided by 8,   (2MHz)",
                    "value": 5
                  },
                  "TRANSCEIVER_CLOCK_DIVIDED_BY_4_4MHZ": {
                    "description": "Transceiver Clock divided by 4,   (4MHz)",
                    "value": 6
                  }
                }
              }
            },
            "SCCS3_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "COMPARE_UNIT_3_RELATIVE_COMPARE_SOURCE_BEACON_TIMESTAMP_REGISTER": {
                    "description": "Compare Unit 3 Relative Compare Source = Beacon Timestamp Register",
                    "value": 0
                  },
                  "COMPARE_UNIT_3_RELATIVE_COMPARE_SOURCE_TRANSMIT_FRAME_TIMESTAMP_REGISTER": {
                    "description": "Compare Unit 3 Relative Compare Source = Transmit Frame Timestamp Register",
                    "value": 1
                  },
                  "COMPARE_UNIT_3_RELATIVE_COMPARE_SOURCE_RECEIVED_FRAME_TIMESTAMP_REGISTER": {
                    "description": "Compare Unit 3 Relative Compare Source = Received Frame Timestamp Register",
                    "value": 2
                  }
                }
              }
            },
            "SCCS2_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "COMPARE_UNIT_2_RELATIVE_COMPARE_SOURCE_BEACON_TIMESTAMP_REGISTER": {
                    "description": "Compare Unit 2 Relative Compare Source = Beacon Timestamp Register",
                    "value": 0
                  },
                  "COMPARE_UNIT_2_RELATIVE_COMPARE_SOURCE_TRANSMIT_FRAME_TIMESTAMP_REGISTER": {
                    "description": "Compare Unit 2 Relative Compare Source = Transmit Frame Timestamp Register",
                    "value": 1
                  },
                  "COMPARE_UNIT_2_RELATIVE_COMPARE_SOURCE_RECEIVED_FRAME_TIMESTAMP_REGISTER": {
                    "description": "Compare Unit 2 Relative Compare Source = Received Frame Timestamp Register",
                    "value": 2
                  }
                }
              }
            },
            "SCCS1_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "COMPARE_UNIT_1_RELATIVE_COMPARE_SOURCE_BEACON_TIMESTAMP_REGISTER": {
                    "description": "Compare Unit 1 Relative Compare Source = Beacon Timestamp Register",
                    "value": 0
                  },
                  "COMPARE_UNIT_1_RELATIVE_COMPARE_SOURCE_TRANSMIT_FRAME_TIMESTAMP_REGISTER": {
                    "description": "Compare Unit 1 Relative Compare Source = Transmit Frame Timestamp Register",
                    "value": 1
                  },
                  "COMPARE_UNIT_1_RELATIVE_COMPARE_SOURCE_RECEIVED_FRAME_TIMESTAMP_REGISTER": {
                    "description": "Compare Unit 1 Relative Compare Source = Received Frame Timestamp Register",
                    "value": 2
                  }
                }
              }
            }
          }
        }
      },
      "EEPROM": {
        "description": "EEPROM",
        "children": {
          "registers": {
            "EEAR": {
              "description": "EEPROM Address Register  Bytes",
              "offset": 2,
              "size": 16
            },
            "EEDR": {
              "description": "EEPROM Data Register",
              "offset": 1,
              "size": 8
            },
            "EECR": {
              "description": "EEPROM Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "EEPM": {
                    "description": "EEPROM Programming Mode",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EEPROM.children.enums.EEP_MODE2"
                  },
                  "EERIE": {
                    "description": "EEPROM Ready Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "EEMPE": {
                    "description": "EEPROM Master Write Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "EEPE": {
                    "description": "EEPROM Programming Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EERE": {
                    "description": "EEPROM Read Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "EEP_MODE2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ERASE_AND_WRITE_IN_ONE_OPERATION_ATOMIC_OPERATION": {
                    "description": "Erase and Write in one operation (Atomic Operation)",
                    "value": 0
                  },
                  "ERASE_ONLY": {
                    "description": "Erase only",
                    "value": 1
                  },
                  "WRITE_ONLY": {
                    "description": "Write only",
                    "value": 2
                  },
                  "RESERVED_FOR_FUTURE_USE": {
                    "description": "Reserved for future use",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "JTAG": {
        "description": "JTAG Interface",
        "children": {
          "registers": {
            "OCDR": {
              "description": "On-Chip Debug Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "OCDR": {
                    "description": "On-Chip Debug Register Data",
                    "offset": 0,
                    "size": 8,
                    "enum": "types.peripherals.JTAG.children.enums.OCDR_DATA_BITF"
                  }
                }
              }
            },
            "MCUCR": {
              "description": "MCU Control Register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "JTD": {
                    "description": "JTAG Interface Disable",
                    "offset": 7,
                    "size": 1
                  }
                }
              }
            },
            "MCUSR": {
              "description": "MCU Status Register",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "JTRF": {
                    "description": "JTAG Reset Flag",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "OCDR_DATA_BITF": {
              "size": 8,
              "children": {
                "enum_fields": {
                  "REFER_TO_THE_DEBUGGER_DOCUMENTATION_FOR_FURTHER_INFORMATION_ON_HOW_TO_USE_THIS_REGISTER": {
                    "description": "Refer to the debugger documentation for further information on how to use this register.",
                    "value": 0
                  }
                }
              }
            }
          }
        }
      },
      "EXINT": {
        "description": "External Interrupts",
        "children": {
          "registers": {
            "EICRA": {
              "description": "External Interrupt Control Register A",
              "offset": 46,
              "size": 8,
              "children": {
                "fields": {
                  "ISC3": {
                    "description": "External Interrupt 3 Sense Control Bit",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL3"
                  },
                  "ISC2": {
                    "description": "External Interrupt 2 Sense Control Bit",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL3"
                  },
                  "ISC1": {
                    "description": "External Interrupt 1 Sense Control Bit",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL3"
                  },
                  "ISC0": {
                    "description": "External Interrupt 0 Sense Control Bit",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL3"
                  }
                }
              }
            },
            "EICRB": {
              "description": "External Interrupt Control Register B",
              "offset": 47,
              "size": 8,
              "children": {
                "fields": {
                  "ISC7": {
                    "description": "External Interrupt 7 Sense Control Bit",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL3"
                  },
                  "ISC6": {
                    "description": "External Interrupt 6 Sense Control Bit",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL3"
                  },
                  "ISC5": {
                    "description": "External Interrupt 5 Sense Control Bit",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL3"
                  },
                  "ISC4": {
                    "description": "External Interrupt 4 Sense Control Bit",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL3"
                  }
                }
              }
            },
            "EIMSK": {
              "description": "External Interrupt Mask Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "INT": {
                    "description": "External Interrupt Request Enable",
                    "offset": 0,
                    "size": 8,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_REQ_ENABLE_BITF"
                  }
                }
              }
            },
            "EIFR": {
              "description": "External Interrupt Flag Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "INTF": {
                    "description": "External Interrupt Flag",
                    "offset": 0,
                    "size": 8,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_EXT_FLAG_BITF"
                  }
                }
              }
            },
            "PCMSK2": {
              "description": "Pin Change Mask Register 2",
              "offset": 50,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Mask",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCMSK1": {
              "description": "Pin Change Mask Register 1",
              "offset": 49,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Mask",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCMSK0": {
              "description": "Pin Change Mask Register 0",
              "offset": 48,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Mask",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCIFR": {
              "description": "Pin Change Interrupt Flag Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 3,
                    "size": 5
                  },
                  "PCIF": {
                    "description": "Pin Change Interrupt Flags",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "PCICR": {
              "description": "Pin Change Interrupt Control Register",
              "offset": 45,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 3,
                    "size": 5
                  },
                  "PCIE": {
                    "description": "Pin Change Interrupt Enables",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            }
          },
          "enums": {
            "INTERRUPT_SENSE_CONTROL3": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "THE_LOW_LEVEL_OF_INTN_GENERATES_AN_INTERRUPT_REQUEST": {
                    "description": "The low level of INTn generates an interrupt request.",
                    "value": 0
                  },
                  "ANY_EDGE_OF_INTN_GENERATES_ASYNCHRONOUSLY_AN_INTERRUPT_REQUEST": {
                    "description": "Any edge of INTn generates asynchronously an interrupt request.",
                    "value": 1
                  },
                  "THE_FALLING_EDGE_OF_INTN_GENERATES_ASYNCHRONOUSLY_AN_INTERRUPT_REQUEST": {
                    "description": "The falling edge of INTn generates asynchronously an interrupt request.",
                    "value": 2
                  },
                  "THE_RISING_EDGE_OF_INTN_GENERATES_ASYNCHRONOUSLY_AN_INTERRUPT_REQUEST": {
                    "description": "The rising edge of INTn generates asynchronously an interrupt request.",
                    "value": 3
                  }
                }
              }
            },
            "INTERRUPT_REQ_ENABLE_BITF": {
              "size": 8,
              "children": {
                "enum_fields": {
                  "ALL_EXTERNAL_PIN_INTERRUPTS_ARE_DISABLED": {
                    "description": "All external pin interrupts are disabled.",
                    "value": 0
                  },
                  "ALL_EXTERNAL_PIN_INTERRUPTS_ARE_ENABLED": {
                    "description": "All external pin interrupts are enabled.",
                    "value": 255
                  }
                }
              }
            },
            "INTERRUPT_EXT_FLAG_BITF": {
              "size": 8,
              "children": {
                "enum_fields": {
                  "NO_EDGE_OR_LOGIC_CHANGE_ON_INT7_0_OCCURRED": {
                    "description": "No edge or logic change on INT7:0 occurred.",
                    "value": 0
                  },
                  "A_EDGE_OR_LOGIC_CHANGE_ON_INT0_OCCURRED_AND_TRIGGERED_AN_INTERRUPT_REQUEST": {
                    "description": "A edge or logic change on INT0 occurred and triggered an interrupt request.",
                    "value": 1
                  },
                  "RESERVED": {
                    "description": "...",
                    "value": 2
                  },
                  "A_EDGE_OR_LOGIC_CHANGE_ON_INT7_OCCURRED_AND_TRIGGERED_AN_INTERRUPT_REQUEST": {
                    "description": "A edge or logic change on INT7 occurred and triggered an interrupt request.",
                    "value": 128
                  }
                }
              }
            }
          }
        }
      },
      "ADC": {
        "description": "Analog-to-Digital Converter",
        "children": {
          "registers": {
            "ADMUX": {
              "description": "The ADC Multiplexer Selection Register",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "REFS": {
                    "description": "Reference Selection Bits",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_V_REF9"
                  },
                  "ADLAR": {
                    "description": "ADC Left Adjust Result",
                    "offset": 5,
                    "size": 1
                  },
                  "MUX": {
                    "description": "Analog Channel and Gain Selection Bits",
                    "offset": 0,
                    "size": 5
                  }
                }
              }
            },
            "ADC": {
              "description": "ADC Data Register  Bytes",
              "offset": 1,
              "size": 16
            },
            "ADCSRA": {
              "description": "The ADC Control and Status Register A",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "ADEN": {
                    "description": "ADC Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADSC": {
                    "description": "ADC Start Conversion",
                    "offset": 6,
                    "size": 1
                  },
                  "ADATE": {
                    "description": "ADC Auto Trigger Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADIF": {
                    "description": "ADC Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ADIE": {
                    "description": "ADC Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADPS": {
                    "description": "ADC  Prescaler Select Bits",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_PRESCALER"
                  }
                }
              }
            },
            "ADCSRB": {
              "description": "The ADC Control and Status Register B",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "AVDDOK": {
                    "description": "AVDD Supply Voltage OK",
                    "offset": 7,
                    "size": 1
                  },
                  "ACME": {
                    "description": "Analog Comparator Multiplexer Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "REFOK": {
                    "description": "Reference Voltage OK",
                    "offset": 5,
                    "size": 1
                  },
                  "ACCH": {
                    "description": "Analog Channel Change",
                    "offset": 4,
                    "size": 1
                  },
                  "MUX5": {
                    "description": "Analog Channel and Gain Selection Bits",
                    "offset": 3,
                    "size": 1
                  },
                  "ADTS": {
                    "description": "ADC Auto Trigger Source",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_AUTO_TRIGGER"
                  }
                }
              }
            },
            "ADCSRC": {
              "description": "The ADC Control and Status Register C",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "ADTHT": {
                    "description": "ADC Track-and-Hold Time",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_TRACK_AND_HOLD_TIME"
                  },
                  "Res0": {
                    "description": "Reserved",
                    "offset": 5,
                    "size": 1
                  },
                  "ADSUT": {
                    "description": "ADC Start-up Time",
                    "offset": 0,
                    "size": 5,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_STARTUP_TIME"
                  }
                }
              }
            },
            "DIDR2": {
              "description": "Digital Input Disable Register 2",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "ADC15D": {
                    "description": "Reserved Bits",
                    "offset": 7,
                    "size": 1
                  },
                  "ADC14D": {
                    "description": "Reserved Bits",
                    "offset": 6,
                    "size": 1
                  },
                  "ADC13D": {
                    "description": "Reserved Bits",
                    "offset": 5,
                    "size": 1
                  },
                  "ADC12D": {
                    "description": "Reserved Bits",
                    "offset": 4,
                    "size": 1
                  },
                  "ADC11D": {
                    "description": "Reserved Bits",
                    "offset": 3,
                    "size": 1
                  },
                  "ADC10D": {
                    "description": "Reserved Bits",
                    "offset": 2,
                    "size": 1
                  },
                  "ADC9D": {
                    "description": "Reserved Bits",
                    "offset": 1,
                    "size": 1
                  },
                  "ADC8D": {
                    "description": "Reserved Bits",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DIDR0": {
              "description": "Digital Input Disable Register 0",
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "ADC7D": {
                    "description": "Disable ADC7:0 Digital Input",
                    "offset": 7,
                    "size": 1
                  },
                  "ADC6D": {
                    "description": "Disable ADC7:0 Digital Input",
                    "offset": 6,
                    "size": 1
                  },
                  "ADC5D": {
                    "description": "Disable ADC7:0 Digital Input",
                    "offset": 5,
                    "size": 1
                  },
                  "ADC4D": {
                    "description": "Disable ADC7:0 Digital Input",
                    "offset": 4,
                    "size": 1
                  },
                  "ADC3D": {
                    "description": "Disable ADC7:0 Digital Input",
                    "offset": 3,
                    "size": 1
                  },
                  "ADC2D": {
                    "description": "Disable ADC7:0 Digital Input",
                    "offset": 2,
                    "size": 1
                  },
                  "ADC1D": {
                    "description": "Disable ADC7:0 Digital Input",
                    "offset": 1,
                    "size": 1
                  },
                  "ADC0D": {
                    "description": "Disable ADC7:0 Digital Input",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_ADC_V_REF9": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "AREF_INTERNAL_REFERENCE_VOLTAGE_GENERATION_TURNED_OFF": {
                    "description": "AREF, Internal reference voltage generation turned off",
                    "value": 0
                  },
                  "AVDD_WITH_EXTERNAL_CAPACITOR_AT_AREF_PIN": {
                    "description": "AVDD with external capacitor at AREF pin",
                    "value": 1
                  },
                  "INTERNAL_1_5V_VOLTAGE_REFERENCE_NO_EXTERNAL_CAPACITOR_AT_AREF_PIN": {
                    "description": "Internal 1.5V Voltage Reference (no external capacitor at AREF pin)",
                    "value": 2
                  },
                  "INTERNAL_1_6V_VOLTAGE_REFERENCE_NO_EXTERNAL_CAPACITOR_AT_AREF_PIN": {
                    "description": "Internal 1.6V Voltage Reference (no external capacitor at AREF pin)",
                    "value": 3
                  }
                }
              }
            },
            "ANALOG_ADC_PRESCALER": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  }
                }
              }
            },
            "ANALOG_ADC_AUTO_TRIGGER": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "FREE_RUNNING_MODE": {
                    "description": "Free Running mode",
                    "value": 0
                  },
                  "ANALOG_COMPARATOR": {
                    "description": "Analog Comparator",
                    "value": 1
                  },
                  "EXTERNAL_INTERRUPT_REQUEST_0": {
                    "description": "External Interrupt Request 0",
                    "value": 2
                  },
                  "TIMER_COUNTER0_COMPARE_MATCH_A": {
                    "description": "Timer/Counter0 Compare Match A",
                    "value": 3
                  },
                  "TIMER_COUNTER0_OVERFLOW": {
                    "description": "Timer/Counter0 Overflow",
                    "value": 4
                  },
                  "TIMER_COUNTER1_COMPARE_MATCH_B": {
                    "description": "Timer/Counter1 Compare Match B",
                    "value": 5
                  },
                  "TIMER_COUNTER1_OVERFLOW": {
                    "description": "Timer/Counter1 Overflow",
                    "value": 6
                  },
                  "TIMER_COUNTER1_CAPTURE_EVENT": {
                    "description": "Timer/Counter1 Capture Event",
                    "value": 7
                  }
                }
              }
            },
            "ANALOG_ADC_TRACK_AND_HOLD_TIME": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "SINGLE_ENDED_1_DIFFERENTIAL_3_ADC_CLOCK_CYCLES": {
                    "description": "Single ended: 1, differential 3 ADC clock cycles",
                    "value": 0
                  },
                  "SINGLE_ENDED_2_DIFFERENTIAL_5_ADC_CLOCK_CYCLES": {
                    "description": "Single ended: 2, differential 5 ADC clock cycles",
                    "value": 1
                  },
                  "SINGLE_ENDED_3_DIFFERENTIAL_7_ADC_CLOCK_CYCLES": {
                    "description": "Single ended: 3, differential 7 ADC clock cycles",
                    "value": 2
                  },
                  "SINGLE_ENDED_4_DIFFERENTIAL_9_ADC_CLOCK_CYCLES": {
                    "description": "Single ended: 4, differential 9 ADC clock cycles",
                    "value": 3
                  }
                }
              }
            },
            "ANALOG_ADC_STARTUP_TIME": {
              "children": {
                "enum_fields": {
                  "3_ADC_CLOCK_CYCLES": {
                    "description": "3 ADC clock cycles",
                    "value": 0
                  },
                  "7_ADC_CLOCK_CYCLES": {
                    "description": "7 ADC clock cycles",
                    "value": 1
                  },
                  "11_ADC_CLOCK_CYCLES": {
                    "description": "11 ADC clock cycles",
                    "value": 2
                  },
                  "15_ADC_CLOCK_CYCLES": {
                    "description": "15 ADC clock cycles",
                    "value": 3
                  },
                  "RESERVED": {
                    "description": "...",
                    "value": 4
                  },
                  "251_ADC_CLOCK_CYCLES": {
                    "description": "251 ADC clock cycles",
                    "value": 62
                  },
                  "255_ADC_CLOCK_CYCLES": {
                    "description": "255 ADC clock cycles",
                    "value": 63
                  }
                }
              }
            }
          }
        }
      },
      "BOOT_LOAD": {
        "description": "Bootloader",
        "children": {
          "registers": {
            "SPMCSR": {
              "description": "Store Program Memory Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "SPMIE": {
                    "description": "SPM Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "RWWSB": {
                    "description": "Read While Write Section Busy",
                    "offset": 6,
                    "size": 1
                  },
                  "SIGRD": {
                    "description": "Signature Row Read",
                    "offset": 5,
                    "size": 1
                  },
                  "RWWSRE": {
                    "description": "Read While Write Section Read Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "BLBSET": {
                    "description": "Boot Lock Bit Set",
                    "offset": 3,
                    "size": 1
                  },
                  "PGWRT": {
                    "description": "Page Write",
                    "offset": 2,
                    "size": 1
                  },
                  "PGERS": {
                    "description": "Page Erase",
                    "offset": 1,
                    "size": 1
                  },
                  "SPMEN": {
                    "description": "Store Program Memory Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "CPU": {
        "description": "CPU Registers",
        "children": {
          "registers": {
            "SREG": {
              "description": "Status Register",
              "offset": 33,
              "size": 8,
              "children": {
                "fields": {
                  "I": {
                    "description": "Global Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "T": {
                    "description": "Bit Copy Storage",
                    "offset": 6,
                    "size": 1
                  },
                  "H": {
                    "description": "Half Carry Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "S": {
                    "description": "Sign Bit",
                    "offset": 4,
                    "size": 1
                  },
                  "V": {
                    "description": "Two's Complement Overflow Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "N": {
                    "description": "Negative Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "Z": {
                    "description": "Zero Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "C": {
                    "description": "Carry Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SP": {
              "description": "Stack Pointer ",
              "offset": 31,
              "size": 16
            },
            "MCUCR": {
              "description": "MCU Control Register",
              "offset": 23,
              "size": 8,
              "children": {
                "fields": {
                  "JTD": {
                    "description": "JTAG Interface Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "PUD": {
                    "description": "Pull-up Disable",
                    "offset": 4,
                    "size": 1
                  },
                  "IVSEL": {
                    "description": "Interrupt Vector Select",
                    "offset": 1,
                    "size": 1
                  },
                  "IVCE": {
                    "description": "Interrupt Vector Change Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "MCUSR": {
              "description": "MCU Status Register",
              "offset": 22,
              "size": 8,
              "children": {
                "fields": {
                  "JTRF": {
                    "description": "JTAG Reset Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "WDRF": {
                    "description": "Watchdog Reset Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "BORF": {
                    "description": "Brown-out Reset Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "EXTRF": {
                    "description": "External Reset Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "PORF": {
                    "description": "Power-on Reset Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "OSCCAL": {
              "description": "Oscillator Calibration Value",
              "offset": 40,
              "size": 8,
              "children": {
                "fields": {
                  "CAL": {
                    "description": "Oscillator Calibration Tuning Value",
                    "offset": 0,
                    "size": 8,
                    "enum": "types.peripherals.CPU.children.enums.OSCCAL_BITF"
                  }
                }
              }
            },
            "CLKPR": {
              "description": "Clock Prescale Register",
              "offset": 35,
              "size": 8,
              "children": {
                "fields": {
                  "CLKPCE": {
                    "description": "Clock Prescaler Change Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "CLKPS": {
                    "description": "Clock Prescaler Select Bits",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.CPU.children.enums.CPU_CLK_PRESCALE_4_BITS_SMALL_MEGARF"
                  }
                }
              }
            },
            "SMCR": {
              "description": "Sleep Mode Control Register",
              "offset": 21,
              "size": 8,
              "children": {
                "fields": {
                  "SM": {
                    "description": "Sleep Mode Select bits",
                    "offset": 1,
                    "size": 3,
                    "enum": "types.peripherals.CPU.children.enums.CPU_SLEEP_MODE_3BITS"
                  },
                  "SE": {
                    "description": "Sleep Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "GPIOR2": {
              "description": "General Purpose I/O Register 2",
              "offset": 13,
              "size": 8,
              "children": {
                "fields": {
                  "GPIOR": {
                    "description": "General Purpose I/O Register 2 Value",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "GPIOR1": {
              "description": "General Purpose IO Register 1",
              "offset": 12,
              "size": 8,
              "children": {
                "fields": {
                  "GPIOR": {
                    "description": "General Purpose I/O Register 1 Value",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "GPIOR0": {
              "description": "General Purpose IO Register 0",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "GPIOR07": {
                    "description": "General Purpose I/O Register 0 Value",
                    "offset": 7,
                    "size": 1
                  },
                  "GPIOR06": {
                    "description": "General Purpose I/O Register 0 Value",
                    "offset": 6,
                    "size": 1
                  },
                  "GPIOR05": {
                    "description": "General Purpose I/O Register 0 Value",
                    "offset": 5,
                    "size": 1
                  },
                  "GPIOR04": {
                    "description": "General Purpose I/O Register 0 Value",
                    "offset": 4,
                    "size": 1
                  },
                  "GPIOR03": {
                    "description": "General Purpose I/O Register 0 Value",
                    "offset": 3,
                    "size": 1
                  },
                  "GPIOR02": {
                    "description": "General Purpose I/O Register 0 Value",
                    "offset": 2,
                    "size": 1
                  },
                  "GPIOR01": {
                    "description": "General Purpose I/O Register 0 Value",
                    "offset": 1,
                    "size": 1
                  },
                  "GPIOR00": {
                    "description": "General Purpose I/O Register 0 Value",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PRR2": {
              "description": "Power Reduction Register 2",
              "offset": 37,
              "size": 8,
              "children": {
                "fields": {
                  "PRRAM3": {
                    "description": "Power Reduction SRAM3",
                    "offset": 3,
                    "size": 1
                  },
                  "PRRAM2": {
                    "description": "Power Reduction SRAM2",
                    "offset": 2,
                    "size": 1
                  },
                  "PRRAM1": {
                    "description": "Power Reduction SRAM1",
                    "offset": 1,
                    "size": 1
                  },
                  "PRRAM0": {
                    "description": "Power Reduction SRAM0",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PRR1": {
              "description": "Power Reduction Register 1",
              "offset": 39,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 7,
                    "size": 1
                  },
                  "PRTRX24": {
                    "description": "Power Reduction Transceiver",
                    "offset": 6,
                    "size": 1
                  },
                  "PRTIM5": {
                    "description": "Power Reduction Timer/Counter5",
                    "offset": 5,
                    "size": 1
                  },
                  "PRTIM4": {
                    "description": "Power Reduction Timer/Counter4",
                    "offset": 4,
                    "size": 1
                  },
                  "PRTIM3": {
                    "description": "Power Reduction Timer/Counter3",
                    "offset": 3,
                    "size": 1
                  },
                  "PRUSART1": {
                    "description": "Power Reduction USART1",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PRR0": {
              "description": "Power Reduction Register0",
              "offset": 38,
              "size": 8,
              "children": {
                "fields": {
                  "PRTWI": {
                    "description": "Power Reduction TWI",
                    "offset": 7,
                    "size": 1
                  },
                  "PRTIM2": {
                    "description": "Power Reduction Timer/Counter2",
                    "offset": 6,
                    "size": 1
                  },
                  "PRTIM0": {
                    "description": "Power Reduction Timer/Counter0",
                    "offset": 5,
                    "size": 1
                  },
                  "PRPGA": {
                    "description": "Power Reduction PGA",
                    "offset": 4,
                    "size": 1
                  },
                  "PRTIM1": {
                    "description": "Power Reduction Timer/Counter1",
                    "offset": 3,
                    "size": 1
                  },
                  "PRSPI": {
                    "description": "Power Reduction Serial Peripheral Interface",
                    "offset": 2,
                    "size": 1
                  },
                  "PRUSART0": {
                    "description": "Power Reduction USART",
                    "offset": 1,
                    "size": 1
                  },
                  "PRADC": {
                    "description": "Power Reduction ADC",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "OSCCAL_BITF": {
              "size": 8,
              "children": {
                "enum_fields": {
                  "CALIBRATION_VALUE_FOR_LOWEST_OSCILLATOR_FREQUENCY": {
                    "description": "Calibration value for lowest oscillator frequency",
                    "value": 0
                  },
                  "END_VALUE_OF_LOW_FREQUENCY_RANGE_CALIBRATION": {
                    "description": "End value of low frequency range calibration",
                    "value": 127
                  },
                  "START_VALUE_OF_HIGH_FREQUENCY_RANGE_CALIBRATION": {
                    "description": "Start value of high frequency range calibration",
                    "value": 128
                  },
                  "CALIBRATION_VALUE_FOR_HIGHEST_OSCILLATOR_FREQUENCY": {
                    "description": "Calibration value for highest oscillator frequency",
                    "value": 255
                  }
                }
              }
            },
            "CPU_CLK_PRESCALE_4_BITS_SMALL_MEGARF": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "DIVISION_FACTOR_1_RC_OSCILLATOR_2": {
                    "description": "Division factor 1   / RC-Oscillator   2",
                    "value": 0
                  },
                  "DIVISION_FACTOR_2_RC_OSCILLATOR_4": {
                    "description": "Division factor 2   / RC-Oscillator   4",
                    "value": 1
                  },
                  "DIVISION_FACTOR_4_RC_OSCILLATOR_8": {
                    "description": "Division factor 4   / RC-Oscillator   8",
                    "value": 2
                  },
                  "DIVISION_FACTOR_8_RC_OSCILLATOR_16": {
                    "description": "Division factor 8   / RC-Oscillator  16",
                    "value": 3
                  },
                  "DIVISION_FACTOR_16_RC_OSCILLATOR_32": {
                    "description": "Division factor 16  / RC-Oscillator  32",
                    "value": 4
                  },
                  "DIVISION_FACTOR_32_RC_OSCILLATOR_64": {
                    "description": "Division factor 32  / RC-Oscillator  64",
                    "value": 5
                  },
                  "DIVISION_FACTOR_64_RC_OSCILLATOR_128": {
                    "description": "Division factor 64  / RC-Oscillator 128",
                    "value": 6
                  },
                  "DIVISION_FACTOR_128_RC_OSCILLATOR_256": {
                    "description": "Division factor 128 / RC-Oscillator 256",
                    "value": 7
                  },
                  "DIVISION_FACTOR_256_RC_OSCILLATOR_512": {
                    "description": "Division factor 256 / RC-Oscillator 512",
                    "value": 8
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 14
                  },
                  "DIVISION_FACTOR_1_ONLY_PERMITTED_FOR_RC_OSCILLATOR_FLASH_AND_EEPROM_PROGRAMMING_IS_NOT_ALLOWED": {
                    "description": "Division factor 1 only permitted for RC-Oscillator. Flash and EEPROM programming is not allowed.",
                    "value": 15
                  }
                }
              }
            },
            "CPU_SLEEP_MODE_3BITS": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "IDLE": {
                    "description": "Idle",
                    "value": 0
                  },
                  "ADC": {
                    "description": "ADC Noise Reduction (If Available)",
                    "value": 1
                  },
                  "PDOWN": {
                    "description": "Power Down",
                    "value": 2
                  },
                  "PSAVE": {
                    "description": "Power Save",
                    "value": 3
                  },
                  "VAL_0x04": {
                    "description": "Reserved",
                    "value": 4
                  },
                  "VAL_0x05": {
                    "description": "Reserved",
                    "value": 5
                  },
                  "STDBY": {
                    "description": "Standby",
                    "value": 6
                  },
                  "ESTDBY": {
                    "description": "Extended Standby",
                    "value": 7
                  }
                }
              }
            },
            "OSCCAL_VALUE_ADDRESSES": {
              "description": "Oscillator Calibration Values",
              "size": 1,
              "children": {
                "enum_fields": {
                  "16_0_MHz": {
                    "description": "16.0 MHz",
                    "value": 0
                  }
                }
              }
            }
          }
        }
      },
      "FLASH": {
        "description": "FLASH Controller",
        "children": {
          "registers": {
            "NEMCR": {
              "description": "Flash Extended-Mode Control-Register",
              "offset": 14,
              "size": 8,
              "children": {
                "fields": {
                  "ENEAM": {
                    "description": "Enable Extended Address Mode for Extra Rows",
                    "offset": 6,
                    "size": 1
                  },
                  "AEAM": {
                    "description": "Address for Extended Address Mode of Extra Rows",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.FLASH.children.enums.NEMCR_ADDRESS_BITF"
                  }
                }
              }
            },
            "BGCR": {
              "description": "Reference Voltage Calibration Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 7,
                    "size": 1
                  },
                  "BGCAL_FINE": {
                    "description": "Fine Calibration Bits",
                    "offset": 3,
                    "size": 4,
                    "enum": "types.peripherals.FLASH.children.enums.BGCAL_FINE_BITF"
                  },
                  "BGCAL": {
                    "description": "Coarse Calibration Bits",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.FLASH.children.enums.BGCAL_BITF"
                  }
                }
              }
            }
          },
          "enums": {
            "NEMCR_ADDRESS_BITF": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "FACTORY_ROW": {
                    "description": "Factory Row",
                    "value": 0
                  },
                  "USER_ROW_1": {
                    "description": "User Row 1",
                    "value": 1
                  },
                  "USER_ROW_2": {
                    "description": "User Row 2",
                    "value": 2
                  },
                  "USER_ROW_3": {
                    "description": "User Row 3",
                    "value": 3
                  }
                }
              }
            },
            "BGCAL_FINE_BITF": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "CENTER_VALUE": {
                    "description": "Center value",
                    "value": 0
                  },
                  "VOLTAGE_STEP_UP": {
                    "description": "Voltage step up",
                    "value": 1
                  },
                  "VOLTAGE_STEP_DOWN": {
                    "description": "Voltage step down",
                    "value": 8
                  },
                  "SETTING_FOR_HIGHEST_VOLTAGE": {
                    "description": "Setting for highest voltage",
                    "value": 7
                  },
                  "SETTING_FOR_LOWEST_VOLTAGE": {
                    "description": "Setting for lowest voltage",
                    "value": 15
                  }
                }
              }
            },
            "BGCAL_BITF": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "CENTER_VALUE": {
                    "description": "Center value",
                    "value": 4
                  },
                  "VOLTAGE_STEP_UP": {
                    "description": "Voltage step up",
                    "value": 3
                  },
                  "VOLTAGE_STEP_DOWN": {
                    "description": "Voltage step down",
                    "value": 5
                  },
                  "SETTING_FOR_HIGHEST_VOLTAGE": {
                    "description": "Setting for highest voltage",
                    "value": 0
                  },
                  "SETTING_FOR_LOWEST_VOLTAGE": {
                    "description": "Setting for lowest voltage",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "PWRCTRL": {
        "description": "Power Controller",
        "children": {
          "registers": {
            "TRXPR": {
              "description": "Transceiver Pin Register",
              "offset": 228,
              "size": 8,
              "children": {
                "fields": {
                  "SLPTR": {
                    "description": "Multi-purpose Transceiver Control Bit",
                    "offset": 1,
                    "size": 1
                  },
                  "TRXRST": {
                    "description": "Force Transceiver Reset",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DRTRAM0": {
              "description": "Data Retention Configuration Register #0",
              "offset": 224,
              "size": 8,
              "children": {
                "fields": {
                  "DRTSWOK": {
                    "description": "DRT Switch OK",
                    "offset": 5,
                    "size": 1
                  },
                  "ENDRT": {
                    "description": "Enable SRAM Data Retention",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "DRTRAM1": {
              "description": "Data Retention Configuration Register #1",
              "offset": 223,
              "size": 8,
              "children": {
                "fields": {
                  "DRTSWOK": {
                    "description": "DRT Switch OK",
                    "offset": 5,
                    "size": 1
                  },
                  "ENDRT": {
                    "description": "Enable SRAM Data Retention",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "DRTRAM2": {
              "description": "Data Retention Configuration Register #2",
              "offset": 222,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 6,
                    "size": 1
                  },
                  "DRTSWOK": {
                    "description": "DRT Switch OK",
                    "offset": 5,
                    "size": 1
                  },
                  "ENDRT": {
                    "description": "Enable SRAM Data Retention",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "DRTRAM3": {
              "description": "Data Retention Configuration Register #3",
              "offset": 221,
              "size": 8,
              "children": {
                "fields": {
                  "DRTSWOK": {
                    "description": "DRT Switch OK",
                    "offset": 5,
                    "size": 1
                  },
                  "ENDRT": {
                    "description": "Enable SRAM Data Retention",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "LLDRL": {
              "description": "Low Leakage Voltage Regulator Data Register (Low-Byte)",
              "offset": 219,
              "size": 8,
              "children": {
                "fields": {
                  "LLDRL": {
                    "description": "Low-Byte Data Register Bits",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.PWRCTRL.children.enums.LLDRL_VALUE_BITF"
                  }
                }
              }
            },
            "LLDRH": {
              "description": "Low Leakage Voltage Regulator Data Register (High-Byte)",
              "offset": 220,
              "size": 8,
              "children": {
                "fields": {
                  "LLDRH": {
                    "description": "High-Byte Data Register Bits",
                    "offset": 0,
                    "size": 5,
                    "enum": "types.peripherals.PWRCTRL.children.enums.LLDRH_VALUE_BITF"
                  }
                }
              }
            },
            "LLCR": {
              "description": "Low Leakage Voltage Regulator Control Register",
              "offset": 218,
              "size": 8,
              "children": {
                "fields": {
                  "Res": {
                    "description": "Reserved Bit",
                    "offset": 6,
                    "size": 2
                  },
                  "LLDONE": {
                    "description": "Calibration Done",
                    "offset": 5,
                    "size": 1
                  },
                  "LLCOMP": {
                    "description": "Comparator Output",
                    "offset": 4,
                    "size": 1
                  },
                  "LLCAL": {
                    "description": "Calibration Active",
                    "offset": 3,
                    "size": 1
                  },
                  "LLTCO": {
                    "description": "Temperature Coefficient of Current Source",
                    "offset": 2,
                    "size": 1
                  },
                  "LLSHORT": {
                    "description": "Short Lower Calibration Circuit",
                    "offset": 1,
                    "size": 1
                  },
                  "LLENCAL": {
                    "description": "Enable Automatic Calibration",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "DPDS0": {
              "description": "Port Driver Strength Register 0",
              "offset": 225,
              "size": 8,
              "children": {
                "fields": {
                  "PFDRV": {
                    "description": "Driver Strength Port F",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.PWRCTRL.children.enums.PAD_IO_bitf"
                  },
                  "PEDRV": {
                    "description": "Driver Strength Port E",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.PWRCTRL.children.enums.PAD_IO_bitf"
                  },
                  "PDDRV": {
                    "description": "Driver Strength Port D",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.PWRCTRL.children.enums.PAD_IO_bitf"
                  },
                  "PBDRV": {
                    "description": "Driver Strength Port B",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.PWRCTRL.children.enums.PAD_IO_bitf"
                  }
                }
              }
            },
            "DPDS1": {
              "description": "Port Driver Strength Register 1",
              "offset": 226,
              "size": 8,
              "children": {
                "fields": {
                  "PGDRV": {
                    "description": "Driver Strength Port G",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.PWRCTRL.children.enums.PAD_IO_bitf"
                  }
                }
              }
            },
            "MCUCR": {
              "description": "MCU Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "PUD": {
                    "description": "Pull-up Disable",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "LLDRL_VALUE_BITF": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "CALIBRATION_LIMIT_FOR_FAST_PROCESS_CORNER_HIGH_OUTPUT_VOLTAGE": {
                    "description": "Calibration limit for fast process corner/high output voltage",
                    "value": 0
                  },
                  "CALIBRATION_LIMIT_FOR_SLOW_PROCESS_CORNER_LOW_OUTPUT_VOLTAGE": {
                    "description": "Calibration limit for slow process corner/low output voltage",
                    "value": 8
                  }
                }
              }
            },
            "LLDRH_VALUE_BITF": {
              "size": 5,
              "children": {
                "enum_fields": {
                  "CALIBRATION_LIMIT_FOR_FAST_PROCESS_CORNER_HIGH_OUTPUT_VOLTAGE": {
                    "description": "Calibration limit for fast process corner/high output voltage",
                    "value": 0
                  },
                  "CALIBRATION_LIMIT_FOR_SLOW_PROCESS_CORNER_LOW_OUTPUT_VOLTAGE": {
                    "description": "Calibration limit for slow process corner/low output voltage",
                    "value": 16
                  }
                }
              }
            },
            "PAD_IO_bitf": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "PAD_IO_2MA": {
                    "description": "2 mA",
                    "value": 0
                  },
                  "PAD_IO_4MA": {
                    "description": "4 mA",
                    "value": 1
                  },
                  "PAD_IO_6MA": {
                    "description": "6 mA",
                    "value": 2
                  },
                  "PAD_IO_8MA": {
                    "description": "8 mA",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      }
    }
  },
  "devices": {
    "ATmega644RFR2": {
      "arch": "avr8",
      "properties": {
        "family": "megaAVR",
        "arch": "AVR8"
      },
      "children": {
        "interrupts": {
          "RESET": {
            "index": 0,
            "description": "External Pin,Power-on Reset,Brown-out Reset,Watchdog Reset,and JTAG AVR Reset. See Datasheet."
          },
          "INT0": {
            "index": 1,
            "description": "External Interrupt Request 0"
          },
          "INT1": {
            "index": 2,
            "description": "External Interrupt Request 1"
          },
          "INT2": {
            "index": 3,
            "description": "External Interrupt Request 2"
          },
          "INT3": {
            "index": 4,
            "description": "External Interrupt Request 3"
          },
          "INT4": {
            "index": 5,
            "description": "External Interrupt Request 4"
          },
          "INT5": {
            "index": 6,
            "description": "External Interrupt Request 5"
          },
          "INT6": {
            "index": 7,
            "description": "External Interrupt Request 6"
          },
          "INT7": {
            "index": 8,
            "description": "External Interrupt Request 7"
          },
          "PCINT0": {
            "index": 9,
            "description": "Pin Change Interrupt Request 0"
          },
          "PCINT1": {
            "index": 10,
            "description": "Pin Change Interrupt Request 1"
          },
          "PCINT2": {
            "index": 11,
            "description": "Pin Change Interrupt Request 2"
          },
          "WDT": {
            "index": 12,
            "description": "Watchdog Time-out Interrupt"
          },
          "TIMER2_COMPA": {
            "index": 13,
            "description": "Timer/Counter2 Compare Match A"
          },
          "TIMER2_COMPB": {
            "index": 14,
            "description": "Timer/Counter2 Compare Match B"
          },
          "TIMER2_OVF": {
            "index": 15,
            "description": "Timer/Counter2 Overflow"
          },
          "TIMER1_CAPT": {
            "index": 16,
            "description": "Timer/Counter1 Capture Event"
          },
          "TIMER1_COMPA": {
            "index": 17,
            "description": "Timer/Counter1 Compare Match A"
          },
          "TIMER1_COMPB": {
            "index": 18,
            "description": "Timer/Counter1 Compare Match B"
          },
          "TIMER1_COMPC": {
            "index": 19,
            "description": "Timer/Counter1 Compare Match C"
          },
          "TIMER1_OVF": {
            "index": 20,
            "description": "Timer/Counter1 Overflow"
          },
          "TIMER0_COMPA": {
            "index": 21,
            "description": "Timer/Counter0 Compare Match A"
          },
          "TIMER0_COMPB": {
            "index": 22,
            "description": "Timer/Counter0 Compare Match B"
          },
          "TIMER0_OVF": {
            "index": 23,
            "description": "Timer/Counter0 Overflow"
          },
          "SPI_STC": {
            "index": 24,
            "description": "SPI Serial Transfer Complete"
          },
          "USART0_RX": {
            "index": 25,
            "description": "USART0, Rx Complete"
          },
          "USART0_UDRE": {
            "index": 26,
            "description": "USART0 Data register Empty"
          },
          "USART0_TX": {
            "index": 27,
            "description": "USART0, Tx Complete"
          },
          "ANALOG_COMP": {
            "index": 28,
            "description": "Analog Comparator"
          },
          "ADC": {
            "index": 29,
            "description": "ADC Conversion Complete"
          },
          "EE_READY": {
            "index": 30,
            "description": "EEPROM Ready"
          },
          "TIMER3_CAPT": {
            "index": 31,
            "description": "Timer/Counter3 Capture Event"
          },
          "TIMER3_COMPA": {
            "index": 32,
            "description": "Timer/Counter3 Compare Match A"
          },
          "TIMER3_COMPB": {
            "index": 33,
            "description": "Timer/Counter3 Compare Match B"
          },
          "TIMER3_COMPC": {
            "index": 34,
            "description": "Timer/Counter3 Compare Match C"
          },
          "TIMER3_OVF": {
            "index": 35,
            "description": "Timer/Counter3 Overflow"
          },
          "USART1_RX": {
            "index": 36,
            "description": "USART1, Rx Complete"
          },
          "USART1_UDRE": {
            "index": 37,
            "description": "USART1 Data register Empty"
          },
          "USART1_TX": {
            "index": 38,
            "description": "USART1, Tx Complete"
          },
          "TWI": {
            "index": 39,
            "description": "2-wire Serial Interface"
          },
          "SPM_READY": {
            "index": 40,
            "description": "Store Program Memory Read"
          },
          "TIMER4_CAPT": {
            "index": 41,
            "description": "Timer/Counter4 Capture Event"
          },
          "TIMER4_COMPA": {
            "index": 42,
            "description": "Timer/Counter4 Compare Match A"
          },
          "TIMER4_COMPB": {
            "index": 43,
            "description": "Timer/Counter4 Compare Match B"
          },
          "TIMER4_COMPC": {
            "index": 44,
            "description": "Timer/Counter4 Compare Match C"
          },
          "TIMER4_OVF": {
            "index": 45,
            "description": "Timer/Counter4 Overflow"
          },
          "TIMER5_CAPT": {
            "index": 46,
            "description": "Timer/Counter5 Capture Event"
          },
          "TIMER5_COMPA": {
            "index": 47,
            "description": "Timer/Counter5 Compare Match A"
          },
          "TIMER5_COMPB": {
            "index": 48,
            "description": "Timer/Counter5 Compare Match B"
          },
          "TIMER5_COMPC": {
            "index": 49,
            "description": "Timer/Counter5 Compare Match C"
          },
          "TIMER5_OVF": {
            "index": 50,
            "description": "Timer/Counter5 Overflow"
          },
          "TRX24_PLL_LOCK": {
            "index": 57,
            "description": "TRX24 - PLL lock interrupt"
          },
          "TRX24_PLL_UNLOCK": {
            "index": 58,
            "description": "TRX24 - PLL unlock interrupt"
          },
          "TRX24_RX_START": {
            "index": 59,
            "description": "TRX24 - Receive start interrupt"
          },
          "TRX24_RX_END": {
            "index": 60,
            "description": "TRX24 - RX_END interrupt"
          },
          "TRX24_CCA_ED_DONE": {
            "index": 61,
            "description": "TRX24 - CCA/ED done interrupt"
          },
          "TRX24_XAH_AMI": {
            "index": 62,
            "description": "TRX24 - XAH - AMI"
          },
          "TRX24_TX_END": {
            "index": 63,
            "description": "TRX24 - TX_END interrupt"
          },
          "TRX24_AWAKE": {
            "index": 64,
            "description": "TRX24 AWAKE - tranceiver is reaching state TRX_OFF"
          },
          "SCNT_CMP1": {
            "index": 65,
            "description": "Symbol counter - compare match 1 interrupt"
          },
          "SCNT_CMP2": {
            "index": 66,
            "description": "Symbol counter - compare match 2 interrupt"
          },
          "SCNT_CMP3": {
            "index": 67,
            "description": "Symbol counter - compare match 3 interrupt"
          },
          "SCNT_OVFL": {
            "index": 68,
            "description": "Symbol counter - overflow interrupt"
          },
          "SCNT_BACKOFF": {
            "index": 69,
            "description": "Symbol counter - backoff interrupt"
          },
          "AES_READY": {
            "index": 70,
            "description": "AES engine ready interrupt"
          },
          "BAT_LOW": {
            "index": 71,
            "description": "Battery monitor indicates supply voltage below threshold"
          },
          "TRX24_TX_START": {
            "index": 72,
            "description": "TRX24 TX start interrupt"
          },
          "TRX24_AMI0": {
            "index": 73,
            "description": "Address match interrupt of address filter 0"
          },
          "TRX24_AMI1": {
            "index": 74,
            "description": "Address match interrupt of address filter 1"
          },
          "TRX24_AMI2": {
            "index": 75,
            "description": "Address match interrupt of address filter 2"
          },
          "TRX24_AMI3": {
            "index": 76,
            "description": "Address match interrupt of address filter 3"
          }
        },
        "peripheral_instances": {
          "AC": {
            "description": "Analog Comparator",
            "offset": 80,
            "type": "types.peripherals.AC"
          },
          "USART0": {
            "description": "USART",
            "offset": 192,
            "type": "types.peripherals.USART.children.register_groups.USART0"
          },
          "USART1": {
            "description": "USART",
            "offset": 200,
            "type": "types.peripherals.USART.children.register_groups.USART1"
          },
          "TWI": {
            "description": "Two Wire Serial Interface",
            "offset": 184,
            "type": "types.peripherals.TWI"
          },
          "SPI": {
            "description": "Serial Peripheral Interface",
            "offset": 76,
            "type": "types.peripherals.SPI.children.register_groups.SPI"
          },
          "USART0_SPI": {
            "description": "Serial Peripheral Interface",
            "offset": 192,
            "type": "types.peripherals.SPI.children.register_groups.USART0_SPI"
          },
          "USART1_SPI": {
            "description": "Serial Peripheral Interface",
            "offset": 200,
            "type": "types.peripherals.SPI.children.register_groups.USART1_SPI"
          },
          "PORTA": {
            "description": "I/O Port",
            "offset": 32,
            "type": "types.peripherals.PORT.children.register_groups.PORTA"
          },
          "PORTB": {
            "description": "I/O Port",
            "offset": 35,
            "type": "types.peripherals.PORT.children.register_groups.PORTB"
          },
          "PORTC": {
            "description": "I/O Port",
            "offset": 38,
            "type": "types.peripherals.PORT.children.register_groups.PORTC"
          },
          "PORTD": {
            "description": "I/O Port",
            "offset": 41,
            "type": "types.peripherals.PORT.children.register_groups.PORTD"
          },
          "PORTE": {
            "description": "I/O Port",
            "offset": 44,
            "type": "types.peripherals.PORT.children.register_groups.PORTE"
          },
          "PORTF": {
            "description": "I/O Port",
            "offset": 47,
            "type": "types.peripherals.PORT.children.register_groups.PORTF"
          },
          "PORTG": {
            "description": "I/O Port",
            "offset": 50,
            "type": "types.peripherals.PORT.children.register_groups.PORTG"
          },
          "TC0": {
            "description": "Timer/Counter, 8-bit",
            "offset": 53,
            "type": "types.peripherals.TC8.children.register_groups.TC0"
          },
          "TC2": {
            "description": "Timer/Counter, 8-bit Async",
            "offset": 55,
            "type": "types.peripherals.TC8_ASYNC.children.register_groups.TC2"
          },
          "WDT": {
            "description": "Watchdog Timer",
            "offset": 96,
            "type": "types.peripherals.WDT"
          },
          "TC5": {
            "description": "Timer/Counter, 16-bit",
            "offset": 58,
            "type": "types.peripherals.TC16.children.register_groups.TC5"
          },
          "TC4": {
            "description": "Timer/Counter, 16-bit",
            "offset": 57,
            "type": "types.peripherals.TC16.children.register_groups.TC4"
          },
          "TC3": {
            "description": "Timer/Counter, 16-bit",
            "offset": 56,
            "type": "types.peripherals.TC16.children.register_groups.TC3"
          },
          "TC1": {
            "description": "Timer/Counter, 16-bit",
            "offset": 54,
            "type": "types.peripherals.TC16.children.register_groups.TC1"
          },
          "TRX24": {
            "description": "Low-Power 2.4 GHz Transceiver",
            "offset": 190,
            "type": "types.peripherals.TRX24"
          },
          "SYMCNT": {
            "description": "MAC Symbol Counter",
            "offset": 215,
            "type": "types.peripherals.SYMCNT"
          },
          "EEPROM": {
            "description": "EEPROM",
            "offset": 63,
            "type": "types.peripherals.EEPROM"
          },
          "JTAG": {
            "description": "JTAG Interface",
            "offset": 81,
            "type": "types.peripherals.JTAG"
          },
          "EXINT": {
            "description": "External Interrupts",
            "offset": 59,
            "type": "types.peripherals.EXINT"
          },
          "ADC": {
            "description": "Analog-to-Digital Converter",
            "offset": 119,
            "type": "types.peripherals.ADC"
          },
          "BOOT_LOAD": {
            "description": "Bootloader",
            "offset": 87,
            "type": "types.peripherals.BOOT_LOAD"
          },
          "CPU": {
            "description": "CPU Registers",
            "offset": 62,
            "type": "types.peripherals.CPU"
          },
          "FLASH": {
            "description": "FLASH Controller",
            "offset": 103,
            "type": "types.peripherals.FLASH"
          },
          "PWRCTRL": {
            "description": "Power Controller",
            "offset": 85,
            "type": "types.peripherals.PWRCTRL"
          },
          "FUSE": {
            "description": "Fuses",
            "offset": 0,
            "type": "types.peripherals.FUSE"
          },
          "LOCKBIT": {
            "description": "Lockbits",
            "offset": 0,
            "type": "types.peripherals.LOCKBIT"
          }
        }
      }
    }
  }
}