

================================================================
== Vivado HLS Report for 'blendOpt_480_640_83'
================================================================
* Date:           Wed Mar  4 23:28:36 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  136|  1290123|  135|  1290122| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+---------+-----+---------+---------+
        |                         |                      |    Latency    |    Interval   | Pipeline|
        |         Instance        |        Module        | min |   max   | min |   max   |   Type  |
        +-------------------------+----------------------+-----+---------+-----+---------+---------+
        |xFPyrDownGaussianBlu_U0  |xFPyrDownGaussianBlu  |  134|  1290121|  134|  1290121|   none  |
        |blendOpt83_Loop_1_pr_U0  |blendOpt83_Loop_1_pr  |    4|   307203|    4|   307203|   none  |
        |blendOpt83_Loop_2_pr_U0  |blendOpt83_Loop_2_pr  |    4|   307203|    4|   307203|   none  |
        |blendOpt83_Block_pr_U0   |blendOpt83_Block_pr   |    0|        0|    0|        0|   none  |
        +-------------------------+----------------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|      45|    195|    -|
|Instance         |       10|     73|    9863|  12898|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       10|     73|    9914|  13161|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|     33|       9|     24|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+-------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------+----------------------+---------+-------+------+-------+-----+
    |blendOpt83_Block_pr_U0   |blendOpt83_Block_pr   |        0|      0|     2|     47|    0|
    |blendOpt83_Loop_1_pr_U0  |blendOpt83_Loop_1_pr  |        0|      1|    76|    245|    0|
    |blendOpt83_Loop_2_pr_U0  |blendOpt83_Loop_2_pr  |        0|      1|    73|    176|    0|
    |xFPyrDownGaussianBlu_U0  |xFPyrDownGaussianBlu  |       10|     71|  9712|  12430|    0|
    +-------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                    |                      |       10|     73|  9863|  12898|    0|
    +-------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |imageA_cols_load4_lo_1_U  |        0|  5|   0|    -|     2|   11|       22|
    |imageA_cols_load4_lo_2_U  |        0|  5|   0|    -|     2|   11|       22|
    |imageA_cols_load4_lo_U    |        0|  5|   0|    -|     2|   11|       22|
    |imageA_rows_load3_lo_1_U  |        0|  5|   0|    -|     2|   10|       20|
    |imageA_rows_load3_lo_2_U  |        0|  5|   0|    -|     2|   10|       20|
    |imageA_rows_load3_lo_U    |        0|  5|   0|    -|     2|   10|       20|
    |p_imageA_in_V_V_U         |        0|  5|   0|    -|     2|    8|       16|
    |p_imageB_in_V_V_U         |        0|  5|   0|    -|     2|    8|       16|
    |p_imageS_out_V_V_U        |        0|  5|   0|    -|     2|    8|       16|
    +--------------------------+---------+---+----+-----+------+-----+---------+
    |Total                     |        0| 45|   0|    0|    18|   87|      174|
    +--------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |blendOpt83_Block_pr_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |blendOpt83_Loop_1_pr_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |blendOpt83_Block_pr_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |blendOpt83_Loop_1_pr_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_blendOpt83_Block_pr_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_blendOpt83_Loop_1_pr_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  32|          10|           8|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_blendOpt83_Block_pr_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_blendOpt83_Loop_1_pr_U0_ap_ready  |   9|          2|    1|          2|
    |blendOpt83_Block_pr_U0_ap_ready_count         |   9|          2|    2|          4|
    |blendOpt83_Loop_1_pr_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_blendOpt83_Block_pr_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_blendOpt83_Loop_1_pr_U0_ap_ready  |  1|   0|    1|          0|
    |blendOpt83_Block_pr_U0_ap_ready_count         |  2|   0|    2|          0|
    |blendOpt83_Loop_1_pr_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|imageA_rows_dout       |  in |   10|   ap_fifo  |      imageA_rows     |    pointer   |
|imageA_rows_empty_n    |  in |    1|   ap_fifo  |      imageA_rows     |    pointer   |
|imageA_rows_read       | out |    1|   ap_fifo  |      imageA_rows     |    pointer   |
|imageA_cols_dout       |  in |   11|   ap_fifo  |      imageA_cols     |    pointer   |
|imageA_cols_empty_n    |  in |    1|   ap_fifo  |      imageA_cols     |    pointer   |
|imageA_cols_read       | out |    1|   ap_fifo  |      imageA_cols     |    pointer   |
|imageA_data_V_dout     |  in |    8|   ap_fifo  |     imageA_data_V    |    pointer   |
|imageA_data_V_empty_n  |  in |    1|   ap_fifo  |     imageA_data_V    |    pointer   |
|imageA_data_V_read     | out |    1|   ap_fifo  |     imageA_data_V    |    pointer   |
|imageB_data_V_dout     |  in |    8|   ap_fifo  |     imageB_data_V    |    pointer   |
|imageB_data_V_empty_n  |  in |    1|   ap_fifo  |     imageB_data_V    |    pointer   |
|imageB_data_V_read     | out |    1|   ap_fifo  |     imageB_data_V    |    pointer   |
|imageS_data_V_din      | out |    8|   ap_fifo  |     imageS_data_V    |    pointer   |
|imageS_data_V_full_n   |  in |    1|   ap_fifo  |     imageS_data_V    |    pointer   |
|imageS_data_V_write    | out |    1|   ap_fifo  |     imageS_data_V    |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs | blendOpt<480, 640>83 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | blendOpt<480, 640>83 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | blendOpt<480, 640>83 | return value |
|ap_done                | out |    1| ap_ctrl_hs | blendOpt<480, 640>83 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | blendOpt<480, 640>83 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | blendOpt<480, 640>83 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | blendOpt<480, 640>83 | return value |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%imageA_cols_load4_lo = alloca i11, align 2"   --->   Operation 8 'alloca' 'imageA_cols_load4_lo' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%imageA_rows_load3_lo = alloca i10, align 2"   --->   Operation 9 'alloca' 'imageA_rows_load3_lo' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%imageA_cols_load4_lo_1 = alloca i11, align 2"   --->   Operation 10 'alloca' 'imageA_cols_load4_lo_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%imageA_rows_load3_lo_1 = alloca i10, align 2"   --->   Operation 11 'alloca' 'imageA_rows_load3_lo_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%imageA_cols_load4_lo_2 = alloca i11, align 2"   --->   Operation 12 'alloca' 'imageA_cols_load4_lo_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%imageA_rows_load3_lo_2 = alloca i10, align 2"   --->   Operation 13 'alloca' 'imageA_rows_load3_lo_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_imageA_in_V_V = alloca i8, align 1" [test_blend/src/fusion_lib.hpp:467->test_blend/src/fusion.cpp:6]   --->   Operation 14 'alloca' 'p_imageA_in_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_imageB_in_V_V = alloca i8, align 1" [test_blend/src/fusion_lib.hpp:468->test_blend/src/fusion.cpp:6]   --->   Operation 15 'alloca' 'p_imageB_in_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_imageS_out_V_V = alloca i8, align 1" [test_blend/src/fusion_lib.hpp:469->test_blend/src/fusion.cpp:6]   --->   Operation 16 'alloca' 'p_imageS_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call fastcc void @blendOpt83_Block__pr(i10* %imageA_rows, i11* %imageA_cols, i10* %imageA_rows_load3_lo_2, i11* %imageA_cols_load4_lo_2)"   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @blendOpt83_Loop_1_pr(i10* %imageA_rows_load3_lo_2, i11* %imageA_cols_load4_lo_2, i8* %imageA_data_V, i8* %p_imageA_in_V_V, i8* %imageB_data_V, i8* %p_imageB_in_V_V, i10* %imageA_rows_load3_lo_1, i11* %imageA_cols_load4_lo_1)"   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @blendOpt83_Loop_1_pr(i10* %imageA_rows_load3_lo_2, i11* %imageA_cols_load4_lo_2, i8* %imageA_data_V, i8* %p_imageA_in_V_V, i8* %imageB_data_V, i8* %p_imageB_in_V_V, i10* %imageA_rows_load3_lo_1, i11* %imageA_cols_load4_lo_1)"   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @xFPyrDownGaussianBlu(i8* %p_imageA_in_V_V, i8* %p_imageB_in_V_V, i8* %p_imageS_out_V_V, i10* nocapture %imageA_rows_load3_lo_1, i11* nocapture %imageA_cols_load4_lo_1, i10* %imageA_rows_load3_lo, i11* %imageA_cols_load4_lo)" [test_blend/src/fusion_lib.hpp:485->test_blend/src/fusion.cpp:6]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @xFPyrDownGaussianBlu(i8* %p_imageA_in_V_V, i8* %p_imageB_in_V_V, i8* %p_imageS_out_V_V, i10* nocapture %imageA_rows_load3_lo_1, i11* nocapture %imageA_cols_load4_lo_1, i10* %imageA_rows_load3_lo, i11* %imageA_cols_load4_lo)" [test_blend/src/fusion_lib.hpp:485->test_blend/src/fusion.cpp:6]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @blendOpt83_Loop_2_pr(i10* %imageA_rows_load3_lo, i11* %imageA_cols_load4_lo, i8* %p_imageS_out_V_V, i8* %imageS_data_V)"   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imageA_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imageB_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imageS_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %imageA_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %imageA_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion_lib.hpp:466->test_blend/src/fusion.cpp:6]   --->   Operation 28 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @p_imageA_in_OC_V_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_imageA_in_V_V, i8* %p_imageA_in_V_V)"   --->   Operation 29 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_imageA_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @p_imageB_in_OC_V_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_imageB_in_V_V, i8* %p_imageB_in_V_V)"   --->   Operation 31 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_imageB_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @p_imageS_out_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_imageS_out_V_V, i8* %p_imageS_out_V_V)"   --->   Operation 33 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_imageS_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @imageA_OC_rows_OC_lo_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %imageA_rows_load3_lo_2, i10* %imageA_rows_load3_lo_2)"   --->   Operation 35 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %imageA_rows_load3_lo_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @imageA_OC_cols_OC_lo_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %imageA_cols_load4_lo_2, i11* %imageA_cols_load4_lo_2)"   --->   Operation 37 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %imageA_cols_load4_lo_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @imageA_OC_rows_OC_lo_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %imageA_rows_load3_lo_1, i10* %imageA_rows_load3_lo_1)"   --->   Operation 39 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %imageA_rows_load3_lo_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @imageA_OC_cols_OC_lo_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %imageA_cols_load4_lo_1, i11* %imageA_cols_load4_lo_1)"   --->   Operation 41 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %imageA_cols_load4_lo_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @imageA_OC_rows_OC_lo, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %imageA_rows_load3_lo, i10* %imageA_rows_load3_lo)"   --->   Operation 43 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %imageA_rows_load3_lo, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @imageA_OC_cols_OC_lo, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %imageA_cols_load4_lo, i11* %imageA_cols_load4_lo)"   --->   Operation 45 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %imageA_cols_load4_lo, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @blendOpt83_Loop_2_pr(i10* %imageA_rows_load3_lo, i11* %imageA_cols_load4_lo, i8* %p_imageS_out_V_V, i8* %imageS_data_V)"   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [test_blend/src/fusion.cpp:6]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imageA_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageB_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageS_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
imageA_cols_load4_lo       (alloca              ) [ 00111111]
imageA_rows_load3_lo       (alloca              ) [ 00111111]
imageA_cols_load4_lo_1     (alloca              ) [ 00111111]
imageA_rows_load3_lo_1     (alloca              ) [ 00111111]
imageA_cols_load4_lo_2     (alloca              ) [ 01111111]
imageA_rows_load3_lo_2     (alloca              ) [ 01111111]
p_imageA_in_V_V            (alloca              ) [ 00111111]
p_imageB_in_V_V            (alloca              ) [ 00111111]
p_imageS_out_V_V           (alloca              ) [ 00111111]
call_ln0                   (call                ) [ 00000000]
call_ln0                   (call                ) [ 00000000]
call_ln485                 (call                ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specdataflowpipeline_ln466 (specdataflowpipeline) [ 00000000]
empty                      (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_38                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_39                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_40                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_41                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_42                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_43                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_44                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_45                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
call_ln0                   (call                ) [ 00000000]
ret_ln6                    (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imageA_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imageA_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imageA_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imageB_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageB_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imageS_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageS_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blendOpt83_Block__pr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blendOpt83_Loop_1_pr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFPyrDownGaussianBlu"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blendOpt83_Loop_2_pr"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_imageA_in_OC_V_OC_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_imageB_in_OC_V_OC_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_imageS_out_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_OC_rows_OC_lo_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_OC_cols_OC_lo_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_OC_rows_OC_lo_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_OC_cols_OC_lo_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_OC_rows_OC_lo"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_OC_cols_OC_lo"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="imageA_cols_load4_lo_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imageA_cols_load4_lo/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="imageA_rows_load3_lo_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imageA_rows_load3_lo/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="imageA_cols_load4_lo_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imageA_cols_load4_lo_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="imageA_rows_load3_lo_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imageA_rows_load3_lo_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="imageA_cols_load4_lo_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imageA_cols_load4_lo_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="imageA_rows_load3_lo_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imageA_rows_load3_lo_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_imageA_in_V_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_imageA_in_V_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_imageB_in_V_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_imageB_in_V_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_imageS_out_V_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_imageS_out_V_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_xFPyrDownGaussianBlu_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="3"/>
<pin id="99" dir="0" index="2" bw="8" slack="3"/>
<pin id="100" dir="0" index="3" bw="8" slack="3"/>
<pin id="101" dir="0" index="4" bw="10" slack="3"/>
<pin id="102" dir="0" index="5" bw="11" slack="3"/>
<pin id="103" dir="0" index="6" bw="10" slack="3"/>
<pin id="104" dir="0" index="7" bw="11" slack="3"/>
<pin id="105" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln485/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_blendOpt83_Loop_1_pr_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="10" slack="1"/>
<pin id="110" dir="0" index="2" bw="11" slack="1"/>
<pin id="111" dir="0" index="3" bw="8" slack="0"/>
<pin id="112" dir="0" index="4" bw="8" slack="1"/>
<pin id="113" dir="0" index="5" bw="8" slack="0"/>
<pin id="114" dir="0" index="6" bw="8" slack="1"/>
<pin id="115" dir="0" index="7" bw="10" slack="1"/>
<pin id="116" dir="0" index="8" bw="11" slack="1"/>
<pin id="117" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_blendOpt83_Loop_2_pr_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="5"/>
<pin id="124" dir="0" index="2" bw="11" slack="5"/>
<pin id="125" dir="0" index="3" bw="8" slack="5"/>
<pin id="126" dir="0" index="4" bw="8" slack="0"/>
<pin id="127" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="call_ln0_blendOpt83_Block_pr_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="0" index="3" bw="10" slack="0"/>
<pin id="135" dir="0" index="4" bw="11" slack="0"/>
<pin id="136" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="imageA_cols_load4_lo_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="3"/>
<pin id="142" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="imageA_cols_load4_lo "/>
</bind>
</comp>

<comp id="146" class="1005" name="imageA_rows_load3_lo_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="3"/>
<pin id="148" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="imageA_rows_load3_lo "/>
</bind>
</comp>

<comp id="152" class="1005" name="imageA_cols_load4_lo_1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="1"/>
<pin id="154" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="imageA_cols_load4_lo_1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="imageA_rows_load3_lo_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="1"/>
<pin id="160" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imageA_rows_load3_lo_1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="imageA_cols_load4_lo_2_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="imageA_cols_load4_lo_2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="imageA_rows_load3_lo_2_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="imageA_rows_load3_lo_2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="p_imageA_in_V_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_imageA_in_V_V "/>
</bind>
</comp>

<comp id="182" class="1005" name="p_imageB_in_V_V_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="1"/>
<pin id="184" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_imageB_in_V_V "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_imageS_out_V_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="3"/>
<pin id="190" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_imageS_out_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="107" pin=5"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="121" pin=4"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="60" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="96" pin=7"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="149"><net_src comp="64" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="155"><net_src comp="68" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="107" pin=8"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="161"><net_src comp="72" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="107" pin=7"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="167"><net_src comp="76" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="173"><net_src comp="80" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="179"><net_src comp="84" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="185"><net_src comp="88" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="107" pin=6"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="191"><net_src comp="92" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="121" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imageA_data_V | {}
	Port: imageB_data_V | {}
	Port: imageS_data_V | {6 7 }
 - Input state : 
	Port: blendOpt<480, 640>83 : imageA_rows | {1 }
	Port: blendOpt<480, 640>83 : imageA_cols | {1 }
	Port: blendOpt<480, 640>83 : imageA_data_V | {2 3 }
	Port: blendOpt<480, 640>83 : imageB_data_V | {2 3 }
	Port: blendOpt<480, 640>83 : imageS_data_V | {}
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_xFPyrDownGaussianBlu_fu_96   |    10   |    71   | 77.9428 |   9516  |  11605  |    0    |
|   call   |   grp_blendOpt83_Loop_1_pr_fu_107   |    0    |    1    |    0    |    85   |    46   |    0    |
|          |   grp_blendOpt83_Loop_2_pr_fu_121   |    0    |    1    |    0    |    85   |    46   |    0    |
|          | call_ln0_blendOpt83_Block_pr_fu_130 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                     |    10   |    73   | 77.9428 |   9686  |  11697  |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|imageA_cols_load4_lo_1_reg_152|   11   |
|imageA_cols_load4_lo_2_reg_164|   11   |
| imageA_cols_load4_lo_reg_140 |   11   |
|imageA_rows_load3_lo_1_reg_158|   10   |
|imageA_rows_load3_lo_2_reg_170|   10   |
| imageA_rows_load3_lo_reg_146 |   10   |
|    p_imageA_in_V_V_reg_176   |    8   |
|    p_imageB_in_V_V_reg_182   |    8   |
|   p_imageS_out_V_V_reg_188   |    8   |
+------------------------------+--------+
|             Total            |   87   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   10   |   73   |   77   |  9686  |  11697 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   87   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   73   |   77   |  9773  |  11697 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
