Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_SYNC_FIFO_behav xil_defaultlib.TB_SYNC_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WR_ADDR' [/home/piraten/qi7275ji/Router_MS/RTL/FIFO/SYNC_FIFO.sv:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RD_ADDR' [/home/piraten/qi7275ji/Router_MS/RTL/FIFO/SYNC_FIFO.sv:36]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/piraten/qi7275ji/Router_MS/RTL/FIFO/SYNC_FIFO.sv" Line 6. Module SYNC_FIFO(PTR_W=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/piraten/qi7275ji/Router_MS/RTL/FIFO/DP_RAM.sv" Line 4. Module DP_RAM(ADDR_W=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/piraten/qi7275ji/Router_MS/RTL/FIFO/SYNC_FIFO.sv" Line 6. Module SYNC_FIFO(PTR_W=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/piraten/qi7275ji/Router_MS/RTL/FIFO/DP_RAM.sv" Line 4. Module DP_RAM(ADDR_W=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DP_RAM(ADDR_W=4)
Compiling module xil_defaultlib.SYNC_FIFO(PTR_W=4)
Compiling module xil_defaultlib.TB_SYNC_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_SYNC_FIFO_behav
