#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  6 14:26:23 2018
# Process ID: 16716
# Current directory: D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30424 D:\verilog\hardware_exp\final_practice\lab5_traffic_light\lab5_traffic_light_controler\lab5_traffic_light_controler.xpr
# Log file: D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler/vivado.log
# Journal file: D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler/lab5_traffic_light_controler.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XILINX/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 795.992 ; gain = 52.734
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler/lab5_traffic_light_controler.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Traffic_Light_controller_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler/lab5_traffic_light_controler.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Traffic_Light_controller_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/hardware_exp/final_practice/Lab5_Traffic_Light_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog/hardware_exp/final_practice/Lab5_Team7_Traffic_Light_Controller_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_controller_t
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 841.230 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler/lab5_traffic_light_controler.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/XILINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 865d8acbb88c4dafa197e86dfdf523db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_Light_controller_t_behav xil_defaultlib.Traffic_Light_controller_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/verilog/hardware_exp/final_practice/Lab5_Traffic_Light_Controller.v" Line 1. Module Traffic_Light_Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_Light_Controller
Compiling module xil_defaultlib.Traffic_Light_controller_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Traffic_Light_controller_t_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler/lab5_traffic_light_controler.sim/sim_1/behav/xsim/xsim.dir/Traffic_Light_controller_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler/lab5_traffic_light_controler.sim/sim_1/behav/xsim/xsim.dir/Traffic_Light_controller_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  6 14:27:39 2018. For additional details about this file, please refer to the WebTalk help file at E:/XILINX/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  6 14:27:39 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 841.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler/lab5_traffic_light_controler.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Traffic_Light_controller_t_behav -key {Behavioral:sim_1:Functional:Traffic_Light_controller_t} -tclbatch {Traffic_Light_controller_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Traffic_Light_controller_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 394 ns : File "D:/verilog/hardware_exp/final_practice/Lab5_Team7_Traffic_Light_Controller_t.v" Line 212
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 841.230 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Traffic_Light_controller_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 841.230 ; gain = 0.000
update_compile_order -fileset sources_1
create_project project_1 D:/verilog/hardware_exp/final_practice/lab5_traffic_light_by_guo/project_1 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XILINX/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 898.070 ; gain = 22.230
add_files -norecurse {D:/verilog/hardware_exp/lab5/hand_in/Lab5_Team7_Traffic_Light_Controller_t.v D:/verilog/hardware_exp/lab5/hand_in/Lab5_Team7_Traffic_Light_Controller.v}
update_compile_order -fileset sources_1
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_project
close_sim

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler/lab5_traffic_light_controler.sim/sim_1/behav/xsim/xsim.dir/Traffic_Light_controller_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/verilog/hardware_exp/final_practice/lab5_traffic_light/lab5_traffic_light_controler/lab5_traffic_light_controler.sim/sim_1/behav/xsim/xsim.dir/Traffic_Light_controller_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  6 20:56:02 2018. For additional details about this file, please refer to the WebTalk help file at E:/XILINX/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  6 20:56:02 2018...
