#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 10 09:44:17 2019
# Process ID: 14517
# Current directory: /home/omochan/3A/cpujikken/core
# Command line: vivado
# Log file: /home/omochan/3A/cpujikken/core/vivado.log
# Journal file: /home/omochan/3A/cpujikken/core/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/omochan/3A/cpujikken/core/project_1 -part xcku040-ffva1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
set_property board_part xilinx.com:kcu105:part0:1.5 [current_project]
file mkdir /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/constrs_1
file mkdir /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/constrs_1/new
close [ open /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/constrs_1/new/interface.xdc w ]
add_files -fileset constrs_1 /home/omochan/3A/cpujikken/core/project_1/project_1.srcs/constrs_1/new/interface.xdc
close_project
open_project /home/omochan/3A/cpujikken/mis/memory/memory.xpr
INFO: [Project 1-313] Project file moved from '/home/omochan/3A/cpujikken/core/memory' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /loadw_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/blk_mem_gen_0/ena
/blk_mem_gen_0/wea
/blk_mem_gen_0/addra
/blk_mem_gen_0/dina

WARNING: [BD 41-597] NET <loadw_wrapper_0_addra> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_dina> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_ena> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_wea> has no source
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-166] The net:loadw_wrapper_0_addra is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_dina is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_ena is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_wea is not connected to a valid source.
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] The net:loadw_wrapper_0_addra is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_dina is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_ena is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_wea is not connected to a valid source.
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
[Thu Oct 10 09:48:07 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/design_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/synth_1/runme.log
[Thu Oct 10 09:48:07 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6708.156 ; gain = 40.574 ; free physical = 9447 ; free virtual = 14711
update_compile_order -fileset sources_1
update_module_reference design_1_loadw_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:loadw_wrapper:1.0 - loadw_wrapper_0
Successfully read diagram <design_1> from BD file </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_loadw_wrapper_0_0 from loadw_wrapper_v1_0 1.0 to loadw_wrapper_v1_0 1.0
WARNING: [BD 41-597] NET <loadw_wrapper_0_addra> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_dina> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_ena> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_wea> has no source
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /loadw_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/blk_mem_gen_0/ena
/blk_mem_gen_0/wea
/blk_mem_gen_0/addra
/blk_mem_gen_0/dina

WARNING: [BD 41-597] NET <loadw_wrapper_0_addra> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_dina> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_ena> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_wea> has no source
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-166] The net:loadw_wrapper_0_addra is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_dina is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_ena is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_wea is not connected to a valid source.
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] The net:loadw_wrapper_0_addra is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_dina is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_ena is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_wea is not connected to a valid source.
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
[Thu Oct 10 09:48:33 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/design_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/synth_1/runme.log
[Thu Oct 10 09:48:33 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/impl_1/runme.log
close_project
open_project /home/omochan/3A/cpujikken/mis/loopback/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/omochan/3A/cpujikken/core/loopback' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/omochan/3A/cpujikken/mis/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
open_bd_design {/home/omochan/3A/cpujikken/mis/loopback/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:shift_wrapper:1.0 - shift_wrapper_0
Adding cell -- xilinx.com:module_ref:uart_loopback:1.0 - uart_loopback_0
Successfully read diagram <design_1> from BD file </home/omochan/3A/cpujikken/mis/loopback/project_1.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
close_project
open_project /home/omochan/3A/cpujikken/mis/memory/memory.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
reset_run synth_1
reset_run design_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 10 09:51:12 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/design_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/synth_1/runme.log
[Thu Oct 10 09:51:12 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7058.141 ; gain = 0.000 ; free physical = 9324 ; free virtual = 14609
update_compile_order -fileset sources_1
open_bd_design {/home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:module_ref:loadw_wrapper:1.0 - loadw_wrapper_0
Successfully read diagram <design_1> from BD file </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_intf_nets default_sysclk_300_1] [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 7334.223 ; gain = 271.215 ; free physical = 8798 ; free virtual = 14100
apply_board_connection -board_interface "default_sysclk_300" -ip_intf "clk_wiz_0/CLK_IN1_D" -diagram "design_1" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE default_sysclk_300 [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 default_sysclk_300_0
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /default_sysclk_300_0
INFO: [board_interface 100-100] connect_bd_intf_net /default_sysclk_300_0 /clk_wiz_0/CLK_IN1_D
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 300000000 /default_sysclk_300_0
endgroup
delete_bd_objs [get_bd_intf_nets default_sysclk_300_0_1]
delete_bd_objs [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_intf_ports default_sysclk_300_0]
delete_bd_objs [get_bd_intf_ports default_sysclk_300]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "default_sysclk_300" -ip_intf "clk_wiz_0/CLK_IN1_D" -diagram "design_1" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE default_sysclk_300 [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 default_sysclk_300
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /default_sysclk_300
INFO: [board_interface 100-100] connect_bd_intf_net /default_sysclk_300 /clk_wiz_0/CLK_IN1_D
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 300000000 /default_sysclk_300
endgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
set_property location {2 71 54} [get_bd_cells clk_wiz_0]
save_bd_design
WARNING: [BD 41-597] NET <loadw_wrapper_0_addra> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_dina> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_ena> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_wea> has no source
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /loadw_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_2_clk_out1 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/blk_mem_gen_0/ena
/blk_mem_gen_0/wea
/blk_mem_gen_0/addra
/blk_mem_gen_0/dina

WARNING: [BD 41-597] NET <loadw_wrapper_0_addra> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_dina> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_ena> has no source
WARNING: [BD 41-597] NET <loadw_wrapper_0_wea> has no source
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-166] The net:loadw_wrapper_0_addra is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_dina is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_ena is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_wea is not connected to a valid source.
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-166] The net:loadw_wrapper_0_addra is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_dina is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_ena is not connected to a valid source.
WARNING: [BD 41-166] The net:loadw_wrapper_0_wea is not connected to a valid source.
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
[Thu Oct 10 09:53:11 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/design_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/synth_1/runme.log
[Thu Oct 10 09:53:11 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7561.402 ; gain = 0.000 ; free physical = 8757 ; free virtual = 14060
delete_bd_objs [get_bd_nets loadw_wrapper_0_wea] [get_bd_nets loadw_wrapper_0_addra] [get_bd_nets loadw_wrapper_0_dina] [get_bd_nets blk_mem_gen_0_douta] [get_bd_nets loadw_wrapper_0_ena] [get_bd_cells blk_mem_gen_0]
save_bd_design
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /loadw_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_2_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
[Thu Oct 10 09:53:49 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/design_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/synth_1/runme.log
[Thu Oct 10 09:53:49 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7655.160 ; gain = 8.004 ; free physical = 8688 ; free virtual = 13976
reset_run synth_1
reset_run design_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 10 09:55:09 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/design_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/synth_1/runme.log
[Thu Oct 10 09:55:09 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/impl_1/runme.log
open_project /home/omochan/3A/cpujikken/core/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
close_project
open_project /home/omochan/3A/cpujikken/mis/loopback/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/omochan/3A/cpujikken/core/loopback' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/omochan/3A/cpujikken/mis/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close_project
open_bd_design {/home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 10 10:00:51 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/design_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/synth_1/runme.log
[Thu Oct 10 10:00:51 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/impl_1/runme.log
update_module_reference design_1_loadw_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_loadw_wrapper_0_0 from loadw_wrapper_v1_0 1.0 to loadw_wrapper_v1_0 1.0
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /loadw_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_2_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
[Thu Oct 10 10:04:31 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/design_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/synth_1/runme.log
[Thu Oct 10 10:04:31 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/impl_1/runme.log
close_project
open_project /home/omochan/3A/cpujikken/mis/loopback/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/omochan/3A/cpujikken/core/loopback' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/omochan/3A/cpujikken/mis/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /shift_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /uart_loopback_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/mis/loopback/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/mis/loopback/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/loopback/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/loopback/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_loopback_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shift_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/mis/loopback/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/mis/loopback/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/mis/loopback/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Oct 10 10:08:16 2019] Launched design_1_uart_loopback_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_uart_loopback_0_0_synth_1: /home/omochan/3A/cpujikken/mis/loopback/project_1.runs/design_1_uart_loopback_0_0_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/loopback/project_1.runs/synth_1/runme.log
[Thu Oct 10 10:08:16 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/loopback/project_1.runs/impl_1/runme.log
reset_run synth_1
close_project
open_project /home/omochan/3A/cpujikken/mis/memory/memory.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
generate_target all [get_files  /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
export_ip_user_files -of_objects [get_files /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 6 design_1_synth_1
[Thu Oct 10 10:11:44 2019] Launched design_1_synth_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/design_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/omochan/3A/cpujikken/mis/memory/memory.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/3A/cpujikken/mis/memory/memory.ip_user_files -ipstatic_source_dir /home/omochan/3A/cpujikken/mis/memory/memory.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/modelsim} {questa=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/questa} {ies=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/ies} {xcelium=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/xcelium} {vcs=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/vcs} {riviera=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 10 10:11:54 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/design_1_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/memory/memory.runs/synth_1/runme.log
[Thu Oct 10 10:11:54 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/impl_1/runme.log
delete_ip_run [get_files -of_objects [get_fileset design_1] /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Project 1-386] Moving file '/home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd' from fileset 'design_1' to fileset 'sources_1'.
set_property synth_checkpoint_mode None [get_files  /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/3A/cpujikken/mis/memory/memory.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/omochan/3A/cpujikken/mis/memory/memory.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/3A/cpujikken/mis/memory/memory.ip_user_files -ipstatic_source_dir /home/omochan/3A/cpujikken/mis/memory/memory.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/modelsim} {questa=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/questa} {ies=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/ies} {xcelium=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/xcelium} {vcs=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/vcs} {riviera=/home/omochan/3A/cpujikken/mis/memory/memory.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct 10 10:12:29 2019] Launched synth_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/synth_1/runme.log
[Thu Oct 10 10:12:29 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory/memory.runs/impl_1/runme.log
close_project
create_project memory2 /home/omochan/3A/cpujikken/mis/memory2 -part xcku040-ffva1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/omochan/Vivado/2018.3/data/ip'.
set_property board_part xilinx.com:kcu105:part0:1.5 [current_project]
add_files -norecurse -scan_for_includes {/home/omochan/3A/cpujikken/mis/memory/loadw.sv /home/omochan/3A/cpujikken/mis/memory/loadw_wrapper.v}
add_files -fileset constrs_1 -norecurse /home/omochan/3A/cpujikken/mis/loopback/project_1.srcs/constrs_1/new/interface.xdc
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "default_sysclk_300" -ip_intf "clk_wiz_0/CLK_IN1_D" -diagram "design_1" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE default_sysclk_300 [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 default_sysclk_300
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 100000000 /default_sysclk_300
INFO: [board_interface 100-100] connect_bd_intf_net /default_sysclk_300 /clk_wiz_0/CLK_IN1_D
INFO: [board_interface 100-100] set_property CONFIG.FREQ_HZ 300000000 /default_sysclk_300
endgroup
apply_board_connection -board_interface "reset" -ip_intf "/clk_wiz_0/reset" -diagram "design_1" 
INFO: [board_interface 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells -quiet /clk_wiz_0]
INFO: [board_interface 100-100] create_bd_port -dir I reset -type rst
INFO: [board_interface 100-100] set_property CONFIG.POLARITY  /reset
INFO: [board_interface 100-100] connect_bd_net /reset /clk_wiz_0/reset
INFO: [board_interface 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
delete_bd_objs [get_bd_nets reset_1] [get_bd_ports reset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
apply_board_connection -board_interface "reset" -ip_intf "/proc_sys_reset_0/ext_reset" -diagram "design_1" 
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /proc_sys_reset_0]
INFO: [board_interface 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells -quiet /proc_sys_reset_0]
INFO: [board_interface 100-100] create_bd_port -dir I reset -type rst
INFO: [board_interface 100-100] set_property CONFIG.POLARITY  /reset
INFO: [board_interface 100-100] connect_bd_net /reset /proc_sys_reset_0/ext_reset_in
INFO: [board_interface 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
set_property location {1 271 79} [get_bd_cells clk_wiz_0]
make_wrapper -files [get_files /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : </home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Write_Depth_A {2048}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BRAM
set_property -dict [list CONFIG.Component_Name {BRAM} CONFIG.Write_Depth_A {2048}] [get_ips BRAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BRAM' to 'BRAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BRAM'...
set_property generate_synth_checkpoint false [get_files  /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/ip/BRAM/BRAM.xci]
generate_target all [get_files  /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BRAM'...
export_ip_user_files -of_objects [get_files /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/ip/BRAM/BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/ip/BRAM/BRAM.xci] -directory /home/omochan/3A/cpujikken/mis/memory2/memory2.ip_user_files/sim_scripts -ip_user_files_dir /home/omochan/3A/cpujikken/mis/memory2/memory2.ip_user_files -ipstatic_source_dir /home/omochan/3A/cpujikken/mis/memory2/memory2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/omochan/3A/cpujikken/mis/memory2/memory2.cache/compile_simlib/modelsim} {questa=/home/omochan/3A/cpujikken/mis/memory2/memory2.cache/compile_simlib/questa} {ies=/home/omochan/3A/cpujikken/mis/memory2/memory2.cache/compile_simlib/ies} {xcelium=/home/omochan/3A/cpujikken/mis/memory2/memory2.cache/compile_simlib/xcelium} {vcs=/home/omochan/3A/cpujikken/mis/memory2/memory2.cache/compile_simlib/vcs} {riviera=/home/omochan/3A/cpujikken/mis/memory2/memory2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_bd_cell -type module -reference loadw_wrapper loadw_wrapper_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1 108 119} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins loadw_wrapper_0/clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins loadw_wrapper_0/rstn]
save_bd_design
Wrote  : </home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-927] Following properties on pin /loadw_wrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_wiz_0_0_clk_out1 
Wrote  : </home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block loadw_wrapper_0 .
Exporting to file /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/omochan/3A/cpujikken/mis/memory2/memory2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Oct 10 10:19:05 2019] Launched design_1_clk_wiz_0_0_synth_1, design_1_loadw_wrapper_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: /home/omochan/3A/cpujikken/mis/memory2/memory2.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_loadw_wrapper_0_0_synth_1: /home/omochan/3A/cpujikken/mis/memory2/memory2.runs/design_1_loadw_wrapper_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: /home/omochan/3A/cpujikken/mis/memory2/memory2.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
synth_1: /home/omochan/3A/cpujikken/mis/memory2/memory2.runs/synth_1/runme.log
[Thu Oct 10 10:19:05 2019] Launched impl_1...
Run output will be captured here: /home/omochan/3A/cpujikken/mis/memory2/memory2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8010.992 ; gain = 40.016 ; free physical = 8102 ; free virtual = 13487
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 10:20:52 2019...
