<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xhwicap_i.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xhwicap_i.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This head file contains internal identifiers, which are those shared between the files of the driver. It is intended for internal use only.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a bjb  11/14/03 First release
 1.00b nps  02/09/05 V4 changes
 1.01a tjb  10/14/05 V4 Updates
 2.00a sv   10/14/07 V5 Updates
 3.01a sv   10/19/09 Corrected the V5 BOOTSTS and CTL_1 Register definitions
                     as they were wrongly defined
 4.00a hvm  11/13/09 Updated with V6 changes
 5.00a hvm  2/25/10  Added changes to support S6
 6.00a hvm  08/01/11 Added support for K7
 7.00a bss  03/14/12 Added Virtex 7, Artix 7 and Zynq Device families
 8.01a bss  05/14/12 Added the define XHI_COR_1 for CR718042
 9.0   bss  02/20/14 Added XHI_DEV_FAMILY_K8 for Kintex 8 devices. CR764668
 10.0  bss  6/24/14  Removed support for families older than 7 series.
		      Removed IDCODE macros.</pre><p>
<pre> </pre> 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Frame Address Register mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__i_8h.html#a9d3b874d2a1eae721d04a28b83e6192">XHI_FAR_CLB_BLOCK</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__i_8h.html#57e27e221261b3e6297da6ab287d9a37">XHI_FAR_BRAM_BLOCK</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__i_8h.html#619dd552b7e3b74aed5cff26c66c163f">XHwIcap_Type1Read</a>(Register)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__i_8h.html#31245f3804c2d6b96790b2008bf35643">XHwIcap_Type2Read</a>(Register)&nbsp;&nbsp;&nbsp;( XHI_TYPE_2_READ | (Register &lt;&lt; XHI_REGISTER_SHIFT))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__i_8h.html#b12ff0b88554c97f2a19e7aec0df46e8">XHwIcap_Type1Write</a>(Register)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__i_8h.html#13b998d114527f7d4690ca3b31202bf4">XHwIcap_Type2Write</a>(Register)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__i_8h.html#c6af899d80810352108e238173694571">XHwIcap_SetupFarV5</a>(Top, Block, Row, ColumnAddress, MinorAddress)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="57e27e221261b3e6297da6ab287d9a37"></a><!-- doxytag: member="xhwicap_i.h::XHI_FAR_BRAM_BLOCK" ref="57e27e221261b3e6297da6ab287d9a37" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_FAR_BRAM_BLOCK&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Block RAM interconnect     </td>
  </tr>
</table>
<a class="anchor" name="a9d3b874d2a1eae721d04a28b83e6192"></a><!-- doxytag: member="xhwicap_i.h::XHI_FAR_CLB_BLOCK" ref="a9d3b874d2a1eae721d04a28b83e6192" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_FAR_CLB_BLOCK&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CLB/IO/CLK Block     </td>
  </tr>
</table>
<a class="anchor" name="c6af899d80810352108e238173694571"></a><!-- doxytag: member="xhwicap_i.h::XHwIcap_SetupFarV5" ref="c6af899d80810352108e238173694571" args="(Top, Block, Row, ColumnAddress, MinorAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHwIcap_SetupFarV5          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">Top,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Block,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Row,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>ColumnAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>MinorAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(Block &lt;&lt; XHI_FAR_BLOCK_SHIFT) | \
        ((Top &lt;&lt; XHI_FAR_TOP_BOTTOM_SHIFT) | \
        (Row &lt;&lt; XHI_FAR_ROW_ADDR_SHIFT) | \
        (ColumnAddress &lt;&lt; XHI_FAR_COLUMN_ADDR_SHIFT) | \
        (MinorAddress &lt;&lt; XHI_FAR_MINOR_ADDR_SHIFT))
</pre></div>Generates a Type 1 packet header that is written to the Frame Address Register (FAR) for a Virtex5 device.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Block</em>&nbsp;</td><td>- Address Block Type (CLB or BRAM address space) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Top</em>&nbsp;</td><td>- top (0) or bottom (1) half of device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Row</em>&nbsp;</td><td>- Row Address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ColumnAddress</em>&nbsp;</td><td>- CLB or BRAM column </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>MinorAddress</em>&nbsp;</td><td>- Frame within a column</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Type 1 packet header to write the FAR</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="619dd552b7e3b74aed5cff26c66c163f"></a><!-- doxytag: member="xhwicap_i.h::XHwIcap_Type1Read" ref="619dd552b7e3b74aed5cff26c66c163f" args="(Register)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHwIcap_Type1Read          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">Register&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">( (XHI_TYPE_1 &lt;&lt; XHI_TYPE_SHIFT) | (Register &lt;&lt; XHI_REGISTER_SHIFT) | \
        (XHI_OP_READ &lt;&lt; XHI_OP_SHIFT) )
</pre></div>Generates a Type 1 packet header that reads back the requested Configuration register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Register</em>&nbsp;</td><td>is the address of the register to be read back.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Type 1 packet header to read the specified register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="b12ff0b88554c97f2a19e7aec0df46e8"></a><!-- doxytag: member="xhwicap_i.h::XHwIcap_Type1Write" ref="b12ff0b88554c97f2a19e7aec0df46e8" args="(Register)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHwIcap_Type1Write          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">Register&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">( (XHI_TYPE_1 &lt;&lt; XHI_TYPE_SHIFT) | (Register &lt;&lt; XHI_REGISTER_SHIFT) | \
        (XHI_OP_WRITE &lt;&lt; XHI_OP_SHIFT) )
</pre></div>Generates a Type 1 packet header that writes to the requested Configuration register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Register</em>&nbsp;</td><td>is the address of the register to be written to.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Type 1 packet header to write the specified register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="31245f3804c2d6b96790b2008bf35643"></a><!-- doxytag: member="xhwicap_i.h::XHwIcap_Type2Read" ref="31245f3804c2d6b96790b2008bf35643" args="(Register)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHwIcap_Type2Read          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">Register&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;( XHI_TYPE_2_READ | (Register &lt;&lt; XHI_REGISTER_SHIFT))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Generates a Type 2 packet header that reads back the requested Configuration register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Register</em>&nbsp;</td><td>is the address of the register to be read back.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Type 1 packet header to read the specified register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="13b998d114527f7d4690ca3b31202bf4"></a><!-- doxytag: member="xhwicap_i.h::XHwIcap_Type2Write" ref="13b998d114527f7d4690ca3b31202bf4" args="(Register)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHwIcap_Type2Write          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">Register&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">( (XHI_TYPE_2 &lt;&lt; XHI_TYPE_SHIFT) | (Register &lt;&lt; XHI_REGISTER_SHIFT) | \
        (XHI_OP_WRITE &lt;&lt; XHI_OP_SHIFT) )
</pre></div>Generates a Type 2 packet header that writes to the requested Configuration register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Register</em>&nbsp;</td><td>is the address of the register to be written to.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Type 1 packet header to write the specified register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
