// Seed: 1011633774
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  supply1 id_4;
  supply0 id_5 = 1;
  parameter id_6 = -1'd0;
  id_7(
      1, id_1, 1, -1, ((id_4)) != 1'b0
  );
  wire id_8, id_9;
endmodule
module module_1 (
    output wire id_0
);
  wire id_3, id_4, id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    output uwire id_1,
    id_8,
    output wor   id_2,
    output uwire id_3,
    input  wor   id_4,
    output tri   id_5,
    output tri   id_6
);
  wire id_9;
  assign id_2 = -1;
  wire id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
