{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670523872910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670523872914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 13:24:32 2022 " "Processing started: Thu Dec 08 13:24:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670523872914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523872914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Top -c DE1_SoC_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Top -c DE1_SoC_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523872914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670523874143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670523874143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_nhigh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_nhigh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_NHigh-arch " "Found design unit 1: reg_NHigh-arch" {  } { { "reg_NHigh.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/reg_NHigh.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886197 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_NHigh " "Found entity 1: reg_NHigh" {  } { { "reg_NHigh.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/reg_NHigh.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2ssd-a " "Found design unit 1: bcd2ssd-a" {  } { { "bcd2ssd.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/bcd2ssd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886197 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2ssd " "Found entity 1: bcd2ssd" {  } { { "bcd2ssd.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/bcd2ssd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_level-arch " "Found design unit 1: Top_level-arch" {  } { { "Top_Level.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886201 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_level " "Found entity 1: Top_level" {  } { { "Top_Level.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selReg-arch " "Found design unit 1: selReg-arch" {  } { { "selReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/selReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886205 ""} { "Info" "ISGN_ENTITY_NAME" "1 selReg " "Found entity 1: selReg" {  } { { "selReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/selReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N-arch " "Found design unit 1: reg_N-arch" {  } { { "reg_N.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/reg_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886209 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "reg_N.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/reg_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitReg-arch " "Found design unit 1: oneBitReg-arch" {  } { { "oneBitReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/oneBitReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886213 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitReg " "Found entity 1: oneBitReg" {  } { { "oneBitReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/oneBitReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one2nine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one2nine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one2Nine-arch " "Found design unit 1: one2Nine-arch" {  } { { "one2Nine.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/one2Nine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886217 ""} { "Info" "ISGN_ENTITY_NAME" "1 one2Nine " "Found entity 1: one2Nine" {  } { { "one2Nine.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/one2Nine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movereg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movereg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moveReg-arch " "Found design unit 1: moveReg-arch" {  } { { "moveReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/moveReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886222 ""} { "Info" "ISGN_ENTITY_NAME" "1 moveReg " "Found entity 1: moveReg" {  } { { "moveReg.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/moveReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamelog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamelog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GameLog-arch " "Found design unit 1: GameLog-arch" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886225 ""} { "Info" "ISGN_ENTITY_NAME" "1 GameLog " "Found entity 1: GameLog" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1-arch " "Found design unit 1: demux_1-arch" {  } { { "demux_1.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/demux_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886225 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_1 " "Found entity 1: demux_1" {  } { { "demux_1.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/demux_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkwin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checkwin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checkWin2-arch " "Found design unit 1: checkWin2-arch" {  } { { "checkWin2.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/checkWin2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886229 ""} { "Info" "ISGN_ENTITY_NAME" "1 checkWin2 " "Found entity 1: checkWin2" {  } { { "checkWin2.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/checkWin2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkwin1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checkwin1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checkWin1-arch " "Found design unit 1: checkWin1-arch" {  } { { "checkWin1.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/checkWin1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886233 ""} { "Info" "ISGN_ENTITY_NAME" "1 checkWin1 " "Found entity 1: checkWin1" {  } { { "checkWin1.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/checkWin1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_top-rtl " "Found design unit 1: de1_soc_top-rtl" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886237 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_top " "Found entity 1: de1_soc_top" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glitch_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file glitch_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 glitch_filter-a " "Found design unit 1: glitch_filter-a" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886241 ""} { "Info" "ISGN_ENTITY_NAME" "1 glitch_filter " "Found entity 1: glitch_filter" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670523886241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523886241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_soc_top " "Elaborating entity \"de1_soc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670523886302 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_DIN de1_soc_top.vhd(12) " "VHDL Signal Declaration warning at de1_soc_top.vhd(12): used implicit default value for signal \"ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886302 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK de1_soc_top.vhd(14) " "VHDL Signal Declaration warning at de1_soc_top.vhd(14): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886302 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT de1_soc_top.vhd(20) " "VHDL Signal Declaration warning at de1_soc_top.vhd(20): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886302 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK de1_soc_top.vhd(22) " "VHDL Signal Declaration warning at de1_soc_top.vhd(22): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de1_soc_top.vhd(31) " "VHDL Signal Declaration warning at de1_soc_top.vhd(31): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de1_soc_top.vhd(32) " "VHDL Signal Declaration warning at de1_soc_top.vhd(32): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de1_soc_top.vhd(33) " "VHDL Signal Declaration warning at de1_soc_top.vhd(33): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de1_soc_top.vhd(34) " "VHDL Signal Declaration warning at de1_soc_top.vhd(34): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de1_soc_top.vhd(35) " "VHDL Signal Declaration warning at de1_soc_top.vhd(35): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de1_soc_top.vhd(36) " "VHDL Signal Declaration warning at de1_soc_top.vhd(36): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de1_soc_top.vhd(38) " "VHDL Signal Declaration warning at de1_soc_top.vhd(38): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de1_soc_top.vhd(39) " "VHDL Signal Declaration warning at de1_soc_top.vhd(39): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de1_soc_top.vhd(40) " "VHDL Signal Declaration warning at de1_soc_top.vhd(40): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de1_soc_top.vhd(41) " "VHDL Signal Declaration warning at de1_soc_top.vhd(41): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_I2C_SCLK de1_soc_top.vhd(44) " "VHDL Signal Declaration warning at de1_soc_top.vhd(44): used implicit default value for signal \"FPGA_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 de1_soc_top.vhd(49) " "VHDL Signal Declaration warning at de1_soc_top.vhd(49): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 de1_soc_top.vhd(50) " "VHDL Signal Declaration warning at de1_soc_top.vhd(50): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 de1_soc_top.vhd(52) " "VHDL Signal Declaration warning at de1_soc_top.vhd(52): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 de1_soc_top.vhd(53) " "VHDL Signal Declaration warning at de1_soc_top.vhd(53): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRDA_TXD de1_soc_top.vhd(57) " "VHDL Signal Declaration warning at de1_soc_top.vhd(57): used implicit default value for signal \"IRDA_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR de1_soc_top.vhd(63) " "VHDL Signal Declaration warning at de1_soc_top.vhd(63): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886305 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N de1_soc_top.vhd(78) " "VHDL Signal Declaration warning at de1_soc_top.vhd(78): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886309 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de1_soc_top.vhd(82) " "VHDL Signal Declaration warning at de1_soc_top.vhd(82): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886309 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N de1_soc_top.vhd(83) " "VHDL Signal Declaration warning at de1_soc_top.vhd(83): used implicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886309 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK de1_soc_top.vhd(84) " "VHDL Signal Declaration warning at de1_soc_top.vhd(84): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886309 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de1_soc_top.vhd(85) " "VHDL Signal Declaration warning at de1_soc_top.vhd(85): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886309 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de1_soc_top.vhd(86) " "VHDL Signal Declaration warning at de1_soc_top.vhd(86): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886309 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de1_soc_top.vhd(87) " "VHDL Signal Declaration warning at de1_soc_top.vhd(87): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886309 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N de1_soc_top.vhd(88) " "VHDL Signal Declaration warning at de1_soc_top.vhd(88): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886309 "|de1_soc_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de1_soc_top.vhd(89) " "VHDL Signal Declaration warning at de1_soc_top.vhd(89): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523886309 "|de1_soc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top_level Top_level:TicTacToe " "Elaborating entity \"Top_level\" for hierarchy \"Top_level:TicTacToe\"" {  } { { "de1_soc_top.vhd" "TicTacToe" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glitch_filter Top_level:TicTacToe\|glitch_filter:Fil1 " "Elaborating entity \"glitch_filter\" for hierarchy \"Top_level:TicTacToe\|glitch_filter:Fil1\"" {  } { { "Top_Level.vhd" "Fil1" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886336 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clrn glitch_filter.vhd(25) " "VHDL Process Statement warning at glitch_filter.vhd(25): signal \"clrn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670523886336 "|de1_soc_top|Top_level:TicTacToe|glitch_filter:Fil1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameLog Top_level:TicTacToe\|GameLog:Gamestate " "Elaborating entity \"GameLog\" for hierarchy \"Top_level:TicTacToe\|GameLog:Gamestate\"" {  } { { "Top_Level.vhd" "Gamestate" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886336 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter GameLog.vhd(41) " "VHDL Process Statement warning at GameLog.vhd(41): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670523886336 "|de1_soc_top|Top_level:TicTacToe|GameLog:Gamestate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter GameLog.vhd(61) " "VHDL Process Statement warning at GameLog.vhd(61): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670523886336 "|de1_soc_top|Top_level:TicTacToe|GameLog:Gamestate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset GameLog.vhd(73) " "VHDL Process Statement warning at GameLog.vhd(73): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670523886336 "|de1_soc_top|Top_level:TicTacToe|GameLog:Gamestate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one2Nine Top_level:TicTacToe\|one2Nine:GridSelect " "Elaborating entity \"one2Nine\" for hierarchy \"Top_level:TicTacToe\|one2Nine:GridSelect\"" {  } { { "Top_Level.vhd" "GridSelect" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selReg Top_level:TicTacToe\|selReg:Pos1 " "Elaborating entity \"selReg\" for hierarchy \"Top_level:TicTacToe\|selReg:Pos1\"" {  } { { "Top_Level.vhd" "Pos1" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1 Top_level:TicTacToe\|selReg:Pos1\|demux_1:Demux " "Elaborating entity \"demux_1\" for hierarchy \"Top_level:TicTacToe\|selReg:Pos1\|demux_1:Demux\"" {  } { { "selReg.vhd" "Demux" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/selReg.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitReg Top_level:TicTacToe\|selReg:Pos1\|oneBitReg:Red_Reg " "Elaborating entity \"oneBitReg\" for hierarchy \"Top_level:TicTacToe\|selReg:Pos1\|oneBitReg:Red_Reg\"" {  } { { "selReg.vhd" "Red_Reg" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/selReg.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveReg Top_level:TicTacToe\|moveReg:MovMem " "Elaborating entity \"moveReg\" for hierarchy \"Top_level:TicTacToe\|moveReg:MovMem\"" {  } { { "Top_Level.vhd" "MovMem" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_NHigh Top_level:TicTacToe\|moveReg:MovMem\|reg_NHigh:Move1 " "Elaborating entity \"reg_NHigh\" for hierarchy \"Top_level:TicTacToe\|moveReg:MovMem\|reg_NHigh:Move1\"" {  } { { "moveReg.vhd" "Move1" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/moveReg.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkWin1 Top_level:TicTacToe\|checkWin1:Win1 " "Elaborating entity \"checkWin1\" for hierarchy \"Top_level:TicTacToe\|checkWin1:Win1\"" {  } { { "Top_Level.vhd" "Win1" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkWin2 Top_level:TicTacToe\|checkWin2:Win2 " "Elaborating entity \"checkWin2\" for hierarchy \"Top_level:TicTacToe\|checkWin2:Win2\"" {  } { { "Top_Level.vhd" "Win2" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2ssd Top_level:TicTacToe\|bcd2ssd:Disp1 " "Elaborating entity \"bcd2ssd\" for hierarchy \"Top_level:TicTacToe\|bcd2ssd:Disp1\"" {  } { { "Top_Level.vhd" "Disp1" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/Top_Level.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523886367 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[35\]\" and its non-tri-state driver." {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670523887284 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1670523887284 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670523887284 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1670523887284 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523887494 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670523887494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670523887498 "|de1_soc_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670523887498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670523887595 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|GameLog:Gamestate\|counter\[31\] Low " "Register Top_level:TicTacToe\|GameLog:Gamestate\|counter\[31\] will power up to Low" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|GameLog:Gamestate\|counter\[0\] Low " "Register Top_level:TicTacToe\|GameLog:Gamestate\|counter\[0\] will power up to Low" {  } { { "GameLog.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/GameLog.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil2\|count\[31\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil2\|count\[31\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil2\|count\[0\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil2\|count\[0\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil1\|count\[31\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil1\|count\[31\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil1\|count\[0\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil1\|count\[0\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil3\|count\[31\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil3\|count\[31\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil3\|count\[0\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil3\|count\[0\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil4\|count\[31\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil4\|count\[31\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil4\|count\[0\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil4\|count\[0\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil9\|count\[31\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil9\|count\[31\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Top_level:TicTacToe\|glitch_filter:Fil9\|count\[0\] Low " "Register Top_level:TicTacToe\|glitch_filter:Fil9\|count\[0\] will power up to Low" {  } { { "glitch_filter.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/glitch_filter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1670523887759 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1670523887759 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670523887998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670523888294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670523888294 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670523888403 "|de1_soc_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670523888403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "836 " "Implemented 836 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670523888403 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670523888403 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "97 " "Implemented 97 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670523888403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "596 " "Implemented 596 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670523888403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670523888403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 287 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670523888450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 13:24:48 2022 " "Processing ended: Thu Dec 08 13:24:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670523888450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670523888450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670523888450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670523888450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670523890422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670523890422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 13:24:49 2022 " "Processing started: Thu Dec 08 13:24:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670523890422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670523890422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Top -c DE1_SoC_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Top -c DE1_SoC_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670523890422 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670523890625 ""}
{ "Info" "0" "" "Project  = DE1_SoC_Top" {  } {  } 0 0 "Project  = DE1_SoC_Top" 0 0 "Fitter" 0 0 1670523890625 ""}
{ "Info" "0" "" "Revision = DE1_SoC_Top" {  } {  } 0 0 "Revision = DE1_SoC_Top" 0 0 "Fitter" 0 0 1670523890625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670523890789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670523890789 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670523890804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670523890851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670523890851 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670523891259 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670523891283 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670523891431 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1670523902991 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 259 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 259 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1670523903540 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SW\[9\]~inputCLKENA0 199 global CLKCTRL_G2 " "SW\[9\]~inputCLKENA0 with 199 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1670523903540 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1670523903540 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1670523903540 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver SW\[9\]~inputCLKENA0 CLKCTRL_G2 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SW\[9\]~inputCLKENA0, placed at CLKCTRL_G2" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad SW\[9\] PIN_AE12 " "Refclk input I/O pad SW\[9\] is placed onto PIN_AE12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1670523903540 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1670523903540 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1670523903540 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670523903542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670523903550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670523903550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670523903554 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670523903558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670523903558 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670523903558 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SoC_Top.sdc " "Synopsys Design Constraints File file not found: 'DE1_SoC_Top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670523904746 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670523904746 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670523904761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670523904761 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670523904761 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670523904808 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670523904823 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670523904823 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670523905058 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1670523905058 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670523905058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670523909546 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1670523910565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670523923550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670523948404 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670523953380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670523953380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670523955822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670523959688 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670523959688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670523961541 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670523961541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670523961545 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.90 " "Total time spent on timing analysis during the Fitter is 1.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670523964150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670523964194 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670523965288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670523965288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670523966306 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670523972021 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1670523972529 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "de1_soc_top.vhd" "" { Text "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/de1_soc_top.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670523972573 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1670523972573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/output_files/DE1_SoC_Top.fit.smsg " "Generated suppressed messages file C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/output_files/DE1_SoC_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670523972697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7894 " "Peak virtual memory: 7894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670523973725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 13:26:13 2022 " "Processing ended: Thu Dec 08 13:26:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670523973725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670523973725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:53 " "Total CPU time (on all processors): 00:05:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670523973725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670523973725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670523975223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670523975223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 13:26:15 2022 " "Processing started: Thu Dec 08 13:26:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670523975223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670523975223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Top -c DE1_SoC_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Top -c DE1_SoC_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670523975223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670523976340 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670523981822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670523982269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 13:26:22 2022 " "Processing ended: Thu Dec 08 13:26:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670523982269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670523982269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670523982269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670523982269 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670523982952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670523984130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670523984134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 13:26:23 2022 " "Processing started: Thu Dec 08 13:26:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670523984134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670523984134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC_Top -c DE1_SoC_Top " "Command: quartus_sta DE1_SoC_Top -c DE1_SoC_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670523984134 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670523984294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670523985194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670523985194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523985274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523985274 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SoC_Top.sdc " "Synopsys Design Constraints File file not found: 'DE1_SoC_Top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670523985906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523985906 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670523985910 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670523985910 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670523985914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670523985914 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670523985918 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670523985938 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670523985994 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670523985994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.205 " "Worst-case setup slack is -4.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523985998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523985998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.205            -646.609 CLOCK_50  " "   -4.205            -646.609 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523985998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523985998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 CLOCK_50  " "    0.322               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523986006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.890 " "Worst-case recovery slack is -0.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890             -31.973 CLOCK_50  " "   -0.890             -31.973 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523986014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.780 " "Worst-case removal slack is 0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 CLOCK_50  " "    0.780               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523986022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -181.511 CLOCK_50  " "   -0.394            -181.511 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523986030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523986030 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670523986050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670523986090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670523987607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670523987785 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670523987809 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670523987809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.287 " "Worst-case setup slack is -4.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.287            -650.985 CLOCK_50  " "   -4.287            -650.985 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523987821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 CLOCK_50  " "    0.302               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523987839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.799 " "Worst-case recovery slack is -0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799             -28.054 CLOCK_50  " "   -0.799             -28.054 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523987855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.727 " "Worst-case removal slack is 0.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 CLOCK_50  " "    0.727               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523987879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -165.730 CLOCK_50  " "   -0.394            -165.730 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523987887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523987887 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670523987919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670523988157 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670523989680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670523989846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670523989850 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670523989850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.940 " "Worst-case setup slack is -1.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.940            -263.161 CLOCK_50  " "   -1.940            -263.161 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523989866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLOCK_50  " "    0.177               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523989878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.198 " "Worst-case recovery slack is -0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -1.770 CLOCK_50  " "   -0.198              -1.770 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523989898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.439 " "Worst-case removal slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 CLOCK_50  " "    0.439               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523989922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.401 " "Worst-case minimum pulse width slack is -0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401            -120.689 CLOCK_50  " "   -0.401            -120.689 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523989942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523989942 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670523989986 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670523990290 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670523990290 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670523990290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.729 " "Worst-case setup slack is -1.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.729            -227.842 CLOCK_50  " "   -1.729            -227.842 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523990298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 CLOCK_50  " "    0.168               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523990313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.082 " "Worst-case recovery slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.726 CLOCK_50  " "   -0.082              -0.726 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523990329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.395 " "Worst-case removal slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 CLOCK_50  " "    0.395               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523990345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.439 " "Worst-case minimum pulse width slack is -0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439            -144.253 CLOCK_50  " "   -0.439            -144.253 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670523990360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670523990360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670523994072 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670523994072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5301 " "Peak virtual memory: 5301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670523994286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 13:26:34 2022 " "Processing ended: Thu Dec 08 13:26:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670523994286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670523994286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670523994286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670523994286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1670523995793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670523995793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 13:26:35 2022 " "Processing started: Thu Dec 08 13:26:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670523995793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670523995793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC_Top -c DE1_SoC_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC_Top -c DE1_SoC_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670523995793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1670523997167 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC_Top.vo C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/simulation/modelsim/ simulation " "Generated file DE1_SoC_Top.vo in folder \"C:/Users/m252340/Desktop/Quartus/Projects/DE1_SoC_rtl/DE1_SoC_rtl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670523997337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670523997423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 13:26:37 2022 " "Processing ended: Thu Dec 08 13:26:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670523997423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670523997423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670523997423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670523997423 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 305 s " "Quartus Prime Full Compilation was successful. 0 errors, 305 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670523998144 ""}
