Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec  9 13:53:53 2023
| Host         : Hungmaosong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file VGA_TOP_timing_summary_routed.rpt -rpx VGA_TOP_timing_summary_routed.rpx
| Design       : VGA_TOP
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.717        0.000                      0                   30        0.179        0.000                      0                   30        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.717        0.000                      0                   30        0.179        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.717ns  (required time - arrival time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.064ns (26.922%)  route 2.888ns (73.079%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 38.616 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.872    -0.740    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=6, routed)           0.826     0.543    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.152     0.695 f  vga_ctrl_0/hcount[9]_i_3/O
                         net (fo=4, routed)           0.630     1.325    vga_ctrl_0/hcount[9]_i_3_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.332     1.657 r  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=1, routed)           0.788     2.445    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.643     3.213    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X111Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.689    38.616    vga_ctrl_0/CLK
    SLICE_X111Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[6]/C
                         clock pessimism              0.617    39.232    
                         clock uncertainty           -0.098    39.135    
    SLICE_X111Y31        FDCE (Setup_fdce_C_CE)      -0.205    38.930    vga_ctrl_0/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                 35.717    

Slack (MET) :             35.812ns  (required time - arrival time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.064ns (27.566%)  route 2.796ns (72.434%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 38.618 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.872    -0.740    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=6, routed)           0.826     0.543    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.152     0.695 f  vga_ctrl_0/hcount[9]_i_3/O
                         net (fo=4, routed)           0.630     1.325    vga_ctrl_0/hcount[9]_i_3_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.332     1.657 r  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=1, routed)           0.788     2.445    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.551     3.120    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X113Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.691    38.618    vga_ctrl_0/CLK
    SLICE_X113Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[1]/C
                         clock pessimism              0.617    39.234    
                         clock uncertainty           -0.098    39.137    
    SLICE_X113Y32        FDCE (Setup_fdce_C_CE)      -0.205    38.932    vga_ctrl_0/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 35.812    

Slack (MET) :             35.812ns  (required time - arrival time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.064ns (27.566%)  route 2.796ns (72.434%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 38.618 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.872    -0.740    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=6, routed)           0.826     0.543    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.152     0.695 f  vga_ctrl_0/hcount[9]_i_3/O
                         net (fo=4, routed)           0.630     1.325    vga_ctrl_0/hcount[9]_i_3_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.332     1.657 r  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=1, routed)           0.788     2.445    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.551     3.120    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X113Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.691    38.618    vga_ctrl_0/CLK
    SLICE_X113Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
                         clock pessimism              0.617    39.234    
                         clock uncertainty           -0.098    39.137    
    SLICE_X113Y32        FDCE (Setup_fdce_C_CE)      -0.205    38.932    vga_ctrl_0/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                 35.812    

Slack (MET) :             35.885ns  (required time - arrival time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.064ns (27.851%)  route 2.756ns (72.149%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 38.616 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.872    -0.740    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=6, routed)           0.826     0.543    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.152     0.695 f  vga_ctrl_0/hcount[9]_i_3/O
                         net (fo=4, routed)           0.630     1.325    vga_ctrl_0/hcount[9]_i_3_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.332     1.657 r  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=1, routed)           0.788     2.445    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.512     3.081    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X112Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.689    38.616    vga_ctrl_0/CLK
    SLICE_X112Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[0]/C
                         clock pessimism              0.617    39.232    
                         clock uncertainty           -0.098    39.135    
    SLICE_X112Y31        FDCE (Setup_fdce_C_CE)      -0.169    38.966    vga_ctrl_0/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.966    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                 35.885    

Slack (MET) :             35.885ns  (required time - arrival time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.064ns (27.851%)  route 2.756ns (72.149%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 38.616 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.872    -0.740    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=6, routed)           0.826     0.543    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.152     0.695 f  vga_ctrl_0/hcount[9]_i_3/O
                         net (fo=4, routed)           0.630     1.325    vga_ctrl_0/hcount[9]_i_3_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.332     1.657 r  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=1, routed)           0.788     2.445    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.512     3.081    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X112Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.689    38.616    vga_ctrl_0/CLK
    SLICE_X112Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[9]/C
                         clock pessimism              0.617    39.232    
                         clock uncertainty           -0.098    39.135    
    SLICE_X112Y31        FDCE (Setup_fdce_C_CE)      -0.169    38.966    vga_ctrl_0/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         38.966    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                 35.885    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.064ns (29.188%)  route 2.581ns (70.812%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 38.616 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.872    -0.740    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=6, routed)           0.826     0.543    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.152     0.695 f  vga_ctrl_0/hcount[9]_i_3/O
                         net (fo=4, routed)           0.630     1.325    vga_ctrl_0/hcount[9]_i_3_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.332     1.657 r  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=1, routed)           0.788     2.445    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.337     2.906    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X113Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.689    38.616    vga_ctrl_0/CLK
    SLICE_X113Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[3]/C
                         clock pessimism              0.617    39.232    
                         clock uncertainty           -0.098    39.135    
    SLICE_X113Y31        FDCE (Setup_fdce_C_CE)      -0.205    38.930    vga_ctrl_0/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.064ns (29.188%)  route 2.581ns (70.812%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 38.616 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.872    -0.740    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=6, routed)           0.826     0.543    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.152     0.695 f  vga_ctrl_0/hcount[9]_i_3/O
                         net (fo=4, routed)           0.630     1.325    vga_ctrl_0/hcount[9]_i_3_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.332     1.657 r  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=1, routed)           0.788     2.445    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.337     2.906    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X113Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.689    38.616    vga_ctrl_0/CLK
    SLICE_X113Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[4]/C
                         clock pessimism              0.617    39.232    
                         clock uncertainty           -0.098    39.135    
    SLICE_X113Y31        FDCE (Setup_fdce_C_CE)      -0.205    38.930    vga_ctrl_0/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.037ns  (required time - arrival time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.064ns (28.987%)  route 2.607ns (71.013%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 38.618 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.872    -0.740    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=6, routed)           0.826     0.543    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.152     0.695 f  vga_ctrl_0/hcount[9]_i_3/O
                         net (fo=4, routed)           0.630     1.325    vga_ctrl_0/hcount[9]_i_3_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.332     1.657 r  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=1, routed)           0.788     2.445    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.362     2.931    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X112Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.691    38.618    vga_ctrl_0/CLK
    SLICE_X112Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/C
                         clock pessimism              0.617    39.234    
                         clock uncertainty           -0.098    39.137    
    SLICE_X112Y32        FDCE (Setup_fdce_C_CE)      -0.169    38.968    vga_ctrl_0/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                 36.037    

Slack (MET) :             36.037ns  (required time - arrival time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.064ns (28.987%)  route 2.607ns (71.013%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 38.618 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.872    -0.740    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=6, routed)           0.826     0.543    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.152     0.695 f  vga_ctrl_0/hcount[9]_i_3/O
                         net (fo=4, routed)           0.630     1.325    vga_ctrl_0/hcount[9]_i_3_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.332     1.657 r  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=1, routed)           0.788     2.445    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.362     2.931    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X112Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.691    38.618    vga_ctrl_0/CLK
    SLICE_X112Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[7]/C
                         clock pessimism              0.617    39.234    
                         clock uncertainty           -0.098    39.137    
    SLICE_X112Y32        FDCE (Setup_fdce_C_CE)      -0.169    38.968    vga_ctrl_0/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                 36.037    

Slack (MET) :             36.037ns  (required time - arrival time)
  Source:                 vga_ctrl_0/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.064ns (28.987%)  route 2.607ns (71.013%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 38.618 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.872    -0.740    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  vga_ctrl_0/hcount_reg[1]/Q
                         net (fo=6, routed)           0.826     0.543    vga_ctrl_0/hcount_reg_n_0_[1]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.152     0.695 f  vga_ctrl_0/hcount[9]_i_3/O
                         net (fo=4, routed)           0.630     1.325    vga_ctrl_0/hcount[9]_i_3_n_0
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.332     1.657 r  vga_ctrl_0/vcount[9]_i_3/O
                         net (fo=1, routed)           0.788     2.445    vga_ctrl_0/vcount[9]_i_3_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  vga_ctrl_0/vcount[9]_i_1/O
                         net (fo=10, routed)          0.362     2.931    vga_ctrl_0/vcount[9]_i_1_n_0
    SLICE_X112Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    35.144 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.835    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.691    38.618    vga_ctrl_0/CLK
    SLICE_X112Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[8]/C
                         clock pessimism              0.617    39.234    
                         clock uncertainty           -0.098    39.137    
    SLICE_X112Y32        FDCE (Setup_fdce_C_CE)      -0.169    38.968    vga_ctrl_0/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                 36.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.636    -0.543    vga_ctrl_0/CLK
    SLICE_X110Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y34        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_ctrl_0/hcount_reg[3]/Q
                         net (fo=4, routed)           0.098    -0.304    vga_ctrl_0/hcount_reg_n_0_[3]
    SLICE_X111Y34        LUT5 (Prop_lut5_I1_O)        0.045    -0.259 r  vga_ctrl_0/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    vga_ctrl_0/hcount[4]_i_1_n_0
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.905    -0.780    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[4]/C
                         clock pessimism              0.250    -0.530    
    SLICE_X111Y34        FDCE (Hold_fdce_C_D)         0.092    -0.438    vga_ctrl_0/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.636    -0.543    vga_ctrl_0/CLK
    SLICE_X113Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  vga_ctrl_0/hcount_reg[5]/Q
                         net (fo=12, routed)          0.134    -0.268    vga_ctrl_0/hcount_reg_n_0_[5]
    SLICE_X112Y34        LUT5 (Prop_lut5_I3_O)        0.045    -0.223 r  vga_ctrl_0/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    vga_ctrl_0/hcount[7]
    SLICE_X112Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.905    -0.780    vga_ctrl_0/CLK
    SLICE_X112Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[7]/C
                         clock pessimism              0.250    -0.530    
    SLICE_X112Y34        FDCE (Hold_fdce_C_D)         0.120    -0.410    vga_ctrl_0/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.636    -0.543    vga_ctrl_0/CLK
    SLICE_X112Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y34        FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  vga_ctrl_0/hcount_reg[7]/Q
                         net (fo=12, routed)          0.127    -0.251    vga_ctrl_0/hcount_reg_n_0_[7]
    SLICE_X113Y34        LUT6 (Prop_lut6_I1_O)        0.045    -0.206 r  vga_ctrl_0/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga_ctrl_0/hcount[5]
    SLICE_X113Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.905    -0.780    vga_ctrl_0/CLK
    SLICE_X113Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[5]/C
                         clock pessimism              0.250    -0.530    
    SLICE_X113Y34        FDCE (Hold_fdce_C_D)         0.091    -0.439    vga_ctrl_0/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.634    -0.545    vga_ctrl_0/CLK
    SLICE_X112Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y32        FDCE (Prop_fdce_C_Q)         0.164    -0.381 r  vga_ctrl_0/vcount_reg[2]/Q
                         net (fo=13, routed)          0.129    -0.252    vga_ctrl_0/vcount_reg_n_0_[2]
    SLICE_X113Y32        LUT6 (Prop_lut6_I2_O)        0.045    -0.207 r  vga_ctrl_0/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    vga_ctrl_0/vcount[5]_i_1_n_0
    SLICE_X113Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.903    -0.782    vga_ctrl_0/CLK
    SLICE_X113Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
                         clock pessimism              0.250    -0.532    
    SLICE_X113Y32        FDCE (Hold_fdce_C_D)         0.091    -0.441    vga_ctrl_0/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.941%)  route 0.186ns (50.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.634    -0.545    vga_ctrl_0/CLK
    SLICE_X113Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y32        FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  vga_ctrl_0/vcount_reg[1]/Q
                         net (fo=13, routed)          0.186    -0.217    vga_ctrl_0/vcount_reg_n_0_[1]
    SLICE_X112Y32        LUT6 (Prop_lut6_I3_O)        0.045    -0.172 r  vga_ctrl_0/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    vga_ctrl_0/vcount[2]_i_1_n_0
    SLICE_X112Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.903    -0.782    vga_ctrl_0/CLK
    SLICE_X112Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[2]/C
                         clock pessimism              0.250    -0.532    
    SLICE_X112Y32        FDCE (Hold_fdce_C_D)         0.120    -0.412    vga_ctrl_0/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.288%)  route 0.177ns (48.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.634    -0.545    vga_ctrl_0/CLK
    SLICE_X113Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y32        FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  vga_ctrl_0/vcount_reg[5]/Q
                         net (fo=8, routed)           0.177    -0.227    vga_ctrl_0/vcount_reg_n_0_[5]
    SLICE_X111Y31        LUT6 (Prop_lut6_I5_O)        0.045    -0.182 r  vga_ctrl_0/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    vga_ctrl_0/vcount[6]_i_1_n_0
    SLICE_X111Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.902    -0.783    vga_ctrl_0/CLK
    SLICE_X111Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[6]/C
                         clock pessimism              0.251    -0.532    
    SLICE_X111Y31        FDCE (Hold_fdce_C_D)         0.091    -0.441    vga_ctrl_0/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.636    -0.543    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  vga_ctrl_0/hcount_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.220    vga_ctrl_0/hcount_reg_n_0_[0]
    SLICE_X111Y34        LUT1 (Prop_lut1_I0_O)        0.045    -0.175 r  vga_ctrl_0/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga_ctrl_0/hcount[0]
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.905    -0.780    vga_ctrl_0/CLK
    SLICE_X111Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[0]/C
                         clock pessimism              0.237    -0.543    
    SLICE_X111Y34        FDCE (Hold_fdce_C_D)         0.092    -0.451    vga_ctrl_0/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.249%)  route 0.200ns (51.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.634    -0.545    vga_ctrl_0/CLK
    SLICE_X113Y32        FDCE                                         r  vga_ctrl_0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y32        FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  vga_ctrl_0/vcount_reg[1]/Q
                         net (fo=13, routed)          0.200    -0.204    vga_ctrl_0/vcount_reg_n_0_[1]
    SLICE_X113Y31        LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  vga_ctrl_0/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_ctrl_0/vcount[3]_i_1_n_0
    SLICE_X113Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.902    -0.783    vga_ctrl_0/CLK
    SLICE_X113Y31        FDCE                                         r  vga_ctrl_0/vcount_reg[3]/C
                         clock pessimism              0.251    -0.532    
    SLICE_X113Y31        FDCE (Hold_fdce_C_D)         0.091    -0.441    vga_ctrl_0/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.575%)  route 0.196ns (48.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.636    -0.543    vga_ctrl_0/CLK
    SLICE_X112Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y34        FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  vga_ctrl_0/hcount_reg[9]/Q
                         net (fo=9, routed)           0.196    -0.182    vga_ctrl_0/hcount_reg_n_0_[9]
    SLICE_X112Y34        LUT6 (Prop_lut6_I5_O)        0.045    -0.137 r  vga_ctrl_0/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    vga_ctrl_0/hcount[9]
    SLICE_X112Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.905    -0.780    vga_ctrl_0/CLK
    SLICE_X112Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[9]/C
                         clock pessimism              0.237    -0.543    
    SLICE_X112Y34        FDCE (Hold_fdce_C_D)         0.121    -0.422    vga_ctrl_0/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga_ctrl_0/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_0/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.079%)  route 0.208ns (49.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.636    -0.543    vga_ctrl_0/CLK
    SLICE_X112Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y34        FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  vga_ctrl_0/hcount_reg[7]/Q
                         net (fo=12, routed)          0.208    -0.170    vga_ctrl_0/hcount_reg_n_0_[7]
    SLICE_X112Y34        LUT6 (Prop_lut6_I4_O)        0.045    -0.125 r  vga_ctrl_0/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    vga_ctrl_0/hcount[8]
    SLICE_X112Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.905    -0.780    vga_ctrl_0/CLK
    SLICE_X112Y34        FDCE                                         r  vga_ctrl_0/hcount_reg[8]/C
                         clock pessimism              0.237    -0.543    
    SLICE_X112Y34        FDCE (Hold_fdce_C_D)         0.121    -0.422    vga_ctrl_0/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X111Y34    vga_ctrl_0/hcount_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X111Y34    vga_ctrl_0/hcount_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X111Y34    vga_ctrl_0/hcount_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X110Y34    vga_ctrl_0/hcount_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X111Y34    vga_ctrl_0/hcount_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X113Y34    vga_ctrl_0/hcount_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X113Y34    vga_ctrl_0/hcount_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X112Y34    vga_ctrl_0/hcount_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y31    vga_ctrl_0/vcount_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y31    vga_ctrl_0/vcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y31    vga_ctrl_0/vcount_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y31    vga_ctrl_0/vcount_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y31    vga_ctrl_0/vcount_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y31    vga_ctrl_0/vcount_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y31    vga_ctrl_0/vcount_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y31    vga_ctrl_0/vcount_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y31    vga_ctrl_0/vcount_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y31    vga_ctrl_0/vcount_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y34    vga_ctrl_0/hcount_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y34    vga_ctrl_0/hcount_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y34    vga_ctrl_0/hcount_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y34    vga_ctrl_0/hcount_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y34    vga_ctrl_0/hcount_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y34    vga_ctrl_0/hcount_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y34    vga_ctrl_0/hcount_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y34    vga_ctrl_0/hcount_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y34    vga_ctrl_0/hcount_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y34    vga_ctrl_0/hcount_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT



