/*
 * wekker.asm
 *
 *  Created: 8-4-2015 12:33:47
 *   Author: Jan & Ricardo 
 */ 

.org 0x0000

.include "m32def.inc"; include m32def file 

// Kleine aanpassing, kunnen beter alles in 1 variabele zetten

init: 

	.def tmp = r16; Define tmp on reg 16

	.def var2 = r17		;
	.def var1 = r18		;

	.def status = r19	;

	.def seconds = r20	;
	.def minutes = r21	;
	.def hours = r22	;

	.def alarm = r23	;
	.def alarm_h = r24	;
	.def alarm_m = r25	;

	// Init stackpointer program 
	ldi		tmp,low(RAMEND)
	out		Spl,tmp
	ldi		tmp,high(RAMEND)
	out		Sph,tmp	

	// Init UART/RS232
	clr tmp;
	out UBRRH, tmp
	ldi tmp, 35 ; 19200 baud
	out UBRRL, tmp
	; set frame format : asynchronous, parity disabled, 8 data bits, 1 stop bit
	ldi tmp, (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0)
	out UCSRC, tmp
	; enable receiver & transmitter
	ldi tmp, (1 << RXEN) | (1 << TXEN)
	out UCSRB, tmp

	;f kristal = 11059200 en 1 sec = (256/11059200) * 43200
	; to do a 16-bit write, the high byte must be written before the low byte !
	; for a 16-bit read, the low byte must be read before the high byte !
	; (p 89 datasheet)
	ldi tmp, high(43200)
	out OCR1AH, tmp
	ldi tmp, low(43200)
	out OCR1AL, tmp
 
	; zet prescaler op 256 & zet timer in CTC-mode
	ldi tmp, (1 << CS12) | (1 << WGM12) 
	out TCCR1B, tmp
	; enable interrupt
	ldi tmp, (1 << OCIE1A)
	out TIMSK, tmp

	rjmp loop

// Init/reset timer to 0 sec. 

reset:	// Reset clock to 00:00:00.
	ldi seconds, 0x00
	ldi minutes, 0x00
	ldi hours, 0x00

	ret 

// Continues looping //////////////////

 loop: 
	jmp loop

// Timer routine //////////////////////

time_increment: 
	inc seconds
	cpi seconds, 60
	breq min_increment
	ret
	
	min_increment:
		clr seconds
		inc minutes
		cpi minutes, 60
		breq hr_increment
		ret

		hr_increment:
		clr minutes
		inc hours
		cpi hours, 24
		breq newday
		ret
			
		newday: 
			clr hours
			ret
	
///////////////////////////////

stop: 
	rjmp stop;	
	
Output:
	//Wait for empty transmit buffer
	SBIS UCSRA, UDRE
	RJMP Output


// Build segment value from tmp reg
build_segment: 

	zero:
		cpi tmp, 0
		brne one
		ldi tmp, 0b01110111
		ret
	one:
		cpi tmp, 1
		brne two
		ldi tmp, 0b00100100
		ret
	two:
		cpi tmp, 2
		brne three
		ldi tmp, 0b01011101
		ret
	three:
		cpi tmp, 3
		brne four
		ldi tmp, 0b01101101
		ret 
	four: 
		cpi tmp, 4
		brne five
		ldi tmp, 0b00101110
		ret 
	five: 
		cpi tmp, 5
		brne six
		ldi tmp, 0b01101011
		ret 
	six: 
		cpi tmp, 6
		brne seven
		ldi tmp, 0b01111011
		ret 
	seven: 
		cpi tmp, 7
		brne eight
		ldi tmp, 0b00100101
		ret 
	eight: 
		cpi tmp, 8
		brne nine
		ldi tmp, 0b01111111
		ret
	nine: 
		cpi tmp, 9 
		brne end_build
		ldi tmp, 0b01101111
		ret 

end_build: 
	ret

/////////////////

	
