{
	"finish__design__instance__count__class:antenna_cell": 11,
	"finish__design__instance__area__class:antenna_cell": 62.0928,
	"finish__design__instance__count__class:buffer": 14,
	"finish__design__instance__area__class:buffer": 1433.78,
	"finish__design__instance__count__class:clock_buffer": 31,
	"finish__design__instance__area__class:clock_buffer": 5131.12,
	"finish__design__instance__count__class:timing_repair_buffer": 285,
	"finish__design__instance__area__class:timing_repair_buffer": 12269,
	"finish__design__instance__count__class:inverter": 7,
	"finish__design__instance__area__class:inverter": 141.12,
	"finish__design__instance__count__class:clock_inverter": 4,
	"finish__design__instance__area__class:clock_inverter": 84.672,
	"finish__design__instance__count__class:sequential_cell": 142,
	"finish__design__instance__area__class:sequential_cell": 13683,
	"finish__design__instance__count__class:multi_input_combinational_cell": 186,
	"finish__design__instance__area__class:multi_input_combinational_cell": 7555.56,
	"finish__design__instance__count": 680,
	"finish__design__instance__area": 40360.3,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.5784,
	"finish__clock__skew__setup": 0.014079,
	"finish__clock__skew__hold": 0.014079,
	"finish__timing__drv__max_slew_limit": 0.462522,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.972919,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0902882,
	"finish__power__switching__total": 0.0250001,
	"finish__power__leakage__total": 2.35925e-06,
	"finish__power__total": 0.115291,
	"finish__design__io": 284,
	"finish__design__die__area": 4.09492e+06,
	"finish__design__core__area": 4.07442e+06,
	"finish__design__instance__count": 5500,
	"finish__design__instance__area": 67568.3,
	"finish__design__instance__count__stdcell": 5500,
	"finish__design__instance__area__stdcell": 67568.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0165835,
	"finish__design__instance__utilization__stdcell": 0.0165835,
	"finish__design__rows": 400,
	"finish__design__rows:GF018hv5v_green_sc9": 400,
	"finish__design__sites": 1443600,
	"finish__design__sites:GF018hv5v_green_sc9": 1443600,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}