$date
	Tue Jun 04 23:28:45 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module testbench $end
$var reg 16 ! cout [15:0] $end
$var reg 1 " clock $end
$var reg 16 # iin [15:0] $end
$var reg 1 $ resetn $end
$var wire 1 % bus [15] $end
$var wire 1 & bus [14] $end
$var wire 1 ' bus [13] $end
$var wire 1 ( bus [12] $end
$var wire 1 ) bus [11] $end
$var wire 1 * bus [10] $end
$var wire 1 + bus [9] $end
$var wire 1 , bus [8] $end
$var wire 1 - bus [7] $end
$var wire 1 . bus [6] $end
$var wire 1 / bus [5] $end
$var wire 1 0 bus [4] $end
$var wire 1 1 bus [3] $end
$var wire 1 2 bus [2] $end
$var wire 1 3 bus [1] $end
$var wire 1 4 bus [0] $end

$scope module p $end
$var parameter 3 5 LDI $end
$var parameter 3 6 OUT $end
$var parameter 3 7 REP $end
$var wire 1 8 iin [15] $end
$var wire 1 9 iin [14] $end
$var wire 1 : iin [13] $end
$var wire 1 ; iin [12] $end
$var wire 1 < iin [11] $end
$var wire 1 = iin [10] $end
$var wire 1 > iin [9] $end
$var wire 1 ? iin [8] $end
$var wire 1 @ iin [7] $end
$var wire 1 A iin [6] $end
$var wire 1 B iin [5] $end
$var wire 1 C iin [4] $end
$var wire 1 D iin [3] $end
$var wire 1 E iin [2] $end
$var wire 1 F iin [1] $end
$var wire 1 G iin [0] $end
$var wire 1 H resetn $end
$var wire 1 I clock $end
$var reg 16 J bus [15:0] $end
$var wire 1 K outMulti [15] $end
$var wire 1 L outMulti [14] $end
$var wire 1 M outMulti [13] $end
$var wire 1 N outMulti [12] $end
$var wire 1 O outMulti [11] $end
$var wire 1 P outMulti [10] $end
$var wire 1 Q outMulti [9] $end
$var wire 1 R outMulti [8] $end
$var wire 1 S outMulti [7] $end
$var wire 1 T outMulti [6] $end
$var wire 1 U outMulti [5] $end
$var wire 1 V outMulti [4] $end
$var wire 1 W outMulti [3] $end
$var wire 1 X outMulti [2] $end
$var wire 1 Y outMulti [1] $end
$var wire 1 Z outMulti [0] $end
$var wire 1 [ outR0 [15] $end
$var wire 1 \ outR0 [14] $end
$var wire 1 ] outR0 [13] $end
$var wire 1 ^ outR0 [12] $end
$var wire 1 _ outR0 [11] $end
$var wire 1 ` outR0 [10] $end
$var wire 1 a outR0 [9] $end
$var wire 1 b outR0 [8] $end
$var wire 1 c outR0 [7] $end
$var wire 1 d outR0 [6] $end
$var wire 1 e outR0 [5] $end
$var wire 1 f outR0 [4] $end
$var wire 1 g outR0 [3] $end
$var wire 1 h outR0 [2] $end
$var wire 1 i outR0 [1] $end
$var wire 1 j outR0 [0] $end
$var wire 1 k outR1 [15] $end
$var wire 1 l outR1 [14] $end
$var wire 1 m outR1 [13] $end
$var wire 1 n outR1 [12] $end
$var wire 1 o outR1 [11] $end
$var wire 1 p outR1 [10] $end
$var wire 1 q outR1 [9] $end
$var wire 1 r outR1 [8] $end
$var wire 1 s outR1 [7] $end
$var wire 1 t outR1 [6] $end
$var wire 1 u outR1 [5] $end
$var wire 1 v outR1 [4] $end
$var wire 1 w outR1 [3] $end
$var wire 1 x outR1 [2] $end
$var wire 1 y outR1 [1] $end
$var wire 1 z outR1 [0] $end
$var wire 1 { outR2 [15] $end
$var wire 1 | outR2 [14] $end
$var wire 1 } outR2 [13] $end
$var wire 1 ~ outR2 [12] $end
$var wire 1 !! outR2 [11] $end
$var wire 1 "! outR2 [10] $end
$var wire 1 #! outR2 [9] $end
$var wire 1 $! outR2 [8] $end
$var wire 1 %! outR2 [7] $end
$var wire 1 &! outR2 [6] $end
$var wire 1 '! outR2 [5] $end
$var wire 1 (! outR2 [4] $end
$var wire 1 )! outR2 [3] $end
$var wire 1 *! outR2 [2] $end
$var wire 1 +! outR2 [1] $end
$var wire 1 ,! outR2 [0] $end
$var wire 1 -! outR3 [15] $end
$var wire 1 .! outR3 [14] $end
$var wire 1 /! outR3 [13] $end
$var wire 1 0! outR3 [12] $end
$var wire 1 1! outR3 [11] $end
$var wire 1 2! outR3 [10] $end
$var wire 1 3! outR3 [9] $end
$var wire 1 4! outR3 [8] $end
$var wire 1 5! outR3 [7] $end
$var wire 1 6! outR3 [6] $end
$var wire 1 7! outR3 [5] $end
$var wire 1 8! outR3 [4] $end
$var wire 1 9! outR3 [3] $end
$var wire 1 :! outR3 [2] $end
$var wire 1 ;! outR3 [1] $end
$var wire 1 <! outR3 [0] $end
$var wire 1 =! outR4 [15] $end
$var wire 1 >! outR4 [14] $end
$var wire 1 ?! outR4 [13] $end
$var wire 1 @! outR4 [12] $end
$var wire 1 A! outR4 [11] $end
$var wire 1 B! outR4 [10] $end
$var wire 1 C! outR4 [9] $end
$var wire 1 D! outR4 [8] $end
$var wire 1 E! outR4 [7] $end
$var wire 1 F! outR4 [6] $end
$var wire 1 G! outR4 [5] $end
$var wire 1 H! outR4 [4] $end
$var wire 1 I! outR4 [3] $end
$var wire 1 J! outR4 [2] $end
$var wire 1 K! outR4 [1] $end
$var wire 1 L! outR4 [0] $end
$var wire 1 M! outR5 [15] $end
$var wire 1 N! outR5 [14] $end
$var wire 1 O! outR5 [13] $end
$var wire 1 P! outR5 [12] $end
$var wire 1 Q! outR5 [11] $end
$var wire 1 R! outR5 [10] $end
$var wire 1 S! outR5 [9] $end
$var wire 1 T! outR5 [8] $end
$var wire 1 U! outR5 [7] $end
$var wire 1 V! outR5 [6] $end
$var wire 1 W! outR5 [5] $end
$var wire 1 X! outR5 [4] $end
$var wire 1 Y! outR5 [3] $end
$var wire 1 Z! outR5 [2] $end
$var wire 1 [! outR5 [1] $end
$var wire 1 \! outR5 [0] $end
$var wire 1 ]! outR6 [15] $end
$var wire 1 ^! outR6 [14] $end
$var wire 1 _! outR6 [13] $end
$var wire 1 `! outR6 [12] $end
$var wire 1 a! outR6 [11] $end
$var wire 1 b! outR6 [10] $end
$var wire 1 c! outR6 [9] $end
$var wire 1 d! outR6 [8] $end
$var wire 1 e! outR6 [7] $end
$var wire 1 f! outR6 [6] $end
$var wire 1 g! outR6 [5] $end
$var wire 1 h! outR6 [4] $end
$var wire 1 i! outR6 [3] $end
$var wire 1 j! outR6 [2] $end
$var wire 1 k! outR6 [1] $end
$var wire 1 l! outR6 [0] $end
$var wire 1 m! outR7 [15] $end
$var wire 1 n! outR7 [14] $end
$var wire 1 o! outR7 [13] $end
$var wire 1 p! outR7 [12] $end
$var wire 1 q! outR7 [11] $end
$var wire 1 r! outR7 [10] $end
$var wire 1 s! outR7 [9] $end
$var wire 1 t! outR7 [8] $end
$var wire 1 u! outR7 [7] $end
$var wire 1 v! outR7 [6] $end
$var wire 1 w! outR7 [5] $end
$var wire 1 x! outR7 [4] $end
$var wire 1 y! outR7 [3] $end
$var wire 1 z! outR7 [2] $end
$var wire 1 {! outR7 [1] $end
$var wire 1 |! outR7 [0] $end
$var wire 1 }! outRA [15] $end
$var wire 1 ~! outRA [14] $end
$var wire 1 !" outRA [13] $end
$var wire 1 "" outRA [12] $end
$var wire 1 #" outRA [11] $end
$var wire 1 $" outRA [10] $end
$var wire 1 %" outRA [9] $end
$var wire 1 &" outRA [8] $end
$var wire 1 '" outRA [7] $end
$var wire 1 (" outRA [6] $end
$var wire 1 )" outRA [5] $end
$var wire 1 *" outRA [4] $end
$var wire 1 +" outRA [3] $end
$var wire 1 ," outRA [2] $end
$var wire 1 -" outRA [1] $end
$var wire 1 ." outRA [0] $end
$var wire 1 /" outRR [15] $end
$var wire 1 0" outRR [14] $end
$var wire 1 1" outRR [13] $end
$var wire 1 2" outRR [12] $end
$var wire 1 3" outRR [11] $end
$var wire 1 4" outRR [10] $end
$var wire 1 5" outRR [9] $end
$var wire 1 6" outRR [8] $end
$var wire 1 7" outRR [7] $end
$var wire 1 8" outRR [6] $end
$var wire 1 9" outRR [5] $end
$var wire 1 :" outRR [4] $end
$var wire 1 ;" outRR [3] $end
$var wire 1 <" outRR [2] $end
$var wire 1 =" outRR [1] $end
$var wire 1 >" outRR [0] $end
$var wire 1 ?" outULA [15] $end
$var wire 1 @" outULA [14] $end
$var wire 1 A" outULA [13] $end
$var wire 1 B" outULA [12] $end
$var wire 1 C" outULA [11] $end
$var wire 1 D" outULA [10] $end
$var wire 1 E" outULA [9] $end
$var wire 1 F" outULA [8] $end
$var wire 1 G" outULA [7] $end
$var wire 1 H" outULA [6] $end
$var wire 1 I" outULA [5] $end
$var wire 1 J" outULA [4] $end
$var wire 1 K" outULA [3] $end
$var wire 1 L" outULA [2] $end
$var wire 1 M" outULA [1] $end
$var wire 1 N" outULA [0] $end
$var reg 1 O" r0e $end
$var reg 1 P" r1e $end
$var reg 1 Q" r2e $end
$var reg 1 R" r3e $end
$var reg 1 S" r4e $end
$var reg 1 T" r5e $end
$var reg 1 U" r6e $end
$var reg 1 V" r7e $end
$var reg 1 W" rAe $end
$var reg 1 X" rRe $end
$var reg 1 Y" immeSelect $end
$var reg 1 Z" rSelect $end
$var reg 1 [" clearCont $end
$var wire 1 \" cont [1] $end
$var wire 1 ]" cont [0] $end
$var reg 3 ^" opcode [2:0] $end
$var reg 3 _" op [2:0] $end

$scope module re0 $end
$var wire 1 K in [15] $end
$var wire 1 L in [14] $end
$var wire 1 M in [13] $end
$var wire 1 N in [12] $end
$var wire 1 O in [11] $end
$var wire 1 P in [10] $end
$var wire 1 Q in [9] $end
$var wire 1 R in [8] $end
$var wire 1 S in [7] $end
$var wire 1 T in [6] $end
$var wire 1 U in [5] $end
$var wire 1 V in [4] $end
$var wire 1 W in [3] $end
$var wire 1 X in [2] $end
$var wire 1 Y in [1] $end
$var wire 1 Z in [0] $end
$var wire 1 `" enable $end
$var wire 1 I clock $end
$var reg 16 a" out [15:0] $end
$upscope $end

$scope module re1 $end
$var wire 1 K in [15] $end
$var wire 1 L in [14] $end
$var wire 1 M in [13] $end
$var wire 1 N in [12] $end
$var wire 1 O in [11] $end
$var wire 1 P in [10] $end
$var wire 1 Q in [9] $end
$var wire 1 R in [8] $end
$var wire 1 S in [7] $end
$var wire 1 T in [6] $end
$var wire 1 U in [5] $end
$var wire 1 V in [4] $end
$var wire 1 W in [3] $end
$var wire 1 X in [2] $end
$var wire 1 Y in [1] $end
$var wire 1 Z in [0] $end
$var wire 1 b" enable $end
$var wire 1 I clock $end
$var reg 16 c" out [15:0] $end
$upscope $end

$scope module re2 $end
$var wire 1 K in [15] $end
$var wire 1 L in [14] $end
$var wire 1 M in [13] $end
$var wire 1 N in [12] $end
$var wire 1 O in [11] $end
$var wire 1 P in [10] $end
$var wire 1 Q in [9] $end
$var wire 1 R in [8] $end
$var wire 1 S in [7] $end
$var wire 1 T in [6] $end
$var wire 1 U in [5] $end
$var wire 1 V in [4] $end
$var wire 1 W in [3] $end
$var wire 1 X in [2] $end
$var wire 1 Y in [1] $end
$var wire 1 Z in [0] $end
$var wire 1 d" enable $end
$var wire 1 I clock $end
$var reg 16 e" out [15:0] $end
$upscope $end

$scope module re3 $end
$var wire 1 K in [15] $end
$var wire 1 L in [14] $end
$var wire 1 M in [13] $end
$var wire 1 N in [12] $end
$var wire 1 O in [11] $end
$var wire 1 P in [10] $end
$var wire 1 Q in [9] $end
$var wire 1 R in [8] $end
$var wire 1 S in [7] $end
$var wire 1 T in [6] $end
$var wire 1 U in [5] $end
$var wire 1 V in [4] $end
$var wire 1 W in [3] $end
$var wire 1 X in [2] $end
$var wire 1 Y in [1] $end
$var wire 1 Z in [0] $end
$var wire 1 f" enable $end
$var wire 1 I clock $end
$var reg 16 g" out [15:0] $end
$upscope $end

$scope module re4 $end
$var wire 1 K in [15] $end
$var wire 1 L in [14] $end
$var wire 1 M in [13] $end
$var wire 1 N in [12] $end
$var wire 1 O in [11] $end
$var wire 1 P in [10] $end
$var wire 1 Q in [9] $end
$var wire 1 R in [8] $end
$var wire 1 S in [7] $end
$var wire 1 T in [6] $end
$var wire 1 U in [5] $end
$var wire 1 V in [4] $end
$var wire 1 W in [3] $end
$var wire 1 X in [2] $end
$var wire 1 Y in [1] $end
$var wire 1 Z in [0] $end
$var wire 1 h" enable $end
$var wire 1 I clock $end
$var reg 16 i" out [15:0] $end
$upscope $end

$scope module re5 $end
$var wire 1 K in [15] $end
$var wire 1 L in [14] $end
$var wire 1 M in [13] $end
$var wire 1 N in [12] $end
$var wire 1 O in [11] $end
$var wire 1 P in [10] $end
$var wire 1 Q in [9] $end
$var wire 1 R in [8] $end
$var wire 1 S in [7] $end
$var wire 1 T in [6] $end
$var wire 1 U in [5] $end
$var wire 1 V in [4] $end
$var wire 1 W in [3] $end
$var wire 1 X in [2] $end
$var wire 1 Y in [1] $end
$var wire 1 Z in [0] $end
$var wire 1 j" enable $end
$var wire 1 I clock $end
$var reg 16 k" out [15:0] $end
$upscope $end

$scope module re6 $end
$var wire 1 K in [15] $end
$var wire 1 L in [14] $end
$var wire 1 M in [13] $end
$var wire 1 N in [12] $end
$var wire 1 O in [11] $end
$var wire 1 P in [10] $end
$var wire 1 Q in [9] $end
$var wire 1 R in [8] $end
$var wire 1 S in [7] $end
$var wire 1 T in [6] $end
$var wire 1 U in [5] $end
$var wire 1 V in [4] $end
$var wire 1 W in [3] $end
$var wire 1 X in [2] $end
$var wire 1 Y in [1] $end
$var wire 1 Z in [0] $end
$var wire 1 l" enable $end
$var wire 1 I clock $end
$var reg 16 m" out [15:0] $end
$upscope $end

$scope module re7 $end
$var wire 1 K in [15] $end
$var wire 1 L in [14] $end
$var wire 1 M in [13] $end
$var wire 1 N in [12] $end
$var wire 1 O in [11] $end
$var wire 1 P in [10] $end
$var wire 1 Q in [9] $end
$var wire 1 R in [8] $end
$var wire 1 S in [7] $end
$var wire 1 T in [6] $end
$var wire 1 U in [5] $end
$var wire 1 V in [4] $end
$var wire 1 W in [3] $end
$var wire 1 X in [2] $end
$var wire 1 Y in [1] $end
$var wire 1 Z in [0] $end
$var wire 1 n" enable $end
$var wire 1 I clock $end
$var reg 16 o" out [15:0] $end
$upscope $end

$scope module reA $end
$var wire 1 K in [15] $end
$var wire 1 L in [14] $end
$var wire 1 M in [13] $end
$var wire 1 N in [12] $end
$var wire 1 O in [11] $end
$var wire 1 P in [10] $end
$var wire 1 Q in [9] $end
$var wire 1 R in [8] $end
$var wire 1 S in [7] $end
$var wire 1 T in [6] $end
$var wire 1 U in [5] $end
$var wire 1 V in [4] $end
$var wire 1 W in [3] $end
$var wire 1 X in [2] $end
$var wire 1 Y in [1] $end
$var wire 1 Z in [0] $end
$var wire 1 p" enable $end
$var wire 1 I clock $end
$var reg 16 q" out [15:0] $end
$upscope $end

$scope module reR $end
$var wire 1 ?" in [15] $end
$var wire 1 @" in [14] $end
$var wire 1 A" in [13] $end
$var wire 1 B" in [12] $end
$var wire 1 C" in [11] $end
$var wire 1 D" in [10] $end
$var wire 1 E" in [9] $end
$var wire 1 F" in [8] $end
$var wire 1 G" in [7] $end
$var wire 1 H" in [6] $end
$var wire 1 I" in [5] $end
$var wire 1 J" in [4] $end
$var wire 1 K" in [3] $end
$var wire 1 L" in [2] $end
$var wire 1 M" in [1] $end
$var wire 1 N" in [0] $end
$var wire 1 r" enable $end
$var wire 1 I clock $end
$var reg 16 s" out [15:0] $end
$upscope $end

$scope module u1 $end
$var parameter 3 t" REP $end
$var parameter 3 u" LDI $end
$var parameter 3 v" ADD $end
$var parameter 3 w" SUB $end
$var parameter 3 x" NAN $end
$var parameter 3 y" OUT $end
$var wire 1 }! rA [15] $end
$var wire 1 ~! rA [14] $end
$var wire 1 !" rA [13] $end
$var wire 1 "" rA [12] $end
$var wire 1 #" rA [11] $end
$var wire 1 $" rA [10] $end
$var wire 1 %" rA [9] $end
$var wire 1 &" rA [8] $end
$var wire 1 '" rA [7] $end
$var wire 1 (" rA [6] $end
$var wire 1 )" rA [5] $end
$var wire 1 *" rA [4] $end
$var wire 1 +" rA [3] $end
$var wire 1 ," rA [2] $end
$var wire 1 -" rA [1] $end
$var wire 1 ." rA [0] $end
$var wire 1 K b [15] $end
$var wire 1 L b [14] $end
$var wire 1 M b [13] $end
$var wire 1 N b [12] $end
$var wire 1 O b [11] $end
$var wire 1 P b [10] $end
$var wire 1 Q b [9] $end
$var wire 1 R b [8] $end
$var wire 1 S b [7] $end
$var wire 1 T b [6] $end
$var wire 1 U b [5] $end
$var wire 1 V b [4] $end
$var wire 1 W b [3] $end
$var wire 1 X b [2] $end
$var wire 1 Y b [1] $end
$var wire 1 Z b [0] $end
$var wire 1 z" opSelect [2] $end
$var wire 1 {" opSelect [1] $end
$var wire 1 |" opSelect [0] $end
$var reg 16 }" rG [15:0] $end
$upscope $end

$scope module c1 $end
$var wire 1 I clock $end
$var wire 1 ~" clear $end
$var reg 2 !# out [1:0] $end
$upscope $end

$scope module m1 $end
$var wire 1 [ i0 [15] $end
$var wire 1 \ i0 [14] $end
$var wire 1 ] i0 [13] $end
$var wire 1 ^ i0 [12] $end
$var wire 1 _ i0 [11] $end
$var wire 1 ` i0 [10] $end
$var wire 1 a i0 [9] $end
$var wire 1 b i0 [8] $end
$var wire 1 c i0 [7] $end
$var wire 1 d i0 [6] $end
$var wire 1 e i0 [5] $end
$var wire 1 f i0 [4] $end
$var wire 1 g i0 [3] $end
$var wire 1 h i0 [2] $end
$var wire 1 i i0 [1] $end
$var wire 1 j i0 [0] $end
$var wire 1 k i1 [15] $end
$var wire 1 l i1 [14] $end
$var wire 1 m i1 [13] $end
$var wire 1 n i1 [12] $end
$var wire 1 o i1 [11] $end
$var wire 1 p i1 [10] $end
$var wire 1 q i1 [9] $end
$var wire 1 r i1 [8] $end
$var wire 1 s i1 [7] $end
$var wire 1 t i1 [6] $end
$var wire 1 u i1 [5] $end
$var wire 1 v i1 [4] $end
$var wire 1 w i1 [3] $end
$var wire 1 x i1 [2] $end
$var wire 1 y i1 [1] $end
$var wire 1 z i1 [0] $end
$var wire 1 { i2 [15] $end
$var wire 1 | i2 [14] $end
$var wire 1 } i2 [13] $end
$var wire 1 ~ i2 [12] $end
$var wire 1 !! i2 [11] $end
$var wire 1 "! i2 [10] $end
$var wire 1 #! i2 [9] $end
$var wire 1 $! i2 [8] $end
$var wire 1 %! i2 [7] $end
$var wire 1 &! i2 [6] $end
$var wire 1 '! i2 [5] $end
$var wire 1 (! i2 [4] $end
$var wire 1 )! i2 [3] $end
$var wire 1 *! i2 [2] $end
$var wire 1 +! i2 [1] $end
$var wire 1 ,! i2 [0] $end
$var wire 1 -! i3 [15] $end
$var wire 1 .! i3 [14] $end
$var wire 1 /! i3 [13] $end
$var wire 1 0! i3 [12] $end
$var wire 1 1! i3 [11] $end
$var wire 1 2! i3 [10] $end
$var wire 1 3! i3 [9] $end
$var wire 1 4! i3 [8] $end
$var wire 1 5! i3 [7] $end
$var wire 1 6! i3 [6] $end
$var wire 1 7! i3 [5] $end
$var wire 1 8! i3 [4] $end
$var wire 1 9! i3 [3] $end
$var wire 1 :! i3 [2] $end
$var wire 1 ;! i3 [1] $end
$var wire 1 <! i3 [0] $end
$var wire 1 =! i4 [15] $end
$var wire 1 >! i4 [14] $end
$var wire 1 ?! i4 [13] $end
$var wire 1 @! i4 [12] $end
$var wire 1 A! i4 [11] $end
$var wire 1 B! i4 [10] $end
$var wire 1 C! i4 [9] $end
$var wire 1 D! i4 [8] $end
$var wire 1 E! i4 [7] $end
$var wire 1 F! i4 [6] $end
$var wire 1 G! i4 [5] $end
$var wire 1 H! i4 [4] $end
$var wire 1 I! i4 [3] $end
$var wire 1 J! i4 [2] $end
$var wire 1 K! i4 [1] $end
$var wire 1 L! i4 [0] $end
$var wire 1 M! i5 [15] $end
$var wire 1 N! i5 [14] $end
$var wire 1 O! i5 [13] $end
$var wire 1 P! i5 [12] $end
$var wire 1 Q! i5 [11] $end
$var wire 1 R! i5 [10] $end
$var wire 1 S! i5 [9] $end
$var wire 1 T! i5 [8] $end
$var wire 1 U! i5 [7] $end
$var wire 1 V! i5 [6] $end
$var wire 1 W! i5 [5] $end
$var wire 1 X! i5 [4] $end
$var wire 1 Y! i5 [3] $end
$var wire 1 Z! i5 [2] $end
$var wire 1 [! i5 [1] $end
$var wire 1 \! i5 [0] $end
$var wire 1 ]! i6 [15] $end
$var wire 1 ^! i6 [14] $end
$var wire 1 _! i6 [13] $end
$var wire 1 `! i6 [12] $end
$var wire 1 a! i6 [11] $end
$var wire 1 b! i6 [10] $end
$var wire 1 c! i6 [9] $end
$var wire 1 d! i6 [8] $end
$var wire 1 e! i6 [7] $end
$var wire 1 f! i6 [6] $end
$var wire 1 g! i6 [5] $end
$var wire 1 h! i6 [4] $end
$var wire 1 i! i6 [3] $end
$var wire 1 j! i6 [2] $end
$var wire 1 k! i6 [1] $end
$var wire 1 l! i6 [0] $end
$var wire 1 m! i7 [15] $end
$var wire 1 n! i7 [14] $end
$var wire 1 o! i7 [13] $end
$var wire 1 p! i7 [12] $end
$var wire 1 q! i7 [11] $end
$var wire 1 r! i7 [10] $end
$var wire 1 s! i7 [9] $end
$var wire 1 t! i7 [8] $end
$var wire 1 u! i7 [7] $end
$var wire 1 v! i7 [6] $end
$var wire 1 w! i7 [5] $end
$var wire 1 x! i7 [4] $end
$var wire 1 y! i7 [3] $end
$var wire 1 z! i7 [2] $end
$var wire 1 {! i7 [1] $end
$var wire 1 |! i7 [0] $end
$var wire 1 /" iR [15] $end
$var wire 1 0" iR [14] $end
$var wire 1 1" iR [13] $end
$var wire 1 2" iR [12] $end
$var wire 1 3" iR [11] $end
$var wire 1 4" iR [10] $end
$var wire 1 5" iR [9] $end
$var wire 1 6" iR [8] $end
$var wire 1 7" iR [7] $end
$var wire 1 8" iR [6] $end
$var wire 1 9" iR [5] $end
$var wire 1 :" iR [4] $end
$var wire 1 ;" iR [3] $end
$var wire 1 <" iR [2] $end
$var wire 1 =" iR [1] $end
$var wire 1 >" iR [0] $end
$var wire 1 > imediato [9] $end
$var wire 1 ? imediato [8] $end
$var wire 1 @ imediato [7] $end
$var wire 1 A imediato [6] $end
$var wire 1 B imediato [5] $end
$var wire 1 C imediato [4] $end
$var wire 1 D imediato [3] $end
$var wire 1 E imediato [2] $end
$var wire 1 F imediato [1] $end
$var wire 1 G imediato [0] $end
$var wire 1 "# select [2] $end
$var wire 1 ## select [1] $end
$var wire 1 $# select [0] $end
$var wire 1 %# rSelect $end
$var wire 1 &# immeSelect $end
$var reg 16 '# out [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx !
0"
bx #
1$
bx J
xO"
xP"
xQ"
xR"
xS"
xT"
xU"
xV"
xW"
xX"
xY"
xZ"
1["
bx ^"
bx _"
b0 a"
b0 c"
b0 e"
b0 g"
b0 i"
b0 k"
b0 m"
b0 o"
b0 q"
b0 s"
b0 }"
bx !#
bx '#
b101 5
b100 6
b111 7
b111 t"
b101 u"
b0 v"
b1 w"
b10 x"
b100 y"
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
x]"
x\"
1H
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
0I
x$#
x##
x"#
x&#
x%#
1~"
x|"
x{"
xz"
xr"
xp"
xn"
xl"
xj"
xh"
xf"
xd"
xb"
x`"
$end
#1
1"
0$
1I
0H
b0 !#
0]"
0\"
0["
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0Z"
0Y"
0~"
0`"
0b"
0d"
0f"
0h"
0j"
0l"
0n"
0%#
0&#
#2
0"
0I
#3
1"
1I
b1 !#
1]"
1W"
1p"
#4
0"
0I
bx q"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~!
x}!
bx }"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
#5
1"
1I
b10 !#
0]"
1\"
0W"
0p"
#6
0"
0I
#7
1"
1I
b11 !#
1]"
0X"
1Z"
1["
0r"
1~"
1%#
b0 '#
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
#8
0"
0I
#9
b1010000000100010 #
1"
0G
1F
0E
0D
0C
1B
0A
0@
0?
0>
0=
0<
0;
1:
09
18
1I
b0 !#
0]"
0\"
0["
0Z"
b101 ^"
b0 _"
0~"
0%#
0$#
0##
0"#
1|"
0{"
1z"
#10
0"
0I
#11
1"
1I
b1 !#
1]"
1W"
1p"
#12
0"
0I
b0 q"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
b0 }"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
#13
1"
1I
b10 !#
0]"
1\"
0W"
1Y"
1X"
0p"
1r"
1&#
b100010 '#
1Y
1U
#14
0"
0I
#15
1"
1I
b11 !#
1]"
0X"
1Z"
1O"
1["
0r"
1`"
1~"
1%#
#16
0"
0I
b100010 a"
1i
1e
#17
b1010010000110010 #
1"
1C
1=
1I
b110010 '#
1V
b0 !#
0]"
0\"
0["
0O"
0Z"
0Y"
b1 _"
0~"
0`"
0%#
0&#
1$#
b0 '#
0Y
0V
0U
#18
0"
0I
#19
1"
1I
b1 !#
1]"
1W"
1p"
#20
0"
0I
#21
1"
1I
b10 !#
0]"
1\"
0W"
1Y"
1X"
0p"
1r"
1&#
b110010 '#
1Y
1V
1U
#22
0"
0I
#23
1"
1I
b11 !#
1]"
0X"
1Z"
1P"
1["
0r"
1b"
1~"
1%#
#24
0"
0I
b110010 c"
1y
1v
1u
#25
b10000000 #
1"
0F
0C
0B
1@
0=
0:
08
1I
b10000000 '#
0Y
0V
0U
1S
b0 !#
0]"
0\"
0["
0P"
0Z"
0Y"
b0 ^"
b0 _"
0~"
0b"
0%#
0&#
0$#
0|"
0z"
b10000000 }"
b100010 '#
1G"
1Y
1U
0S
b100010 }"
1M"
1I"
0G"
#26
0"
0I
#27
1"
1I
b1 !#
1]"
1W"
1p"
#28
0"
0I
b100010 q"
1-"
1)"
b1000100 }"
0M"
1L"
0I"
1H"
#29
1"
1I
b10 !#
0]"
1\"
0W"
b1 _"
1X"
0p"
1r"
1$#
b110010 '#
1V
b1010100 }"
1J"
#30
0"
0I
b1010100 s"
1<"
1:"
18"
#31
1"
1I
b11 !#
1]"
0X"
1Z"
1O"
1["
0r"
1`"
1~"
1%#
b1010100 '#
0Y
1X
0U
1T
b1110110 }"
1M"
1I"
#32
0"
0I
b1010100 a"
0i
1h
1f
0e
1d
#33
b1010100000111110 #
1"
1F
1E
1D
1C
1B
0@
1<
1:
18
1I
b0 !#
0]"
0\"
0["
0O"
0Z"
b101 ^"
b10 _"
0~"
0`"
0%#
0$#
1##
1|"
1z"
b100010 }"
b0 '#
0L"
0J"
0H"
0X
0V
0T
#34
0"
0I
#35
1"
1I
b1 !#
1]"
1W"
1p"
#36
0"
0I
b0 q"
0-"
0)"
b0 }"
0M"
0I"
#37
1"
1I
b10 !#
0]"
1\"
0W"
1Y"
1X"
0p"
1r"
1&#
b111110 '#
1Y
1X
1W
1V
1U
#38
0"
0I
b0 s"
0<"
0:"
08"
#39
1"
1I
b11 !#
1]"
0X"
1Z"
1Q"
1["
0r"
1d"
1~"
1%#
#40
0"
0I
b111110 e"
1+!
1*!
1)!
1(!
1'!
#41
b10000100000000 #
1"
0F
0E
0D
0C
0B
1?
0<
08
1I
b100000000 '#
0Y
0X
0W
0V
0U
1R
b0 !#
0]"
0\"
0["
0Q"
0Z"
0Y"
b1 ^"
b0 _"
0~"
0d"
0%#
0&#
0##
0z"
b1111111100000000 }"
b1010100 '#
1F"
1E"
1D"
1C"
1B"
1A"
1@"
1?"
1X
1V
1T
0R
b1111111110101100 }"
1L"
1K"
1I"
1G"
#42
0"
0I
#43
1"
1I
b1 !#
1]"
1W"
1p"
#44
0"
0I
b1010100 q"
1,"
1*"
1("
b0 }"
0L"
0K"
0I"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
#45
1"
1I
b10 !#
0]"
1\"
0W"
b10 _"
1X"
0p"
1r"
1##
b111110 '#
1Y
1W
1U
0T
b10110 }"
1M"
1L"
1J"
#46
0"
0I
b10110 s"
1="
1<"
1:"
#47
1"
1I
b11 !#
1]"
0X"
1Z"
1O"
1["
0r"
1`"
1~"
1%#
b10110 '#
0W
0U
b111110 }"
1K"
1I"
#48
0"
0I
b10110 a"
1i
0d
#49
b10000000 #
1"
1@
0?
0:
1I
b0 !#
0]"
0\"
0["
0O"
0Z"
b0 ^"
b0 _"
0~"
0`"
0%#
0##
0|"
b1101010 }"
0L"
0J"
1H"
#50
0"
0I
#51
1"
1I
b1 !#
1]"
1W"
1p"
#52
0"
0I
b10110 q"
1-"
0("
b101100 }"
0M"
1L"
0H"
#53
1"
1I
b10 !#
0]"
1\"
0W"
b1 _"
1X"
0p"
1r"
1$#
b110010 '#
0X
1U
b1001000 }"
0L"
0I"
1H"
#54
0"
0I
b1001000 s"
0="
0<"
1;"
0:"
18"
#55
1"
1I
b11 !#
1]"
0X"
1Z"
1O"
1["
0r"
1`"
1~"
1%#
b1001000 '#
0Y
1W
0V
0U
1T
b1011110 }"
1M"
1L"
1J"
#56
0"
0I
b1001000 a"
0i
0h
1g
0f
1d
#57
b1110110000000000 #
1"
0@
1=
1<
1:
19
18
1I
b0 !#
0]"
0\"
0["
0O"
0Z"
b111 ^"
b11 _"
0~"
0`"
0%#
1##
1|"
1{"
1z"
b10110 }"
b0 '#
0K"
0H"
0W
0T
#58
0"
0I
#59
1"
1I
b1 !#
1]"
1W"
1p"
#60
0"
0I
b0 q"
0-"
0,"
0*"
b0 }"
0M"
0L"
0J"
#61
1"
1I
b10 !#
0]"
1\"
0W"
b0 _"
0p"
0$#
0##
b1001000 '#
1W
1T
#62
0"
0I
#63
1"
1I
b11 !#
1]"
1Z"
1R"
1["
1f"
1~"
1%#
#64
0"
0I
b1001000 g"
19!
16!
#65
b1000110000000000 #
1"
0:
09
1I
b0 !#
0]"
0\"
0["
0R"
0Z"
b100 ^"
b11 _"
0~"
0f"
0%#
1$#
1##
0|"
0{"
#66
0"
0I
#67
1"
1I
b1 !#
1]"
1W"
1p"
#68
0"
0I
b1001000 q"
1+"
1("
b1001000 }"
1K"
1H"
#69
1"
1I
b10 !#
0]"
1\"
0W"
0p"
#70
0"
0I
#71
1"
1I
b11 !#
1]"
1Z"
1R"
b1001000 J
1["
1f"
04
03
02
11
00
0/
1.
0-
0,
0+
0*
0)
0(
0'
0&
0%
1~"
1%#
#72
0"
0I
