[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC95108-15PQ100I production of XILINX from the text:DS066 (v5.0) May 17, 2013 www.xilinx.com 1\nProduct Specification© 1998, 2003–2006, 2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimer s are as listed at http://www.xilinx.com/legal.htm . \nAll other trademarks and registered trademarks are the property of  their respective owners. All specifications are subject to c hange without notice.– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –\nFeatures\n\x81 7.5 ns pin-to-pin logic delays on all pins\n\x81fCNT to 125 MHz\n\x81 108 macrocells with 2,400 usable gates\n\x81 Up to 108 user I/O pins\n\x81 5V in-system programmable\n- Endurance of 10,000 program/erase cycles\n- Program/erase over full commercial voltage and \ntemperature range\n\x81 Enhanced pin-locking architecture\n\x81 Flexible 36V18 Function Block\n- 90 product terms drive any or all of 18 macrocells \nwithin Function Block\n- Global and product term clocks, output enables, \nset and reset signals\n\x81 Extensive IEEE Std 1149.1 boundary-scan (JTAG) \nsupport\n\x81 Programmable power reduction mode in each \nmacrocell\n\x81 Slew rate control on individual outputs\x81 User programmable ground pin capability\n\x81 Extended pattern security features for design \nprotection\n\x81 High-drive 24 mA outputs\x81 3.3V or 5V I/O capability\n\x81 Advanced CMOS 5V FastFLASH™ technology\n\x81 Supports parallel programming of more than one \nXC9500 concurrently\n\x81 Available in 84-pin PLCC, 100-pin PQFP , 100-pin \nTQFP , and 160-pin PQFP packagesDescription\nThe XC95108 is a high-performance CPLD providingadvanced in-system programmin g and test capabilities for\ngeneral purpose logic integration. It is comprised of eight36V18 Function Blocks, providing 2,400 usable gates withpropagation delays of 7.5 ns. See Figure 2  for the architec-\nture overview.\nPower Management\nPower dissipation can be reduced in the XC95108 by con-figuring macrocells to standard or low-power modes ofoperation. Unused macrocells are turned off to minimizepower dissipation.\nOperating current for each design can be approximated for\nspecific operating conditions  using the following equation:\nI\nCC (mA) = MCHP (1.7) + MCLP (0.9) + MC (0.006 mA/MHz) f\nWhere:\nMCHP = Macrocells in high-performance mode\nMCLP = Macrocells in low-power mode\nMC   = Total number of macrocells usedf   = Clock frequency (MHz)\nFigure 1  shows a typical calculation for the XC95108\ndevice. 0\nXC95108 In-System \nProgrammable CPLD\nDS066 (v5.0) May 17, 201305 Product SpecificationR\nFigure 1:  Typical ICC vs. Frequency for XC95108Clock Frequency (MHz)Typical I CC (mA)\n05 0100(180)(250)\n(170)200300\n100High Performance\nLow Power\nDS066_01_110501\nXC95108 In-System Programmable CPLD\n2 www.xilinx.com DS066 (v5.0) May 17, 2013\nProduct SpecificationR– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –\nFigure 2:  XC95108 Architecture\nFunction block outputs (indicated by the bold line) drive the I/O blocks directly.In-System Programming ControllerJTAG\nController\nI/O\nBlocksFunction\nBlock 1\nMacrocells\n1 to 18\nMacrocells\n1 to 18JTAG Port3\n36\nI/O/GTSI/O/GSRI/O/GCKI/OI/OI/OI/O\n21I/OI/OI/OI/O\n3\nDS066_02_1101011\nFunction\nBlock 236\n1818\nFunction\nBlock 3\nMacrocells\n1 to 18\nMacrocells\n1 to 1836\nFunction\nBlock 636\n1818\nFunction\nBlock 4\nMacrocells\n1 to 1836\n18\nFunction\nBlock 5\nMacrocells\n1 to 1836\n18Fast CONNECT II Switch Matrix\nXC95108 In-System Programmable CPLD\nDS066 (v5.0) May 17, 2013 www.xilinx.com 3\nProduct SpecificationR– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –\nAbsolute Maximum Ratings\nRecommended Operation Conditions\nQuality and Reliability Characteristics\nDC Characteristic Over Reco mmended Operating ConditionsSymbol Description Value Units\nVCC Supply voltage relative to GND –0.5 to 7.0 V\nVIN Input voltage relative to GND –0.5 to VCC + 0.5 V\nVTS Voltage applied to 3-state output –0.5 to VCC + 0.5 V\nTSTG Storage temperature (ambient) –65 to +150oC\nTJ Junction temperature +150oC\nNotes: \n1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to  the device. These are stress \nratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Condi tions \nis not implied. Exposure to Absolute Maximum Ratings conditions  for extended periods of time may affect device reliability.\nSymbol Parameter Min Max Units\nVCCINT Supply voltage fo r internal logic \nand input buffersCommercial TA = 0oC to 70oC 4.75 5.25 V\nIndustrial TA = –40oC to +85oC4 . 5 5 . 5\nVCCIO Supply voltage for output drivers \nfor 5V operationCommercial TA = 0oC to 70oC 4.75 5.25 V\nIndustrial TA = –40oC to +85oC4 . 5 5 . 5\nSupply voltage for output drivers for 3.3V operation 3.0 3.6\nVIL Low-level input voltage 0 0.80 V\nVIH High-level input voltage 2.0 VCCINT  + 0.5 V\nVO Output voltage 0 VCCIO V\nSymbol Parameter Min Max Units\nTDR Data Retention 20 - Y ears\nNPE Program/Erase Cycles (Endurance) 10,000 - Cycles\nSymbol Parameter Test Conditions Min Max Units\nVOH Output high voltage for 5V outputs IOH = –4.0 mA, VCC = Min 2.4 - V\nOutput high voltage for 3.3V outputs IOH = –3.2 mA, VCC = Min 2.4 - V\nVOL Output low voltage for 5V outputs IOL = 24 mA, VCC = Min - 0.5 V\nOutput low voltage for 3.3V outputs IOL = 10 mA, VCC = Min - 0.4 V\nIIL Input leakage current VCC = Max\nVIN = GND or VCC-± 1 0 μA\nIIH I/O high-Z leakage current VCC = Max\nVIN = GND or VCC-± 1 0 μA\nCIN I/O capacitance VIN = GND\nf = 1.0 MHz-1 0 p F\nICC Operating supply current\n(low power mode, active)VI = GND, No load\nf = 1.0 MHz100 (Typical) mA\nXC95108 In-System Programmable CPLD\n4 www.xilinx.com DS066 (v5.0) May 17, 2013\nProduct SpecificationR– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –\nAC Characteristics\nSymbol ParameterXC95108-7 XC95108-10 XC95108-15 XC95108-20\nUnits Min Max Min Max Min Max Min Max\nTPD I/O to output valid - 7.5 - 10.0 - 15.0 - 20.0 ns\nTSU I/O setup time before GCK 4.5 - 6.0 - 8.0 - 10.0 - ns\nTH I/O hold time after GCK 0 - 0 - 0 - 0 - ns\nTCO GCK to output valid - 4.5 - 6.0 - 8.0 - 10.0 ns\nfCNT(1)16-bit counter frequency 125.0 - 111.1 - 95.2 - 83.3 - MHz\nfSYSTEM(2)Multiple FB internal operating \nfrequency83.3 - 66.7 - 55.6 - 50.0 - MHz\nTPSU I/O setup time before p-term clock \ninput0 . 5-2 . 0-4 . 0-4 . 0-n s\nTPH I/O hold time after p-term clock input 4.0 - 4.0 - 4.0 - 6.0 - ns\nTPCO P-term clock output valid - 8.5 - 10.0 - 12.0 - 16.0 ns\nTOE GTS to output valid - 5.5 - 6.0 - 11.0 - 16.0 ns\nTOD GTS to output disable - 5.5 - 6.0 - 11.0 - 16.0 ns\nTPOE Product term OE to output enabled - 9.5 - 10.0 - 14.0 - 18.0 ns\nTPOD Product term OE to output disabled - 9.5 - 10.0 - 14.0 - 18.0 ns\nTWLH GCK pulse width (High or  Low) 4.0 - 4.5 - 5.5 - 5.5 - ns\nTAPRPW Asynchronous preset/reset pulse \nwidth (High or Low)7 . 0-7 . 5-8 . 0-8 . 0-n s\nNotes: \n1. fCNT is the fastest 16-bit counter frequency availa ble, using the local feedback when applicable. \nfCNT is also the Export Control Maximum flip-flop toggle rate, fTOG.\n2. fSYSTEM is the internal operating frequency for general purpose system designs spanning multiple FBs.\nFigure 3:  AC Load CircuitDevice OutputOutput Type V TEST\n5.0V\n3.3VVTEST\nR1\n160Ω\n 260 ΩR1\nR2CLR2\n 120 Ω\n360ΩCL\n35 pF\n35 pF\nDS067_03_110101VCCIO\n5.0V3.3V\nXC95108 In-System Programmable CPLD\nDS066 (v5.0) May 17, 2013 www.xilinx.com 5\nProduct SpecificationR– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –\nInternal Timing Parameters\nSymbol ParameterXC95108-7 XC95108-10 XC95108-15 XC95108-20\nUnits Min Max Min Max Min Max Min Max\nBuffer Delays\nTIN Input buffer delay - 2.5 - 3.5 - 4.5 - 6.5 ns\nTGCK GCK buffer delay - 1.5 - 2.5 - 3.0 - 3.0 ns\nTGSR GSR buffer delay - 4.5 - 6.0 - 7.5 - 9.5 ns\nTGTS GTS buffer delay - 5.5 - 6.0 - 11.0 - 16.0 ns\nTOUT Output buffer delay - 2.5 - 3.0 - 4.5 - 6.5 ns\nTEN Output buffer enable/disable delay - 0 - 0 - 0 - 0 ns\nProduct Term Control Delays\nTPTCK Product term clock delay - 3.0 - 3.0 - 2.5 - 2.5 ns\nTPTSR Product term set/reset delay - 2.0 - 2.5 - 3.0 - 3.0 ns\nTPTTS Product term 3-state delay - 4.5 - 3.5 - 5.0 - 5.0 ns\nInternal Register and Combinatorial Delays\nTPDI Combinatorial logic propagation delay - 0.5 - 1.0 - 3.0 - 4.0 ns\nTSUI Register setup time 1.5 - 2.5 - 3.5 - 3.5 - ns\nTHI Register hold time 3.0 - 3.5 - 4.5 - 6.5 - ns\nTCOI Register clock to output valid time - 0.5 - 0.5 - 0.5 - 0.5 ns\nTAOI Register async. S/R to output delay - 6.5 - 7.0 - 8.0 - 8.0 ns\nTRAI Register async. S/R recover before clock 7.5 - 10.0 - 10.0 - 10.0 - ns\nTLOGI Internal logic delay - 2.0 - 2.5 - 3.0 - 3.0 ns\nTLOGILP Internal low power logic delay - 10.0 - 11.0 - 11.5 - 11.5 ns\nFeedback Delays\nTF FastCONNECT feedback delay - 8.0 - 9.5 - 11.0 - 13.0 ns\nTLF Function block local feedback delay - 4.0 - 3.5 - 3.5 - 5.0 ns\nTime Adders\nTPTA(1)Incremental product term allocator delay - 1.0 - 1.0 - 1.0 - 1.5 ns\nTSLEW Slew-rate limited delay - 4.0 - 4.5 - 5.0 - 5.5 ns\nNotes: \n1. TPTA is multiplied by the span of the function as defined in the XC9500 family data sheet.\nXC95108 In-System Programmable CPLD\n6 www.xilinx.com DS066 (v5.0) May 17, 2013\nProduct SpecificationR– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –\nXC95108 I/O Pins\nFunction \nBlockMacro-\ncell PC84 PQ100 TQ100 PQ160BScan \nOrderFunction \nBlockMacro-\ncell PC84 PQ100 TQ100 PQ160BScan \nOrder\n1 1 –– –2 5 3 2 1 3 1 –– –4 5 2 1 3\n1 2 1 15 13 21 318 3 2 14 31 29 47 2101 3 2 16 14 22 315 3 3 15 32 30 49 2071 4 –2 11 92 9 3 1 2 3 4 –3 63 45 7 2 0 41 5 3 17 15 23 309 3 5 17 34 32 54 2011 6 4 18 16 24 306 3 6 18 35 33 56 1981 7 –– –2 7 3 0 3 3 7 –– –5 0 1 9 51 8 5 19 17 26 300 3 8 19 37 35 58 1921 9 6 20 18 28 297 3 9 20 38 36 59 1891 10 – 26 24 36 294 3 10 – 45 43 69 1861 11 7 22 20 30 291 3 11 21 39 37 60 18311 2 9\n[1]24[1]22[1]33[1]288[1]3 12 23 41 39 62 180\n1 13 – – – 34 285 3 13 – – – 52 17711 4 1 0\n[1]25[1]23[1]35[1]282[1]3 14 24 42 40 63 174\n1 1 51 1 2 72 53 7 2 7 9 3 1 52 5 4 34 16 4 1 7 111 6 1 2\n[1]29[1]27[1]42[1]276[1]3 16 26 44 42 68 168\n1 1 71 3 3 02 84 4 2 7 3 3 1 73 1 5 14 97 7 1 6 51 18 – – – 43 270 3 18 – – – 74 1622 1 – – – 158 267 4 1 – – – 123 1592 2 71 98 96 154 264 4 2 57 83 81 134 1562 3 72 99 97 156 261 4 3 58 84 82 135 1532 4 – 4 2 4 258 4 4 – 82 80 133 15025 7 4\n[1]1[1]99[1]159[1]255[1]4 5 61 87 85 138 147\n2 6 75 3 1 2 252 4 6 62 88 86 139 1442 7 – – – 9 249 4 7 – – – 128 14128 7 6\n[1]5[1]3[1]6[1]246[1]4 8 63 89 87 140 138\n29 7 7[1]6[1]4[1]8[1]243[1]4 9 65 91 89 142 135\n2 10 – 9 7 12 240 4 10 – – – 147 1322 11 79 8 6 11 237 4 11 66 92 90 143 1292 12 80 10 8 13 234 4 12 67 93 91 144 1262 13 – – – 14 231 4 13 – – – 153 1232 14 81 11 9 15 228 4 14 68 95 93 146 1202 15 82 12 10 17 225 4 15 69 96 94 148 1172 16 83 13 11 18 222 4 16 – 94 92 145 1142 17 84 14 12 19 219 4 17 70 97 95 152 1112 18 – – – 16 216 4 18 – – – 155 108\nNotes: \n1. Global control pin.\nXC95108 In-System Programmable CPLD\nDS066 (v5.0) May 17, 2013 www.xilinx.com 7\nProduct SpecificationR– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –\nXC95108 Global, JTAG, and Power Pins5 1 –– –7 6 1 0 5 6 1 –– –9 1 5 1\n5 2 32 52 50 79 102 6 2 45 67 65 103 485 3 33 54 52 82 99 6 3 46 68 66 104 455 4 – 48 46 72 96 6 4 – 75 73 116 425 5 34 55 53 86 93 6 5 47 69 67 106 395 6 35 56 54 88 90 6 6 48 70 68 108 365 7 – – – 78 87 6 7 – – – 105 335 8 36 57 55 90 84 6 8 50 72 70 111 305 9 37 58 56 92 81 6 9 51 73 71 113 275 10 – – – 84 78 6 10 – – – 107 245 11 39 60 58 95 75 6 11 52 74 72 115 215 12 40 62 60 97 72 6 12 53 76 74 117 185 13 – – – 87 69 6 13 – – – 112 155 14 41 63 61 98 66 6 14 54 78 76 122 125 15 43 65 63 101 63 6 15 55 79 77 124 95 16 – 61 59 96 60 6 16 – 81 79 129 65 17 44 66 64 102 57 6 17 56 80 78 126 35 18 – – – 89 54 6 18 – – – 114 0XC95108 I/O Pins (Continued)\nFunction \nBlockMacro-\ncell PC84 PQ100 TQ100 PQ160BScan \nOrderFunction \nBlockMacro-\ncell PC84 PQ100 TQ100 PQ160BScan \nOrder\nPin Type PC84 PQ100 TQ100 PQ160\nI/O/GCK1 9 24 22 33\nI/O/GCK2 10 25 23 35I/O/GCK3 12 29 27 42\nI/O/GTS1 76 5 3 6\nI/O/GTS2 77 6 4 8\nI/O/GSR 74 1 99 159\nTCK 30 50 48 75\nTDI 28 47 45 71\nTDO 59 85 83 136\nTMS 29 49 47 73\nV\nCCINT  5V 38,73,78 7,59,100 5,57,98 10,46,94,157\nVCCIO 3.3V/5V 22,64 28,40,53,90 26,38,51,88 1,41,61,81,121,141\nGND 8,16,27,42,49,60 2,23,33,46,64,71,77,86 100,21,31,44,62,69,75,84 20,31,40,51,70,80,99GND – – – 100,110,120,127,137\nGND – – – 160\nNo connects – – – 3,5,7,32,38,39,48,53,55,6\n5,66,67,83,85,93,109, 118,119,125,130,131, \n132,149,150,151\nXC95108 In-System Programmable CPLD\n8 www.xilinx.com DS066 (v5.0) May 17, 2013\nProduct SpecificationR– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –\nDevice Part Marking and Ordering Combination Information\nDevice Ordering and \nPart Marking NumberSpeed\n(pin-to-pin \ndelay)Pkg. \nSymbolNo. of \nPins Package TypeOperating \nRange(1)\nXC95108-7PC84C 7.5 ns PC84 84-pin Plastic Lead Chip Carrier (PLCC) C\nXC95108-7PCG84C 7.5 ns PGC84 84-pin Plastic  Lead Chip Carrier (PLCC); Pb-Free C\nXC95108-7PQ100C 7.5 ns PQ100 100-pin Plastic Quad Flat Pack (PQFP) C\nXC95108-7PQG100C 7.5 ns PQG100 100-pin Plastic Quad Flat Pack (PQFP); Pb-Free CXC95108-7TQ100C 7.5 ns TQ100 100-pin Thin Quad Flat Pack (TQFP) C\nXC95108-7TQG100C 7.5 ns TQG100 100-pin Thin Quad Flat Pack (TQFP); Pb-Free C\nXC95108-7PQ160C 7.5 ns PQ160 160-pin Plastic Quad Flat Pack (PQFP) CXC95108-7PQG160C 7.5 ns PQG160 160-pin Plastic Quad Flat Pack (PQFP); Pb-Free C\nXC95108-7PC84I 7.5 ns PC84 84-pin Plastic Lead Chip Carrier (PLCC) I\nXC95108-7PCG84I 7.5 ns PCG84 84-pin Plastic  Lead Chip Carrier (PLCC); Pb-Free I\nXC95108-7PQ100I 7.5 ns PQ100 100-pin Plastic Quad Flat Pack (PQFP) I\nXC95108-7PQG100I 7.5 ns PQG100 100-pin Plastic Quad Flat Pack (PQFP); Pb-Free I\nXC95108-7TQ100I 7.5 ns TQ100 100-pin Thin Quad Flat Pack (TQFP) IXC95108-7TQG100I 7.5 ns TQG100 100-pin Thin Quad Flat Pack (TQFP); Pb-Free I\nXC95108-7PQ160I 7.5 ns PQ160 160-pin Plastic Quad Flat Pack (PQFP) I\nXC95108-7PQG160I 7.5 ns PQG160 160-pin Plastic Quad Flat Pack (PQFP); Pb-Free IXC95108-10PC84C 10 ns PC84 84-pin Plastic Lead Chip Carrier (PLCC) C\nXC95108-10PCG84C 10 ns PCG84 84-pin Plastic Lead Chip Carrier (PLCC); Pb-Free C\nXC95108-10PQ100C 10 ns PQ100 100-pin Plastic Quad Flat Pack (PQFP) CXC95108-10PQG100C 10 ns PQG100 100-pin Plastic Quad Flat Pack (PQFP); Pb-Free C\nXC95108-10TQ100C 10 ns TQ100 100-pin Thin Quad Flat Pack (TQFP) C\nXC95108-10TQG100C 10 ns TQG100 100-pin Thin Quad Flat Pack (TQFP); Pb-Free CXC95108-10PQ160C 10 ns PQ160 160-pin Plastic Quad Flat Pack (PQFP) C\nXC95108-10PQG160C 10 ns PQG160 160-pin Plastic Quad Flat Pack (PQFP); Pb-Free C\nXC95108-10PC84I 10 ns PC84 84-pin Plastic Lead Chip Carrier (PLCC) IXC95108-10PCG84I 10 ns PCG84 84-pin Plastic Lead Chip Carrier (PLCC); Pb-Free I\nXC95108-10PQ100I 10 ns PQ100 100-pin Plastic Quad Flat Pack (PQFP) I\nXC95108-10PQG100I 10 ns PQG100 100-pin Plastic Quad Flat Pack (PQFP); Pb-Free I\nXC95108-10TQ100I 10 ns TQ100 100-pin Thin Quad Flat Pack (TQFP) I\nXC95108-10TQG100I 10 ns TQG100 100-pin Thin Quad Flat Pack (TQFP); Pb-Free IXC95108-10PQ160I 10 ns PQ160 160-pin Plastic Quad Flat Pack (PQFP) I\nXC95108-10PQG160I 10 ns PQG160 160-pin Plastic Quad Flat Pack (PQFP); Pb-Free I\nXC95108-15PC84C 15 ns PC84 84-pin Plastic Lead Chip Carrier (PLCC) CXC95xxx\nTQ144\n7CDevice Type\nPackage\nSpeed\nOperating RangeThis line not\nrelated to devicepart number\nSample package with part marking.R\n1\nXC95108 In-System Programmable CPLD\nDS066 (v5.0) May 17, 2013 www.xilinx.com 9\nProduct SpecificationR– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –\nXC95108-15PCG84C 15 ns PCG84 84-pin Plastic Lead Chip Carrier (PLCC); Pb-Free C\nXC95108-15PQ100C 15 ns PQ100 100-pin Plastic Quad Flat Pack (PQFP) CXC95108-15PQG100C 15 ns PQG100 100-pin Plastic Quad Flat Pack (PQFP); Pb-Free C\nXC95108-15TQ100C 15 ns TQ100 100-pin Thin Quad Flat Pack (TQFP) C\nXC95108-15TQG100C 15 ns TQG100 100-pin Thin Quad Flat Pack (TQFP); Pb-Free CXC95108-15PQ160C 15 ns PQ160 160-pin Plastic Quad Flat Pack (PQFP) C\nXC95108-15PQG160C 15 ns PQG160 160-pin Plastic Quad Flat Pack (PQFP); Pb-Free C\nXC95108-15PC84I 15 ns PC84 84-pin Plastic Lead Chip Carrier (PLCC) IXC95108-15PCG84I 15 ns PCG84 84-pin Plastic Lead Chip Carrier (PLCC); Pb-Free I\nXC95108-15PQ100I 15 ns PQ100 100-pin Plastic Quad Flat Pack (PQFP) I\nXC95108-15PQG100I 15 ns PQG100 100-pin Plastic Quad Flat Pack (PQFP); Pb-Free IXC95108-15TQ100I 15 ns TQ100 100-pin Thin Quad Flat Pack (TQFP) I\nXC95108-15TQG100I 15 ns TQG100 100-pin Thin Quad Flat Pack (TQFP); Pb-Free I\nXC95108-15PQ160I 15 ns PQ160 160-pin Plastic Quad Flat Pack (PQFP) IXC95108-15PQG160I 15 ns PQG160 160-pin Plastic Quad Flat Pack (PQFP); Pb-Free I\nXC95108-20PC84C 20 ns PC84 84-pin Plastic Lead Chip Carrier (PLCC) C\nXC95108-20PCG84C 20 ns PCG84 84-pin Plastic Lead Chip Carrier (PLCC); Pb-Free CXC95108-20PQ100C 20 ns PQ100 100-pin Plastic Quad Flat Pack (PQFP) C\nXC95108-20PQG100C 20 ns PQG100 100-pin Plastic Quad Flat Pack (PQFP); Pb-Free C\nXC95108-20TQ100C 20 ns TQ100 100-pin Thin Quad Flat Pack (TQFP) CXC95108-20TQG100C 20 ns TQG100 100-pin Thin Quad Flat Pack (TQFP); Pb-Free C\nXC95108-20PQ160C 20 ns PQ160 160-pin Plastic Quad Flat Pack (PQFP) C\nXC95108-20PQG160C 20 ns PQG160 160-pin Plastic Quad Flat Pack (PQFP); Pb-Free CXC95108-20PC84I 20 ns PC84 84-pin Plastic Lead Chip Carrier (PLCC) I\nXC95108-20PCG84I 20 ns PCG84 84-pin Plastic Lead Chip Carrier (PLCC); Pb-Free I\nXC95108-20PQ100I 20 ns PQ100 100-pin Plastic Quad Flat Pack (PQFP) IXC95108-20PQG100I 20 ns PQG100 100-pin Plastic Quad Flat Pack (PQFP); Pb-Free I\nXC95108-20TQ100I 20 ns TQ100 100-pin Thin Quad Flat Pack (TQFP) I\nXC95108-20TQG100I 20 ns TQG100 100-pin Thin Quad Flat Pack (TQFP); Pb-Free I\nXC95108-20PQ160I 20 ns PQ160 160-pin Plastic Quad Flat Pack (PQFP) I\nXC95108-20PQG160I 20 ns PQG160 160-pin Plastic Quad Flat Pack (PQFP); Pb-Free I\nNotes: \n1. C = Commercial: TA = 0° to +70°C; I = Industrial: TA = –40° to +85°CDevice Ordering and \nPart Marking NumberSpeed\n(pin-to-pin \ndelay)Pkg. \nSymbolNo. of \nPins Package TypeOperating \nRange(1)\nXC95108 In-System Programmable CPLD\n10 www.xilinx.com DS066 (v5.0) May 17, 2013\nProduct SpecificationR– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –\nWarranty Disclaimer\nTHESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED\nAT http://www.xilinx.com/warranty.htm . THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE\nPRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THETHEN-CURRENT XILINX DATA SHEET FOR THE PRODUCTS.  PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE\nAND ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT POSE A RISK OF PHYSICAL HARM OR LOSS OFLIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULL Y AT THE RISK OF CUSTOMER SUBJECT TO\nAPPLICABLE LAWS AND REGULATIONS.\nRevision History\nThe following table shows the revision history for this document. \nDate Version Revision\n12/04/1998 3.0 Update AC characteristics and internal parameters.06/18/2003 4.0 Updated format.08/21/2003 4.1 Updated Package Device Marking Pin 1 orientation.03/01/2004 4.2 Updated table on page 8 for PQ160 pins.04/15/2005 4.3 Added asynchronous preset/reset pulse width specification (T\nAPRPW ). \n04/03/2006 4.4 Added Warranty Disclaimer. Added Pb-Free package ordering information.05/17/2013 5.0 The products listed in this data sheet are obsolete. See XCN11010\n for further information.\n'}]
!==============================================================================!
### Component Summary: XC95108-15PQ100I

#### Key Specifications:
- **Voltage Ratings:**
  - Supply voltage for internal logic (VCCINT): 4.75V to 5.25V (Commercial), 4.5V to 5.5V (Industrial)
  - Supply voltage for output drivers (VCCIO): 4.75V to 5.25V (5V operation), 3.0V to 3.6V (3.3V operation)

- **Current Ratings:**
  - Operating supply current (low power mode, active): 100 mA (typical)

- **Power Consumption:**
  - Programmable power reduction mode available for each macrocell to minimize power dissipation.

- **Operating Temperature Range:**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C

- **Package Type:**
  - 100-pin Plastic Quad Flat Pack (PQFP)

- **Special Features:**
  - 7.5 ns pin-to-pin logic delays
  - 108 macrocells with 2,400 usable gates
  - In-system programmable with endurance of 10,000 program/erase cycles
  - Enhanced pin-locking architecture
  - Extensive IEEE Std 1149.1 boundary-scan (JTAG) support
  - High-drive outputs (24 mA)
  - Supports both 3.3V and 5V I/O capability
  - Advanced CMOS 5V FastFLASH™ technology

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The **XC95108-15PQ100I** is a high-performance Complex Programmable Logic Device (CPLD) from Xilinx. It is designed for general-purpose logic integration and features advanced in-system programming capabilities. The device consists of eight 36V18 function blocks, providing a total of 2,400 usable gates with a propagation delay of 15 ns. The XC95108 is particularly noted for its flexibility and efficiency in handling various logic functions.

#### Typical Applications:
The XC95108 CPLD is commonly used in applications such as:
- **Logic Integration:** Replacing discrete logic components with a single programmable device.
- **Signal Processing:** Implementing custom logic for signal manipulation and processing.
- **Data Communication:** Used in communication protocols and data handling tasks.
- **Control Systems:** Employed in control applications where programmable logic is required.
- **Test and Measurement Equipment:** Utilized in systems requiring programmable logic for testing and measurement functions.

This component is suitable for both commercial and industrial applications, making it versatile for a wide range of electronic designs.