Application HDL Designer version 2019.2 (Build 5)
Created on 06.07.2021 17:00:23
HDL Designer Series
HDL Designer
Version 2019.2 (Build 5) 
Built on Sat Apr 20 2019 at 23:05
Verilog parser dynamic library version 5.1.42.f ( 2019/04/20 21:28:10 )
Running on Personal  (Build 9200)

Loading HDS Project file via Environment variable $HDS_LIBS C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA\Prefs\hds.hdp
Loading prefs env variable USER_HOME C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA\Prefs\hds_user
Loading teamprefs env variable TEAM_HOME C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA\Prefs\hds_team
Loading user Task files from 'C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA\Prefs\hds_user\v2019.2\tasks'.
Loading team Task files from 'C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA\Prefs\hds_team\v2019.2\tasks'.
The timezone environment variable is set : TZ=GMT-2:0DST

HDS_HOME is set to : C:\eda\MentorGraphics\HDS

Environment variables:
HDS_HOME set to C:\eda\MentorGraphics\HDS
HDS_USER_HOME set to C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA\Prefs\hds_user
HDS_TEAM_HOME set to C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA\Prefs\hds_team
HDS_LIBS set to C:\Users\jeann\Documents\TD\td-fpga-developing-board\FPGA\Prefs\hds.hdp
HDS_PORT set to DESKTOP-V46KISN:51843
10 events recorded:
Undo
UpdateFromSymbol
Delete
RunTool
"USER:ModelSim Compile"
RunFlow
"USER:Prepare for Synthesis"
ExecuteAction
RunFlow
"USER:Prepare for Synthesis"

Traceback:
Pure virtual function called
Program : C:\eda\MentorGraphics\HDS\bin\hdldesigner.exe
Last Error (0x00000000) : L’opération a réussi.


Failed to write traceback during first attempt - attempting triggering access violation to force output
Application HDL Designer version 2019.2 (Build 5)
Created on 12.08.2021 00:56:12
HDL Designer Series
HDL Designer
Version 2019.2 (Build 5) 
Built on Sat Apr 20 2019 at 23:05
Verilog parser dynamic library version 5.1.42.f ( 2019/04/20 21:28:10 )
Running on Personal  (Build 9200)

Loading HDS Project file via Environment variable $HDS_LIBS C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds.hdp
Loading prefs env variable USER_HOME C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_user
Loading teamprefs env variable TEAM_HOME C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_team
Loading user Task files from 'C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_user\v2019.2\tasks'.
Loading team Task files from 'C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_team\v2019.2\tasks'.
The timezone environment variable is set : TZ=GMT-2:0DST

HDS_HOME is set to : C:\eda\MentorGraphics\HDS

Environment variables:
HDS_HOME set to C:\eda\MentorGraphics\HDS
HDS_USER_HOME set to C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_user
HDS_TEAM_HOME set to C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_team
HDS_LIBS set to C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds.hdp
HDS_PORT set to DESKTOP-V46KISN:63231
10 events recorded:
RunTaskOpUSER:ModelSim Flow
RunTaskOpUSER:ModelSim FlowThruComponents
Save
RunTaskOpUSER:ModelSim Flow
RunTaskOpUSER:ModelSim FlowThruComponents
RunTaskOpUSER:ModelSim Flow
RunTaskOpUSER:ModelSim FlowThruComponents
Save
RunTaskOpUSER:ModelSim Flow
RunTaskOpUSER:ModelSim FlowThruComponents

Traceback:
Pure virtual function called
Program : C:\eda\MentorGraphics\HDS\bin\hdldesigner.exe
Last Error (0x000000B7) : Impossible de créer un fichier déjà existant.


Failed to write traceback during first attempt - attempting triggering access violation to force output
Application HDL Designer version 2019.2 (Build 5)
Created on 12.08.2021 15:58:08
HDL Designer Series
HDL Designer
Version 2019.2 (Build 5) 
Built on Sat Apr 20 2019 at 23:05
Verilog parser dynamic library version 5.1.42.f ( 2019/04/20 21:28:10 )
Running on Personal  (Build 9200)

Loading HDS Project file via Environment variable $HDS_LIBS C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds.hdp
Loading prefs env variable USER_HOME C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_user
Loading teamprefs env variable TEAM_HOME C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_team
Loading user Task files from 'C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_user\v2019.2\tasks'.
Loading team Task files from 'C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_team\v2019.2\tasks'.
The timezone environment variable is set : TZ=GMT-2:0DST

HDS_HOME is set to : C:\eda\MentorGraphics\HDS

Environment variables:
HDS_HOME set to C:\eda\MentorGraphics\HDS
HDS_USER_HOME set to C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_user
HDS_TEAM_HOME set to C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds_team
HDS_LIBS set to C:\Users\jeann\Downloads\td-fpga-developing-board\FPGA\Prefs\hds.hdp
HDS_PORT set to DESKTOP-V46KISN:51125
10 events recorded:
UpdateFromSymbol
RunTaskOpUSER:ModelSim Flow
RunTaskOpUSER:ModelSim FlowThruComponents
OpenDownInterface
Save
UpdateFromSymbol
OpenDownInterface
Save
UpdateFromSymbol
EditGenericDecl

Traceback

hdldesigner.exe caused an EXCEPTION_ACCESS_VIOLATION in module hdldesigner.exe at 0023:0126F275
EAX=00000000  EBX=0291A7F0  ECX=03C3F40E  EDX=03C3F410  ESI=001926E4
EDI=00000111  EBP=03C3F500  ESP=03C3F3C8  EIP=0126F275  FLG=00210246
CS=0023   DS=002B  SS=002B  ES=002B   FS=0053  GS=002B
0x0126F275 hdldesigner.exe
0x0204AE8B hdldesigner.exe
0x01B00A2F hdldesigner.exe
0x01CE7705 hdldesigner.exe
0x01A07AA9 hdldesigner.exe
0x01A0763F hdldesigner.exe
0x02797EC1 hdldesigner.exe
0x02818CBB hdldesigner.exe
0x027D611E hdldesigner.exe
0x0291A820 hdldesigner.exe
0x0003EDEB USER32.dll, AddClipboardFormatListener()+0075 byte(s)
0x00035DAA USER32.dll, GetClassLongW()+1962 byte(s)
0x00033B1A USER32.dll, DispatchMessageW()+0586 byte(s)
0x00025CA0 USER32.dll, DispatchMessageA()+0016 byte(s)
0x027D4515 hdldesigner.exe
0x027D42CB hdldesigner.exe
0x0040469A hdldesigner.exe
0x00401BA6 hdldesigner.exe
0x0291B412 hdldesigner.exe
0x028DAD8F hdldesigner.exe
0x0001FA29 KERNEL32.DLL, BaseThreadInitThunk()+0025 byte(s)
0x00067A7E ntdll.dll, RtlGetAppContainerNamedObjectPath()+0286 byte(s)
0x00067A4E ntdll.dll, RtlGetAppContainerNamedObjectPath()+0238 byte(s)
End of traceback

