// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_dct_2d (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_block_address0,
        in_block_ce0,
        in_block_q0,
        in_block_address1,
        in_block_ce1,
        in_block_q1,
        in_block_address2,
        in_block_ce2,
        in_block_q2,
        in_block_address3,
        in_block_ce3,
        in_block_q3,
        in_block_address4,
        in_block_ce4,
        in_block_q4,
        in_block_address5,
        in_block_ce5,
        in_block_q5,
        in_block_address6,
        in_block_ce6,
        in_block_q6,
        in_block_address7,
        in_block_ce7,
        in_block_q7,
        out_block_address0,
        out_block_ce0,
        out_block_we0,
        out_block_d0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] in_block_address0;
output   in_block_ce0;
input  [15:0] in_block_q0;
output  [5:0] in_block_address1;
output   in_block_ce1;
input  [15:0] in_block_q1;
output  [5:0] in_block_address2;
output   in_block_ce2;
input  [15:0] in_block_q2;
output  [5:0] in_block_address3;
output   in_block_ce3;
input  [15:0] in_block_q3;
output  [5:0] in_block_address4;
output   in_block_ce4;
input  [15:0] in_block_q4;
output  [5:0] in_block_address5;
output   in_block_ce5;
input  [15:0] in_block_q5;
output  [5:0] in_block_address6;
output   in_block_ce6;
input  [15:0] in_block_q6;
output  [5:0] in_block_address7;
output   in_block_ce7;
input  [15:0] in_block_q7;
output  [5:0] out_block_address0;
output   out_block_ce0;
output   out_block_we0;
output  [15:0] out_block_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] dct_coeff_table_0_address0;
reg    dct_coeff_table_0_ce0;
wire   [13:0] dct_coeff_table_0_q0;
reg   [2:0] dct_coeff_table_1_address0;
reg    dct_coeff_table_1_ce0;
wire   [14:0] dct_coeff_table_1_q0;
reg   [2:0] dct_coeff_table_2_address0;
reg    dct_coeff_table_2_ce0;
wire   [14:0] dct_coeff_table_2_q0;
reg   [2:0] dct_coeff_table_3_address0;
reg    dct_coeff_table_3_ce0;
wire   [14:0] dct_coeff_table_3_q0;
reg   [2:0] dct_coeff_table_4_address0;
reg    dct_coeff_table_4_ce0;
wire   [14:0] dct_coeff_table_4_q0;
reg   [2:0] dct_coeff_table_5_address0;
reg    dct_coeff_table_5_ce0;
wire   [14:0] dct_coeff_table_5_q0;
reg   [2:0] dct_coeff_table_6_address0;
reg    dct_coeff_table_6_ce0;
wire   [14:0] dct_coeff_table_6_q0;
reg   [2:0] dct_coeff_table_7_address0;
reg    dct_coeff_table_7_ce0;
wire   [14:0] dct_coeff_table_7_q0;
reg   [5:0] row_outbuf_address0;
reg    row_outbuf_ce0;
reg    row_outbuf_we0;
wire   [15:0] row_outbuf_q0;
reg   [5:0] col_outbuf_address0;
reg    col_outbuf_ce0;
reg    col_outbuf_we0;
wire   [15:0] col_outbuf_q0;
reg   [5:0] col_inbuf_address0;
reg    col_inbuf_ce0;
reg    col_inbuf_we0;
wire   [15:0] col_inbuf_q0;
reg    col_inbuf_ce1;
wire   [15:0] col_inbuf_q1;
reg    col_inbuf_ce2;
wire   [15:0] col_inbuf_q2;
reg    col_inbuf_ce3;
wire   [15:0] col_inbuf_q3;
reg    col_inbuf_ce4;
wire   [15:0] col_inbuf_q4;
reg    col_inbuf_ce5;
wire   [15:0] col_inbuf_q5;
reg    col_inbuf_ce6;
wire   [15:0] col_inbuf_q6;
reg    col_inbuf_ce7;
wire   [15:0] col_inbuf_q7;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_done;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_idle;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_ready;
wire   [5:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce0;
wire   [5:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address1;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce1;
wire   [5:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address2;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce2;
wire   [5:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address3;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce3;
wire   [5:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address4;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce4;
wire   [5:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address5;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce5;
wire   [5:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address6;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce6;
wire   [5:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address7;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce7;
wire   [5:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_address0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_ce0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_we0;
wire   [15:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_d0;
wire   [2:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_0_address0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_0_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_1_address0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_1_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_2_address0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_2_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_3_address0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_3_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_4_address0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_4_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_5_address0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_5_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_6_address0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_6_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_7_address0;
wire    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_7_ce0;
wire    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start;
wire    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_done;
wire    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_idle;
wire    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_ready;
wire   [5:0] grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_row_outbuf_address0;
wire    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_row_outbuf_ce0;
wire   [5:0] grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_address0;
wire    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_ce0;
wire    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_we0;
wire   [15:0] grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_d0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_done;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_idle;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_ready;
wire   [5:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce0;
wire   [5:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address1;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce1;
wire   [5:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address2;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce2;
wire   [5:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address3;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce3;
wire   [5:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address4;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce4;
wire   [5:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address5;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce5;
wire   [5:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address6;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce6;
wire   [5:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address7;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce7;
wire   [5:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_address0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_ce0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_we0;
wire   [15:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_d0;
wire   [2:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_0_address0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_0_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_1_address0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_1_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_2_address0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_2_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_3_address0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_3_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_4_address0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_4_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_5_address0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_5_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_6_address0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_6_ce0;
wire   [2:0] grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_7_address0;
wire    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_7_ce0;
wire    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start;
wire    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_done;
wire    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_idle;
wire    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_ready;
wire   [5:0] grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_address0;
wire    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_ce0;
wire    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_we0;
wire   [15:0] grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_d0;
wire   [5:0] grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_col_outbuf_address0;
wire    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_col_outbuf_ce0;
reg    grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start_reg = 1'b0;
#0 grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start_reg = 1'b0;
#0 grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start_reg = 1'b0;
#0 grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start_reg = 1'b0;
end

dct_dct_2d_dct_coeff_table_0_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_0_address0),
    .ce0(dct_coeff_table_0_ce0),
    .q0(dct_coeff_table_0_q0)
);

dct_dct_2d_dct_coeff_table_1_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_1_address0),
    .ce0(dct_coeff_table_1_ce0),
    .q0(dct_coeff_table_1_q0)
);

dct_dct_2d_dct_coeff_table_2_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_2_address0),
    .ce0(dct_coeff_table_2_ce0),
    .q0(dct_coeff_table_2_q0)
);

dct_dct_2d_dct_coeff_table_3_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_3_address0),
    .ce0(dct_coeff_table_3_ce0),
    .q0(dct_coeff_table_3_q0)
);

dct_dct_2d_dct_coeff_table_4_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_4_address0),
    .ce0(dct_coeff_table_4_ce0),
    .q0(dct_coeff_table_4_q0)
);

dct_dct_2d_dct_coeff_table_5_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_5_address0),
    .ce0(dct_coeff_table_5_ce0),
    .q0(dct_coeff_table_5_q0)
);

dct_dct_2d_dct_coeff_table_6_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_6_address0),
    .ce0(dct_coeff_table_6_ce0),
    .q0(dct_coeff_table_6_q0)
);

dct_dct_2d_dct_coeff_table_7_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_7_address0),
    .ce0(dct_coeff_table_7_ce0),
    .q0(dct_coeff_table_7_q0)
);

dct_dct_2d_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
row_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_outbuf_address0),
    .ce0(row_outbuf_ce0),
    .we0(row_outbuf_we0),
    .d0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_d0),
    .q0(row_outbuf_q0)
);

dct_dct_2d_row_outbuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_outbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_outbuf_address0),
    .ce0(col_outbuf_ce0),
    .we0(col_outbuf_we0),
    .d0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_d0),
    .q0(col_outbuf_q0)
);

dct_dct_2d_col_inbuf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
col_inbuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_inbuf_address0),
    .ce0(col_inbuf_ce0),
    .we0(col_inbuf_we0),
    .d0(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_d0),
    .q0(col_inbuf_q0),
    .address1(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address1),
    .ce1(col_inbuf_ce1),
    .q1(col_inbuf_q1),
    .address2(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address2),
    .ce2(col_inbuf_ce2),
    .q2(col_inbuf_q2),
    .address3(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address3),
    .ce3(col_inbuf_ce3),
    .q3(col_inbuf_q3),
    .address4(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address4),
    .ce4(col_inbuf_ce4),
    .q4(col_inbuf_q4),
    .address5(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address5),
    .ce5(col_inbuf_ce5),
    .q5(col_inbuf_q5),
    .address6(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address6),
    .ce6(col_inbuf_ce6),
    .q6(col_inbuf_q6),
    .address7(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address7),
    .ce7(col_inbuf_ce7),
    .q7(col_inbuf_q7)
);

dct_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start),
    .ap_done(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_done),
    .ap_idle(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_idle),
    .ap_ready(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_ready),
    .in_block_address0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address0),
    .in_block_ce0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce0),
    .in_block_q0(in_block_q0),
    .in_block_address1(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address1),
    .in_block_ce1(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce1),
    .in_block_q1(in_block_q1),
    .in_block_address2(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address2),
    .in_block_ce2(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce2),
    .in_block_q2(in_block_q2),
    .in_block_address3(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address3),
    .in_block_ce3(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce3),
    .in_block_q3(in_block_q3),
    .in_block_address4(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address4),
    .in_block_ce4(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce4),
    .in_block_q4(in_block_q4),
    .in_block_address5(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address5),
    .in_block_ce5(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce5),
    .in_block_q5(in_block_q5),
    .in_block_address6(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address6),
    .in_block_ce6(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce6),
    .in_block_q6(in_block_q6),
    .in_block_address7(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address7),
    .in_block_ce7(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce7),
    .in_block_q7(in_block_q7),
    .row_outbuf_address0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_address0),
    .row_outbuf_ce0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_ce0),
    .row_outbuf_we0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_we0),
    .row_outbuf_d0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_d0),
    .dct_coeff_table_0_address0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_0_address0),
    .dct_coeff_table_0_ce0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_0_ce0),
    .dct_coeff_table_0_q0(dct_coeff_table_0_q0),
    .dct_coeff_table_1_address0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_1_address0),
    .dct_coeff_table_1_ce0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_1_ce0),
    .dct_coeff_table_1_q0(dct_coeff_table_1_q0),
    .dct_coeff_table_2_address0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_2_address0),
    .dct_coeff_table_2_ce0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_2_ce0),
    .dct_coeff_table_2_q0(dct_coeff_table_2_q0),
    .dct_coeff_table_3_address0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_3_address0),
    .dct_coeff_table_3_ce0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_3_ce0),
    .dct_coeff_table_3_q0(dct_coeff_table_3_q0),
    .dct_coeff_table_4_address0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_4_address0),
    .dct_coeff_table_4_ce0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_4_ce0),
    .dct_coeff_table_4_q0(dct_coeff_table_4_q0),
    .dct_coeff_table_5_address0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_5_address0),
    .dct_coeff_table_5_ce0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_5_ce0),
    .dct_coeff_table_5_q0(dct_coeff_table_5_q0),
    .dct_coeff_table_6_address0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_6_address0),
    .dct_coeff_table_6_ce0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_6_ce0),
    .dct_coeff_table_6_q0(dct_coeff_table_6_q0),
    .dct_coeff_table_7_address0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_7_address0),
    .dct_coeff_table_7_ce0(grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_7_ce0),
    .dct_coeff_table_7_q0(dct_coeff_table_7_q0)
);

dct_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start),
    .ap_done(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_done),
    .ap_idle(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_idle),
    .ap_ready(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_ready),
    .row_outbuf_address0(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_row_outbuf_address0),
    .row_outbuf_ce0(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_row_outbuf_ce0),
    .row_outbuf_q0(row_outbuf_q0),
    .col_inbuf_address0(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_address0),
    .col_inbuf_ce0(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_ce0),
    .col_inbuf_we0(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_we0),
    .col_inbuf_d0(grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_d0)
);

dct_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start),
    .ap_done(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_done),
    .ap_idle(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_idle),
    .ap_ready(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_ready),
    .col_inbuf_address0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address0),
    .col_inbuf_ce0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce0),
    .col_inbuf_q0(col_inbuf_q0),
    .col_inbuf_address1(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address1),
    .col_inbuf_ce1(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce1),
    .col_inbuf_q1(col_inbuf_q1),
    .col_inbuf_address2(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address2),
    .col_inbuf_ce2(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce2),
    .col_inbuf_q2(col_inbuf_q2),
    .col_inbuf_address3(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address3),
    .col_inbuf_ce3(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce3),
    .col_inbuf_q3(col_inbuf_q3),
    .col_inbuf_address4(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address4),
    .col_inbuf_ce4(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce4),
    .col_inbuf_q4(col_inbuf_q4),
    .col_inbuf_address5(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address5),
    .col_inbuf_ce5(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce5),
    .col_inbuf_q5(col_inbuf_q5),
    .col_inbuf_address6(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address6),
    .col_inbuf_ce6(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce6),
    .col_inbuf_q6(col_inbuf_q6),
    .col_inbuf_address7(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address7),
    .col_inbuf_ce7(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce7),
    .col_inbuf_q7(col_inbuf_q7),
    .col_outbuf_address0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_address0),
    .col_outbuf_ce0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_ce0),
    .col_outbuf_we0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_we0),
    .col_outbuf_d0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_d0),
    .dct_coeff_table_0_address0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_0_address0),
    .dct_coeff_table_0_ce0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_0_ce0),
    .dct_coeff_table_0_q0(dct_coeff_table_0_q0),
    .dct_coeff_table_1_address0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_1_address0),
    .dct_coeff_table_1_ce0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_1_ce0),
    .dct_coeff_table_1_q0(dct_coeff_table_1_q0),
    .dct_coeff_table_2_address0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_2_address0),
    .dct_coeff_table_2_ce0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_2_ce0),
    .dct_coeff_table_2_q0(dct_coeff_table_2_q0),
    .dct_coeff_table_3_address0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_3_address0),
    .dct_coeff_table_3_ce0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_3_ce0),
    .dct_coeff_table_3_q0(dct_coeff_table_3_q0),
    .dct_coeff_table_4_address0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_4_address0),
    .dct_coeff_table_4_ce0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_4_ce0),
    .dct_coeff_table_4_q0(dct_coeff_table_4_q0),
    .dct_coeff_table_5_address0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_5_address0),
    .dct_coeff_table_5_ce0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_5_ce0),
    .dct_coeff_table_5_q0(dct_coeff_table_5_q0),
    .dct_coeff_table_6_address0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_6_address0),
    .dct_coeff_table_6_ce0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_6_ce0),
    .dct_coeff_table_6_q0(dct_coeff_table_6_q0),
    .dct_coeff_table_7_address0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_7_address0),
    .dct_coeff_table_7_ce0(grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_7_ce0),
    .dct_coeff_table_7_q0(dct_coeff_table_7_q0)
);

dct_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start),
    .ap_done(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_done),
    .ap_idle(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_idle),
    .ap_ready(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_ready),
    .out_block_address0(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_address0),
    .out_block_ce0(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_ce0),
    .out_block_we0(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_we0),
    .out_block_d0(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_d0),
    .col_outbuf_address0(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_col_outbuf_address0),
    .col_outbuf_ce0(grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_col_outbuf_ce0),
    .col_outbuf_q0(col_outbuf_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start_reg <= 1'b1;
        end else if ((grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_ready == 1'b1)) begin
            grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start_reg <= 1'b1;
        end else if ((grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_ready == 1'b1)) begin
            grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start_reg <= 1'b1;
        end else if ((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_ready == 1'b1)) begin
            grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_ready == 1'b1)) begin
            grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_address0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        col_inbuf_address0 = grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_address0;
    end else begin
        col_inbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        col_inbuf_ce0 = grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_ce0;
    end else begin
        col_inbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce1 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce1;
    end else begin
        col_inbuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce2 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce2;
    end else begin
        col_inbuf_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce3 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce3;
    end else begin
        col_inbuf_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce4 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce4;
    end else begin
        col_inbuf_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce5 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce5;
    end else begin
        col_inbuf_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce6 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce6;
    end else begin
        col_inbuf_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_inbuf_ce7 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_inbuf_ce7;
    end else begin
        col_inbuf_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        col_inbuf_we0 = grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_col_inbuf_we0;
    end else begin
        col_inbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_outbuf_address0 = grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_col_outbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        col_outbuf_address0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_address0;
    end else begin
        col_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        col_outbuf_ce0 = grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_col_outbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        col_outbuf_ce0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_ce0;
    end else begin
        col_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        col_outbuf_we0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_col_outbuf_we0;
    end else begin
        col_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_0_address0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_0_address0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_0_address0;
    end else begin
        dct_coeff_table_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_0_ce0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_0_ce0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_0_ce0;
    end else begin
        dct_coeff_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_1_address0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_1_address0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_1_address0;
    end else begin
        dct_coeff_table_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_1_ce0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_1_ce0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_1_ce0;
    end else begin
        dct_coeff_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_2_address0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_2_address0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_2_address0;
    end else begin
        dct_coeff_table_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_2_ce0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_2_ce0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_2_ce0;
    end else begin
        dct_coeff_table_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_3_address0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_3_address0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_3_address0;
    end else begin
        dct_coeff_table_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_3_ce0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_3_ce0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_3_ce0;
    end else begin
        dct_coeff_table_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_4_address0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_4_address0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_4_address0;
    end else begin
        dct_coeff_table_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_4_ce0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_4_ce0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_4_ce0;
    end else begin
        dct_coeff_table_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_5_address0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_5_address0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_5_address0;
    end else begin
        dct_coeff_table_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_5_ce0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_5_ce0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_5_ce0;
    end else begin
        dct_coeff_table_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_6_address0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_6_address0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_6_address0;
    end else begin
        dct_coeff_table_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_6_ce0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_6_ce0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_6_ce0;
    end else begin
        dct_coeff_table_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_7_address0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_7_address0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_7_address0;
    end else begin
        dct_coeff_table_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dct_coeff_table_7_ce0 = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_dct_coeff_table_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dct_coeff_table_7_ce0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_dct_coeff_table_7_ce0;
    end else begin
        dct_coeff_table_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        row_outbuf_address0 = grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_row_outbuf_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        row_outbuf_address0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_address0;
    end else begin
        row_outbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        row_outbuf_ce0 = grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_row_outbuf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        row_outbuf_ce0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_ce0;
    end else begin
        row_outbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        row_outbuf_we0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_row_outbuf_we0;
    end else begin
        row_outbuf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start = grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start_reg;

assign grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start_reg;

assign grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start = grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start_reg;

assign grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start = grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start_reg;

assign in_block_address0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address0;

assign in_block_address1 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address1;

assign in_block_address2 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address2;

assign in_block_address3 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address3;

assign in_block_address4 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address4;

assign in_block_address5 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address5;

assign in_block_address6 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address6;

assign in_block_address7 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_address7;

assign in_block_ce0 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce0;

assign in_block_ce1 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce1;

assign in_block_ce2 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce2;

assign in_block_ce3 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce3;

assign in_block_ce4 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce4;

assign in_block_ce5 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce5;

assign in_block_ce6 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce6;

assign in_block_ce7 = grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_in_block_ce7;

assign out_block_address0 = grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_address0;

assign out_block_ce0 = grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_ce0;

assign out_block_d0 = grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_d0;

assign out_block_we0 = grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_out_block_we0;

endmodule //dct_dct_2d
