Loading db file '/software/design-kits/cmp/28nm_fdsoi/v2p4/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -analysis_effort low
Design : BF_TOP_nbit16_size4
Version: F-2011.09-SP3
Date   : Thu May 25 12:01:08 2017
****************************************


Library(s) Used:

    C28SOI_SC_12_CORE_LL (File: /software/design-kits/cmp/28nm_fdsoi/v2p4/C28SOI_SC_12_CORE_LL@2.2@20131004.0/libs/C28SOI_SC_12_CORE_LL_tt28_0.90V_0.00V_0.00V_0.00V_25C.db)


Operating Conditions: tt28_0.90V_0.00V_0.00V_0.00V_25C   Library: C28SOI_SC_12_CORE_LL
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
BF_TOP_nbit16_size4    wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_0
                       wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_0  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_0   wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_0
                       wl_zero           C28SOI_SC_12_CORE_LL
block_g_0              wl_zero           C28SOI_SC_12_CORE_LL
block_pg_0             wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_0        wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_0       wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_0     wl_zero           C28SOI_SC_12_CORE_LL
IV_0                   wl_zero           C28SOI_SC_12_CORE_LL
ND2_0                  wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_1
                       wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_2
                       wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_3
                       wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_4
                       wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_5
                       wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_6
                       wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_7
                       wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_8
                       wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_9
                       wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_10
                       wl_zero           C28SOI_SC_12_CORE_LL
BF_add_shift_3_Nbit16_11
                       wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_1  wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_2  wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_3  wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_4  wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_5  wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_6  wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_7  wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_8  wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_9  wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_10 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_11 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_12 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_13 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_14 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_15 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_16 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_17 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_18 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_19 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_20 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_21 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_22 wl_zero           C28SOI_SC_12_CORE_LL
P4adder_N16_PowerN4_23 wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_1   wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_2   wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_3   wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_4   wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_5   wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_6   wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_7   wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_8   wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_9   wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_10  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_11  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_12  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_13  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_14  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_15  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_16  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_17  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_18  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_19  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_20  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_21  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_22  wl_zero           C28SOI_SC_12_CORE_LL
sparce_tree_POWER4_23  wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_1
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_2
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_3
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_4
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_5
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_6
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_7
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_8
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_9
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_10
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_11
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_12
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_13
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_14
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_15
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_16
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_17
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_18
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_19
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_20
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_21
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_22
                       wl_zero           C28SOI_SC_12_CORE_LL
Sum_generator_Nbit16_Nblock4_23
                       wl_zero           C28SOI_SC_12_CORE_LL
block_g_1              wl_zero           C28SOI_SC_12_CORE_LL
block_g_2              wl_zero           C28SOI_SC_12_CORE_LL
block_g_3              wl_zero           C28SOI_SC_12_CORE_LL
block_g_4              wl_zero           C28SOI_SC_12_CORE_LL
block_g_5              wl_zero           C28SOI_SC_12_CORE_LL
block_g_6              wl_zero           C28SOI_SC_12_CORE_LL
block_g_7              wl_zero           C28SOI_SC_12_CORE_LL
block_g_8              wl_zero           C28SOI_SC_12_CORE_LL
block_g_9              wl_zero           C28SOI_SC_12_CORE_LL
block_g_10             wl_zero           C28SOI_SC_12_CORE_LL
block_g_11             wl_zero           C28SOI_SC_12_CORE_LL
block_g_12             wl_zero           C28SOI_SC_12_CORE_LL
block_g_13             wl_zero           C28SOI_SC_12_CORE_LL
block_g_14             wl_zero           C28SOI_SC_12_CORE_LL
block_g_15             wl_zero           C28SOI_SC_12_CORE_LL
block_g_16             wl_zero           C28SOI_SC_12_CORE_LL
block_g_17             wl_zero           C28SOI_SC_12_CORE_LL
block_g_18             wl_zero           C28SOI_SC_12_CORE_LL
block_g_19             wl_zero           C28SOI_SC_12_CORE_LL
block_g_20             wl_zero           C28SOI_SC_12_CORE_LL
block_g_21             wl_zero           C28SOI_SC_12_CORE_LL
block_g_22             wl_zero           C28SOI_SC_12_CORE_LL
block_g_23             wl_zero           C28SOI_SC_12_CORE_LL
block_g_24             wl_zero           C28SOI_SC_12_CORE_LL
block_g_25             wl_zero           C28SOI_SC_12_CORE_LL
block_g_26             wl_zero           C28SOI_SC_12_CORE_LL
block_g_27             wl_zero           C28SOI_SC_12_CORE_LL
block_g_28             wl_zero           C28SOI_SC_12_CORE_LL
block_g_29             wl_zero           C28SOI_SC_12_CORE_LL
block_g_30             wl_zero           C28SOI_SC_12_CORE_LL
block_g_31             wl_zero           C28SOI_SC_12_CORE_LL
block_g_32             wl_zero           C28SOI_SC_12_CORE_LL
block_g_33             wl_zero           C28SOI_SC_12_CORE_LL
block_g_34             wl_zero           C28SOI_SC_12_CORE_LL
block_g_35             wl_zero           C28SOI_SC_12_CORE_LL
block_g_36             wl_zero           C28SOI_SC_12_CORE_LL
block_g_37             wl_zero           C28SOI_SC_12_CORE_LL
block_g_38             wl_zero           C28SOI_SC_12_CORE_LL
block_g_39             wl_zero           C28SOI_SC_12_CORE_LL
block_g_40             wl_zero           C28SOI_SC_12_CORE_LL
block_g_41             wl_zero           C28SOI_SC_12_CORE_LL
block_g_42             wl_zero           C28SOI_SC_12_CORE_LL
block_g_43             wl_zero           C28SOI_SC_12_CORE_LL
block_g_44             wl_zero           C28SOI_SC_12_CORE_LL
block_g_45             wl_zero           C28SOI_SC_12_CORE_LL
block_g_46             wl_zero           C28SOI_SC_12_CORE_LL
block_g_47             wl_zero           C28SOI_SC_12_CORE_LL
block_g_48             wl_zero           C28SOI_SC_12_CORE_LL
block_g_49             wl_zero           C28SOI_SC_12_CORE_LL
block_g_50             wl_zero           C28SOI_SC_12_CORE_LL
block_g_51             wl_zero           C28SOI_SC_12_CORE_LL
block_g_52             wl_zero           C28SOI_SC_12_CORE_LL
block_g_53             wl_zero           C28SOI_SC_12_CORE_LL
block_g_54             wl_zero           C28SOI_SC_12_CORE_LL
block_g_55             wl_zero           C28SOI_SC_12_CORE_LL
block_g_56             wl_zero           C28SOI_SC_12_CORE_LL
block_g_57             wl_zero           C28SOI_SC_12_CORE_LL
block_g_58             wl_zero           C28SOI_SC_12_CORE_LL
block_g_59             wl_zero           C28SOI_SC_12_CORE_LL
block_g_60             wl_zero           C28SOI_SC_12_CORE_LL
block_g_61             wl_zero           C28SOI_SC_12_CORE_LL
block_g_62             wl_zero           C28SOI_SC_12_CORE_LL
block_g_63             wl_zero           C28SOI_SC_12_CORE_LL
block_g_64             wl_zero           C28SOI_SC_12_CORE_LL
block_g_65             wl_zero           C28SOI_SC_12_CORE_LL
block_g_66             wl_zero           C28SOI_SC_12_CORE_LL
block_g_67             wl_zero           C28SOI_SC_12_CORE_LL
block_g_68             wl_zero           C28SOI_SC_12_CORE_LL
block_g_69             wl_zero           C28SOI_SC_12_CORE_LL
block_g_70             wl_zero           C28SOI_SC_12_CORE_LL
block_g_71             wl_zero           C28SOI_SC_12_CORE_LL
block_g_72             wl_zero           C28SOI_SC_12_CORE_LL
block_g_73             wl_zero           C28SOI_SC_12_CORE_LL
block_g_74             wl_zero           C28SOI_SC_12_CORE_LL
block_g_75             wl_zero           C28SOI_SC_12_CORE_LL
block_g_76             wl_zero           C28SOI_SC_12_CORE_LL
block_g_77             wl_zero           C28SOI_SC_12_CORE_LL
block_g_78             wl_zero           C28SOI_SC_12_CORE_LL
block_g_79             wl_zero           C28SOI_SC_12_CORE_LL
block_g_80             wl_zero           C28SOI_SC_12_CORE_LL
block_g_81             wl_zero           C28SOI_SC_12_CORE_LL
block_g_82             wl_zero           C28SOI_SC_12_CORE_LL
block_g_83             wl_zero           C28SOI_SC_12_CORE_LL
block_g_84             wl_zero           C28SOI_SC_12_CORE_LL
block_g_85             wl_zero           C28SOI_SC_12_CORE_LL
block_g_86             wl_zero           C28SOI_SC_12_CORE_LL
block_g_87             wl_zero           C28SOI_SC_12_CORE_LL
block_g_88             wl_zero           C28SOI_SC_12_CORE_LL
block_g_89             wl_zero           C28SOI_SC_12_CORE_LL
block_g_90             wl_zero           C28SOI_SC_12_CORE_LL
block_g_91             wl_zero           C28SOI_SC_12_CORE_LL
block_g_92             wl_zero           C28SOI_SC_12_CORE_LL
block_g_93             wl_zero           C28SOI_SC_12_CORE_LL
block_g_94             wl_zero           C28SOI_SC_12_CORE_LL
block_g_95             wl_zero           C28SOI_SC_12_CORE_LL
block_g_96             wl_zero           C28SOI_SC_12_CORE_LL
block_g_97             wl_zero           C28SOI_SC_12_CORE_LL
block_g_98             wl_zero           C28SOI_SC_12_CORE_LL
block_g_99             wl_zero           C28SOI_SC_12_CORE_LL
block_g_100            wl_zero           C28SOI_SC_12_CORE_LL
block_g_101            wl_zero           C28SOI_SC_12_CORE_LL
block_g_102            wl_zero           C28SOI_SC_12_CORE_LL
block_g_103            wl_zero           C28SOI_SC_12_CORE_LL
block_g_104            wl_zero           C28SOI_SC_12_CORE_LL
block_g_105            wl_zero           C28SOI_SC_12_CORE_LL
block_g_106            wl_zero           C28SOI_SC_12_CORE_LL
block_g_107            wl_zero           C28SOI_SC_12_CORE_LL
block_g_108            wl_zero           C28SOI_SC_12_CORE_LL
block_g_109            wl_zero           C28SOI_SC_12_CORE_LL
block_g_110            wl_zero           C28SOI_SC_12_CORE_LL
block_g_111            wl_zero           C28SOI_SC_12_CORE_LL
block_g_112            wl_zero           C28SOI_SC_12_CORE_LL
block_g_113            wl_zero           C28SOI_SC_12_CORE_LL
block_g_114            wl_zero           C28SOI_SC_12_CORE_LL
block_g_115            wl_zero           C28SOI_SC_12_CORE_LL
block_g_116            wl_zero           C28SOI_SC_12_CORE_LL
block_g_117            wl_zero           C28SOI_SC_12_CORE_LL
block_g_118            wl_zero           C28SOI_SC_12_CORE_LL
block_g_119            wl_zero           C28SOI_SC_12_CORE_LL
block_g_120            wl_zero           C28SOI_SC_12_CORE_LL
block_g_121            wl_zero           C28SOI_SC_12_CORE_LL
block_g_122            wl_zero           C28SOI_SC_12_CORE_LL
block_g_123            wl_zero           C28SOI_SC_12_CORE_LL
block_g_124            wl_zero           C28SOI_SC_12_CORE_LL
block_g_125            wl_zero           C28SOI_SC_12_CORE_LL
block_g_126            wl_zero           C28SOI_SC_12_CORE_LL
block_g_127            wl_zero           C28SOI_SC_12_CORE_LL
block_g_128            wl_zero           C28SOI_SC_12_CORE_LL
block_g_129            wl_zero           C28SOI_SC_12_CORE_LL
block_g_130            wl_zero           C28SOI_SC_12_CORE_LL
block_g_131            wl_zero           C28SOI_SC_12_CORE_LL
block_g_132            wl_zero           C28SOI_SC_12_CORE_LL
block_g_133            wl_zero           C28SOI_SC_12_CORE_LL
block_g_134            wl_zero           C28SOI_SC_12_CORE_LL
block_g_135            wl_zero           C28SOI_SC_12_CORE_LL
block_g_136            wl_zero           C28SOI_SC_12_CORE_LL
block_g_137            wl_zero           C28SOI_SC_12_CORE_LL
block_g_138            wl_zero           C28SOI_SC_12_CORE_LL
block_g_139            wl_zero           C28SOI_SC_12_CORE_LL
block_g_140            wl_zero           C28SOI_SC_12_CORE_LL
block_g_141            wl_zero           C28SOI_SC_12_CORE_LL
block_g_142            wl_zero           C28SOI_SC_12_CORE_LL
block_g_143            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_1             wl_zero           C28SOI_SC_12_CORE_LL
block_pg_2             wl_zero           C28SOI_SC_12_CORE_LL
block_pg_3             wl_zero           C28SOI_SC_12_CORE_LL
block_pg_4             wl_zero           C28SOI_SC_12_CORE_LL
block_pg_5             wl_zero           C28SOI_SC_12_CORE_LL
block_pg_6             wl_zero           C28SOI_SC_12_CORE_LL
block_pg_7             wl_zero           C28SOI_SC_12_CORE_LL
block_pg_8             wl_zero           C28SOI_SC_12_CORE_LL
block_pg_9             wl_zero           C28SOI_SC_12_CORE_LL
block_pg_10            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_11            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_12            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_13            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_14            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_15            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_16            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_17            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_18            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_19            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_20            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_21            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_22            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_23            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_24            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_25            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_26            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_27            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_28            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_29            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_30            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_31            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_32            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_33            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_34            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_35            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_36            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_37            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_38            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_39            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_40            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_41            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_42            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_43            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_44            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_45            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_46            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_47            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_48            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_49            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_50            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_51            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_52            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_53            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_54            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_55            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_56            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_57            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_58            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_59            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_60            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_61            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_62            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_63            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_64            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_65            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_66            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_67            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_68            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_69            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_70            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_71            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_72            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_73            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_74            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_75            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_76            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_77            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_78            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_79            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_80            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_81            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_82            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_83            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_84            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_85            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_86            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_87            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_88            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_89            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_90            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_91            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_92            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_93            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_94            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_95            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_96            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_97            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_98            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_99            wl_zero           C28SOI_SC_12_CORE_LL
block_pg_100           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_101           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_102           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_103           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_104           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_105           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_106           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_107           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_108           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_109           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_110           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_111           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_112           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_113           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_114           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_115           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_116           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_117           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_118           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_119           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_120           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_121           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_122           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_123           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_124           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_125           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_126           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_127           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_128           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_129           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_130           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_131           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_132           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_133           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_134           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_135           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_136           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_137           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_138           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_139           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_140           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_141           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_142           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_143           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_144           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_145           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_146           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_147           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_148           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_149           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_150           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_151           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_152           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_153           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_154           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_155           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_156           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_157           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_158           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_159           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_160           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_161           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_162           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_163           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_164           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_165           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_166           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_167           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_168           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_169           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_170           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_171           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_172           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_173           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_174           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_175           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_176           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_177           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_178           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_179           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_180           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_181           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_182           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_183           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_184           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_185           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_186           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_187           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_188           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_189           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_190           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_191           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_192           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_193           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_194           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_195           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_196           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_197           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_198           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_199           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_200           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_201           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_202           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_203           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_204           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_205           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_206           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_207           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_208           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_209           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_210           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_211           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_212           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_213           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_214           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_215           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_216           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_217           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_218           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_219           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_220           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_221           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_222           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_223           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_224           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_225           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_226           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_227           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_228           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_229           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_230           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_231           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_232           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_233           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_234           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_235           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_236           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_237           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_238           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_239           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_240           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_241           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_242           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_243           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_244           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_245           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_246           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_247           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_248           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_249           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_250           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_251           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_252           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_253           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_254           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_255           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_256           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_257           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_258           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_259           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_260           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_261           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_262           wl_zero           C28SOI_SC_12_CORE_LL
block_pg_263           wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_1        wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_2        wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_3        wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_4        wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_5        wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_6        wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_7        wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_8        wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_9        wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_10       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_11       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_12       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_13       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_14       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_15       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_16       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_17       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_18       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_19       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_20       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_21       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_22       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_23       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_24       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_25       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_26       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_27       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_28       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_29       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_30       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_31       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_32       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_33       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_34       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_35       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_36       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_37       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_38       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_39       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_40       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_41       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_42       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_43       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_44       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_45       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_46       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_47       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_48       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_49       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_50       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_51       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_52       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_53       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_54       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_55       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_56       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_57       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_58       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_59       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_60       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_61       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_62       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_63       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_64       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_65       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_66       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_67       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_68       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_69       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_70       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_71       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_72       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_73       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_74       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_75       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_76       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_77       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_78       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_79       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_80       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_81       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_82       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_83       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_84       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_85       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_86       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_87       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_88       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_89       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_90       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_91       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_92       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_93       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_94       wl_zero           C28SOI_SC_12_CORE_LL
cs_generic_N4_95       wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_1       wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_2       wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_3       wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_4       wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_5       wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_6       wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_7       wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_8       wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_9       wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_10      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_11      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_12      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_13      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_14      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_15      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_16      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_17      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_18      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_19      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_20      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_21      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_22      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_23      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_24      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_25      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_26      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_27      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_28      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_29      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_30      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_31      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_32      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_33      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_34      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_35      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_36      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_37      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_38      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_39      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_40      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_41      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_42      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_43      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_44      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_45      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_46      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_47      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_48      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_49      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_50      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_51      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_52      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_53      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_54      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_55      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_56      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_57      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_58      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_59      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_60      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_61      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_62      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_63      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_64      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_65      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_66      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_67      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_68      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_69      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_70      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_71      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_72      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_73      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_74      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_75      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_76      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_77      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_78      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_79      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_80      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_81      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_82      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_83      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_84      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_85      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_86      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_87      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_88      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_89      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_90      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_91      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_92      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_93      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_94      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_95      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_96      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_97      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_98      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_99      wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_100     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_101     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_102     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_103     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_104     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_105     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_106     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_107     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_108     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_109     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_110     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_111     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_112     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_113     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_114     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_115     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_116     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_117     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_118     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_119     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_120     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_121     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_122     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_123     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_124     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_125     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_126     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_127     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_128     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_129     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_130     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_131     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_132     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_133     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_134     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_135     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_136     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_137     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_138     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_139     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_140     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_141     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_142     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_143     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_144     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_145     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_146     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_147     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_148     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_149     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_150     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_151     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_152     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_153     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_154     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_155     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_156     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_157     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_158     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_159     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_160     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_161     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_162     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_163     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_164     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_165     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_166     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_167     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_168     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_169     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_170     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_171     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_172     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_173     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_174     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_175     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_176     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_177     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_178     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_179     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_180     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_181     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_182     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_183     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_184     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_185     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_186     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_187     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_188     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_189     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_190     wl_zero           C28SOI_SC_12_CORE_LL
RCA_generic_N4_191     wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_1     wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_2     wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_3     wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_4     wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_5     wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_6     wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_7     wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_8     wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_9     wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_10    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_11    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_12    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_13    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_14    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_15    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_16    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_17    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_18    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_19    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_20    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_21    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_22    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_23    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_24    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_25    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_26    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_27    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_28    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_29    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_30    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_31    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_32    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_33    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_34    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_35    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_36    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_37    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_38    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_39    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_40    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_41    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_42    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_43    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_44    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_45    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_46    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_47    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_48    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_49    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_50    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_51    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_52    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_53    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_54    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_55    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_56    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_57    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_58    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_59    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_60    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_61    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_62    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_63    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_64    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_65    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_66    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_67    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_68    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_69    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_70    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_71    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_72    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_73    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_74    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_75    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_76    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_77    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_78    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_79    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_80    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_81    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_82    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_83    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_84    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_85    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_86    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_87    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_88    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_89    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_90    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_91    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_92    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_93    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_94    wl_zero           C28SOI_SC_12_CORE_LL
MUX21_GENERIC_N4_95    wl_zero           C28SOI_SC_12_CORE_LL
IV_1                   wl_zero           C28SOI_SC_12_CORE_LL
IV_2                   wl_zero           C28SOI_SC_12_CORE_LL
IV_3                   wl_zero           C28SOI_SC_12_CORE_LL
IV_4                   wl_zero           C28SOI_SC_12_CORE_LL
IV_5                   wl_zero           C28SOI_SC_12_CORE_LL
IV_6                   wl_zero           C28SOI_SC_12_CORE_LL
IV_7                   wl_zero           C28SOI_SC_12_CORE_LL
IV_8                   wl_zero           C28SOI_SC_12_CORE_LL
IV_9                   wl_zero           C28SOI_SC_12_CORE_LL
IV_10                  wl_zero           C28SOI_SC_12_CORE_LL
IV_11                  wl_zero           C28SOI_SC_12_CORE_LL
IV_12                  wl_zero           C28SOI_SC_12_CORE_LL
IV_13                  wl_zero           C28SOI_SC_12_CORE_LL
IV_14                  wl_zero           C28SOI_SC_12_CORE_LL
IV_15                  wl_zero           C28SOI_SC_12_CORE_LL
IV_16                  wl_zero           C28SOI_SC_12_CORE_LL
IV_17                  wl_zero           C28SOI_SC_12_CORE_LL
IV_18                  wl_zero           C28SOI_SC_12_CORE_LL
IV_19                  wl_zero           C28SOI_SC_12_CORE_LL
IV_20                  wl_zero           C28SOI_SC_12_CORE_LL
IV_21                  wl_zero           C28SOI_SC_12_CORE_LL
IV_22                  wl_zero           C28SOI_SC_12_CORE_LL
IV_23                  wl_zero           C28SOI_SC_12_CORE_LL
IV_24                  wl_zero           C28SOI_SC_12_CORE_LL
IV_25                  wl_zero           C28SOI_SC_12_CORE_LL
IV_26                  wl_zero           C28SOI_SC_12_CORE_LL
IV_27                  wl_zero           C28SOI_SC_12_CORE_LL
IV_28                  wl_zero           C28SOI_SC_12_CORE_LL
IV_29                  wl_zero           C28SOI_SC_12_CORE_LL
IV_30                  wl_zero           C28SOI_SC_12_CORE_LL
IV_31                  wl_zero           C28SOI_SC_12_CORE_LL
IV_32                  wl_zero           C28SOI_SC_12_CORE_LL
IV_33                  wl_zero           C28SOI_SC_12_CORE_LL
IV_34                  wl_zero           C28SOI_SC_12_CORE_LL
IV_35                  wl_zero           C28SOI_SC_12_CORE_LL
IV_36                  wl_zero           C28SOI_SC_12_CORE_LL
IV_37                  wl_zero           C28SOI_SC_12_CORE_LL
IV_38                  wl_zero           C28SOI_SC_12_CORE_LL
IV_39                  wl_zero           C28SOI_SC_12_CORE_LL
IV_40                  wl_zero           C28SOI_SC_12_CORE_LL
IV_41                  wl_zero           C28SOI_SC_12_CORE_LL
IV_42                  wl_zero           C28SOI_SC_12_CORE_LL
IV_43                  wl_zero           C28SOI_SC_12_CORE_LL
IV_44                  wl_zero           C28SOI_SC_12_CORE_LL
IV_45                  wl_zero           C28SOI_SC_12_CORE_LL
IV_46                  wl_zero           C28SOI_SC_12_CORE_LL
IV_47                  wl_zero           C28SOI_SC_12_CORE_LL
IV_48                  wl_zero           C28SOI_SC_12_CORE_LL
IV_49                  wl_zero           C28SOI_SC_12_CORE_LL
IV_50                  wl_zero           C28SOI_SC_12_CORE_LL
IV_51                  wl_zero           C28SOI_SC_12_CORE_LL
IV_52                  wl_zero           C28SOI_SC_12_CORE_LL
IV_53                  wl_zero           C28SOI_SC_12_CORE_LL
IV_54                  wl_zero           C28SOI_SC_12_CORE_LL
IV_55                  wl_zero           C28SOI_SC_12_CORE_LL
IV_56                  wl_zero           C28SOI_SC_12_CORE_LL
IV_57                  wl_zero           C28SOI_SC_12_CORE_LL
IV_58                  wl_zero           C28SOI_SC_12_CORE_LL
IV_59                  wl_zero           C28SOI_SC_12_CORE_LL
IV_60                  wl_zero           C28SOI_SC_12_CORE_LL
IV_61                  wl_zero           C28SOI_SC_12_CORE_LL
IV_62                  wl_zero           C28SOI_SC_12_CORE_LL
IV_63                  wl_zero           C28SOI_SC_12_CORE_LL
IV_64                  wl_zero           C28SOI_SC_12_CORE_LL
IV_65                  wl_zero           C28SOI_SC_12_CORE_LL
IV_66                  wl_zero           C28SOI_SC_12_CORE_LL
IV_67                  wl_zero           C28SOI_SC_12_CORE_LL
IV_68                  wl_zero           C28SOI_SC_12_CORE_LL
IV_69                  wl_zero           C28SOI_SC_12_CORE_LL
IV_70                  wl_zero           C28SOI_SC_12_CORE_LL
IV_71                  wl_zero           C28SOI_SC_12_CORE_LL
IV_72                  wl_zero           C28SOI_SC_12_CORE_LL
IV_73                  wl_zero           C28SOI_SC_12_CORE_LL
IV_74                  wl_zero           C28SOI_SC_12_CORE_LL
IV_75                  wl_zero           C28SOI_SC_12_CORE_LL
IV_76                  wl_zero           C28SOI_SC_12_CORE_LL
IV_77                  wl_zero           C28SOI_SC_12_CORE_LL
IV_78                  wl_zero           C28SOI_SC_12_CORE_LL
IV_79                  wl_zero           C28SOI_SC_12_CORE_LL
IV_80                  wl_zero           C28SOI_SC_12_CORE_LL
IV_81                  wl_zero           C28SOI_SC_12_CORE_LL
IV_82                  wl_zero           C28SOI_SC_12_CORE_LL
IV_83                  wl_zero           C28SOI_SC_12_CORE_LL
IV_84                  wl_zero           C28SOI_SC_12_CORE_LL
IV_85                  wl_zero           C28SOI_SC_12_CORE_LL
IV_86                  wl_zero           C28SOI_SC_12_CORE_LL
IV_87                  wl_zero           C28SOI_SC_12_CORE_LL
IV_88                  wl_zero           C28SOI_SC_12_CORE_LL
IV_89                  wl_zero           C28SOI_SC_12_CORE_LL
IV_90                  wl_zero           C28SOI_SC_12_CORE_LL
IV_91                  wl_zero           C28SOI_SC_12_CORE_LL
IV_92                  wl_zero           C28SOI_SC_12_CORE_LL
IV_93                  wl_zero           C28SOI_SC_12_CORE_LL
IV_94                  wl_zero           C28SOI_SC_12_CORE_LL
IV_95                  wl_zero           C28SOI_SC_12_CORE_LL
ND2_1                  wl_zero           C28SOI_SC_12_CORE_LL
ND2_2                  wl_zero           C28SOI_SC_12_CORE_LL
ND2_3                  wl_zero           C28SOI_SC_12_CORE_LL
ND2_4                  wl_zero           C28SOI_SC_12_CORE_LL
ND2_5                  wl_zero           C28SOI_SC_12_CORE_LL
ND2_6                  wl_zero           C28SOI_SC_12_CORE_LL
ND2_7                  wl_zero           C28SOI_SC_12_CORE_LL
ND2_8                  wl_zero           C28SOI_SC_12_CORE_LL
ND2_9                  wl_zero           C28SOI_SC_12_CORE_LL
ND2_10                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_11                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_12                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_13                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_14                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_15                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_16                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_17                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_18                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_19                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_20                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_21                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_22                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_23                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_24                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_25                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_26                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_27                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_28                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_29                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_30                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_31                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_32                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_33                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_34                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_35                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_36                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_37                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_38                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_39                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_40                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_41                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_42                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_43                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_44                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_45                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_46                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_47                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_48                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_49                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_50                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_51                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_52                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_53                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_54                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_55                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_56                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_57                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_58                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_59                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_60                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_61                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_62                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_63                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_64                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_65                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_66                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_67                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_68                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_69                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_70                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_71                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_72                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_73                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_74                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_75                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_76                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_77                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_78                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_79                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_80                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_81                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_82                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_83                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_84                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_85                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_86                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_87                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_88                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_89                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_90                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_91                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_92                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_93                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_94                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_95                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_96                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_97                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_98                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_99                 wl_zero           C28SOI_SC_12_CORE_LL
ND2_100                wl_zero           C28SOI_SC_12_CORE_LL
ND2_101                wl_zero           C28SOI_SC_12_CORE_LL
ND2_102                wl_zero           C28SOI_SC_12_CORE_LL
ND2_103                wl_zero           C28SOI_SC_12_CORE_LL
ND2_104                wl_zero           C28SOI_SC_12_CORE_LL
ND2_105                wl_zero           C28SOI_SC_12_CORE_LL
ND2_106                wl_zero           C28SOI_SC_12_CORE_LL
ND2_107                wl_zero           C28SOI_SC_12_CORE_LL
ND2_108                wl_zero           C28SOI_SC_12_CORE_LL
ND2_109                wl_zero           C28SOI_SC_12_CORE_LL
ND2_110                wl_zero           C28SOI_SC_12_CORE_LL
ND2_111                wl_zero           C28SOI_SC_12_CORE_LL
ND2_112                wl_zero           C28SOI_SC_12_CORE_LL
ND2_113                wl_zero           C28SOI_SC_12_CORE_LL
ND2_114                wl_zero           C28SOI_SC_12_CORE_LL
ND2_115                wl_zero           C28SOI_SC_12_CORE_LL
ND2_116                wl_zero           C28SOI_SC_12_CORE_LL
ND2_117                wl_zero           C28SOI_SC_12_CORE_LL
ND2_118                wl_zero           C28SOI_SC_12_CORE_LL
ND2_119                wl_zero           C28SOI_SC_12_CORE_LL
ND2_120                wl_zero           C28SOI_SC_12_CORE_LL
ND2_121                wl_zero           C28SOI_SC_12_CORE_LL
ND2_122                wl_zero           C28SOI_SC_12_CORE_LL
ND2_123                wl_zero           C28SOI_SC_12_CORE_LL
ND2_124                wl_zero           C28SOI_SC_12_CORE_LL
ND2_125                wl_zero           C28SOI_SC_12_CORE_LL
ND2_126                wl_zero           C28SOI_SC_12_CORE_LL
ND2_127                wl_zero           C28SOI_SC_12_CORE_LL
ND2_128                wl_zero           C28SOI_SC_12_CORE_LL
ND2_129                wl_zero           C28SOI_SC_12_CORE_LL
ND2_130                wl_zero           C28SOI_SC_12_CORE_LL
ND2_131                wl_zero           C28SOI_SC_12_CORE_LL
ND2_132                wl_zero           C28SOI_SC_12_CORE_LL
ND2_133                wl_zero           C28SOI_SC_12_CORE_LL
ND2_134                wl_zero           C28SOI_SC_12_CORE_LL
ND2_135                wl_zero           C28SOI_SC_12_CORE_LL
ND2_136                wl_zero           C28SOI_SC_12_CORE_LL
ND2_137                wl_zero           C28SOI_SC_12_CORE_LL
ND2_138                wl_zero           C28SOI_SC_12_CORE_LL
ND2_139                wl_zero           C28SOI_SC_12_CORE_LL
ND2_140                wl_zero           C28SOI_SC_12_CORE_LL
ND2_141                wl_zero           C28SOI_SC_12_CORE_LL
ND2_142                wl_zero           C28SOI_SC_12_CORE_LL
ND2_143                wl_zero           C28SOI_SC_12_CORE_LL
ND2_144                wl_zero           C28SOI_SC_12_CORE_LL
ND2_145                wl_zero           C28SOI_SC_12_CORE_LL
ND2_146                wl_zero           C28SOI_SC_12_CORE_LL
ND2_147                wl_zero           C28SOI_SC_12_CORE_LL
ND2_148                wl_zero           C28SOI_SC_12_CORE_LL
ND2_149                wl_zero           C28SOI_SC_12_CORE_LL
ND2_150                wl_zero           C28SOI_SC_12_CORE_LL
ND2_151                wl_zero           C28SOI_SC_12_CORE_LL
ND2_152                wl_zero           C28SOI_SC_12_CORE_LL
ND2_153                wl_zero           C28SOI_SC_12_CORE_LL
ND2_154                wl_zero           C28SOI_SC_12_CORE_LL
ND2_155                wl_zero           C28SOI_SC_12_CORE_LL
ND2_156                wl_zero           C28SOI_SC_12_CORE_LL
ND2_157                wl_zero           C28SOI_SC_12_CORE_LL
ND2_158                wl_zero           C28SOI_SC_12_CORE_LL
ND2_159                wl_zero           C28SOI_SC_12_CORE_LL
ND2_160                wl_zero           C28SOI_SC_12_CORE_LL
ND2_161                wl_zero           C28SOI_SC_12_CORE_LL
ND2_162                wl_zero           C28SOI_SC_12_CORE_LL
ND2_163                wl_zero           C28SOI_SC_12_CORE_LL
ND2_164                wl_zero           C28SOI_SC_12_CORE_LL
ND2_165                wl_zero           C28SOI_SC_12_CORE_LL
ND2_166                wl_zero           C28SOI_SC_12_CORE_LL
ND2_167                wl_zero           C28SOI_SC_12_CORE_LL
ND2_168                wl_zero           C28SOI_SC_12_CORE_LL
ND2_169                wl_zero           C28SOI_SC_12_CORE_LL
ND2_170                wl_zero           C28SOI_SC_12_CORE_LL
ND2_171                wl_zero           C28SOI_SC_12_CORE_LL
ND2_172                wl_zero           C28SOI_SC_12_CORE_LL
ND2_173                wl_zero           C28SOI_SC_12_CORE_LL
ND2_174                wl_zero           C28SOI_SC_12_CORE_LL
ND2_175                wl_zero           C28SOI_SC_12_CORE_LL
ND2_176                wl_zero           C28SOI_SC_12_CORE_LL
ND2_177                wl_zero           C28SOI_SC_12_CORE_LL
ND2_178                wl_zero           C28SOI_SC_12_CORE_LL
ND2_179                wl_zero           C28SOI_SC_12_CORE_LL
ND2_180                wl_zero           C28SOI_SC_12_CORE_LL
ND2_181                wl_zero           C28SOI_SC_12_CORE_LL
ND2_182                wl_zero           C28SOI_SC_12_CORE_LL
ND2_183                wl_zero           C28SOI_SC_12_CORE_LL
ND2_184                wl_zero           C28SOI_SC_12_CORE_LL
ND2_185                wl_zero           C28SOI_SC_12_CORE_LL
ND2_186                wl_zero           C28SOI_SC_12_CORE_LL
ND2_187                wl_zero           C28SOI_SC_12_CORE_LL
ND2_188                wl_zero           C28SOI_SC_12_CORE_LL
ND2_189                wl_zero           C28SOI_SC_12_CORE_LL
ND2_190                wl_zero           C28SOI_SC_12_CORE_LL
ND2_191                wl_zero           C28SOI_SC_12_CORE_LL
ND2_192                wl_zero           C28SOI_SC_12_CORE_LL
ND2_193                wl_zero           C28SOI_SC_12_CORE_LL
ND2_194                wl_zero           C28SOI_SC_12_CORE_LL
ND2_195                wl_zero           C28SOI_SC_12_CORE_LL
ND2_196                wl_zero           C28SOI_SC_12_CORE_LL
ND2_197                wl_zero           C28SOI_SC_12_CORE_LL
ND2_198                wl_zero           C28SOI_SC_12_CORE_LL
ND2_199                wl_zero           C28SOI_SC_12_CORE_LL
ND2_200                wl_zero           C28SOI_SC_12_CORE_LL
ND2_201                wl_zero           C28SOI_SC_12_CORE_LL
ND2_202                wl_zero           C28SOI_SC_12_CORE_LL
ND2_203                wl_zero           C28SOI_SC_12_CORE_LL
ND2_204                wl_zero           C28SOI_SC_12_CORE_LL
ND2_205                wl_zero           C28SOI_SC_12_CORE_LL
ND2_206                wl_zero           C28SOI_SC_12_CORE_LL
ND2_207                wl_zero           C28SOI_SC_12_CORE_LL
ND2_208                wl_zero           C28SOI_SC_12_CORE_LL
ND2_209                wl_zero           C28SOI_SC_12_CORE_LL
ND2_210                wl_zero           C28SOI_SC_12_CORE_LL
ND2_211                wl_zero           C28SOI_SC_12_CORE_LL
ND2_212                wl_zero           C28SOI_SC_12_CORE_LL
ND2_213                wl_zero           C28SOI_SC_12_CORE_LL
ND2_214                wl_zero           C28SOI_SC_12_CORE_LL
ND2_215                wl_zero           C28SOI_SC_12_CORE_LL
ND2_216                wl_zero           C28SOI_SC_12_CORE_LL
ND2_217                wl_zero           C28SOI_SC_12_CORE_LL
ND2_218                wl_zero           C28SOI_SC_12_CORE_LL
ND2_219                wl_zero           C28SOI_SC_12_CORE_LL
ND2_220                wl_zero           C28SOI_SC_12_CORE_LL
ND2_221                wl_zero           C28SOI_SC_12_CORE_LL
ND2_222                wl_zero           C28SOI_SC_12_CORE_LL
ND2_223                wl_zero           C28SOI_SC_12_CORE_LL
ND2_224                wl_zero           C28SOI_SC_12_CORE_LL
ND2_225                wl_zero           C28SOI_SC_12_CORE_LL
ND2_226                wl_zero           C28SOI_SC_12_CORE_LL
ND2_227                wl_zero           C28SOI_SC_12_CORE_LL
ND2_228                wl_zero           C28SOI_SC_12_CORE_LL
ND2_229                wl_zero           C28SOI_SC_12_CORE_LL
ND2_230                wl_zero           C28SOI_SC_12_CORE_LL
ND2_231                wl_zero           C28SOI_SC_12_CORE_LL
ND2_232                wl_zero           C28SOI_SC_12_CORE_LL
ND2_233                wl_zero           C28SOI_SC_12_CORE_LL
ND2_234                wl_zero           C28SOI_SC_12_CORE_LL
ND2_235                wl_zero           C28SOI_SC_12_CORE_LL
ND2_236                wl_zero           C28SOI_SC_12_CORE_LL
ND2_237                wl_zero           C28SOI_SC_12_CORE_LL
ND2_238                wl_zero           C28SOI_SC_12_CORE_LL
ND2_239                wl_zero           C28SOI_SC_12_CORE_LL
ND2_240                wl_zero           C28SOI_SC_12_CORE_LL
ND2_241                wl_zero           C28SOI_SC_12_CORE_LL
ND2_242                wl_zero           C28SOI_SC_12_CORE_LL
ND2_243                wl_zero           C28SOI_SC_12_CORE_LL
ND2_244                wl_zero           C28SOI_SC_12_CORE_LL
ND2_245                wl_zero           C28SOI_SC_12_CORE_LL
ND2_246                wl_zero           C28SOI_SC_12_CORE_LL
ND2_247                wl_zero           C28SOI_SC_12_CORE_LL
ND2_248                wl_zero           C28SOI_SC_12_CORE_LL
ND2_249                wl_zero           C28SOI_SC_12_CORE_LL
ND2_250                wl_zero           C28SOI_SC_12_CORE_LL
ND2_251                wl_zero           C28SOI_SC_12_CORE_LL
ND2_252                wl_zero           C28SOI_SC_12_CORE_LL
ND2_253                wl_zero           C28SOI_SC_12_CORE_LL
ND2_254                wl_zero           C28SOI_SC_12_CORE_LL
ND2_255                wl_zero           C28SOI_SC_12_CORE_LL
ND2_256                wl_zero           C28SOI_SC_12_CORE_LL
ND2_257                wl_zero           C28SOI_SC_12_CORE_LL
ND2_258                wl_zero           C28SOI_SC_12_CORE_LL
ND2_259                wl_zero           C28SOI_SC_12_CORE_LL
ND2_260                wl_zero           C28SOI_SC_12_CORE_LL
ND2_261                wl_zero           C28SOI_SC_12_CORE_LL
ND2_262                wl_zero           C28SOI_SC_12_CORE_LL
ND2_263                wl_zero           C28SOI_SC_12_CORE_LL
ND2_264                wl_zero           C28SOI_SC_12_CORE_LL
ND2_265                wl_zero           C28SOI_SC_12_CORE_LL
ND2_266                wl_zero           C28SOI_SC_12_CORE_LL
ND2_267                wl_zero           C28SOI_SC_12_CORE_LL
ND2_268                wl_zero           C28SOI_SC_12_CORE_LL
ND2_269                wl_zero           C28SOI_SC_12_CORE_LL
ND2_270                wl_zero           C28SOI_SC_12_CORE_LL
ND2_271                wl_zero           C28SOI_SC_12_CORE_LL
ND2_272                wl_zero           C28SOI_SC_12_CORE_LL
ND2_273                wl_zero           C28SOI_SC_12_CORE_LL
ND2_274                wl_zero           C28SOI_SC_12_CORE_LL
ND2_275                wl_zero           C28SOI_SC_12_CORE_LL
ND2_276                wl_zero           C28SOI_SC_12_CORE_LL
ND2_277                wl_zero           C28SOI_SC_12_CORE_LL
ND2_278                wl_zero           C28SOI_SC_12_CORE_LL
ND2_279                wl_zero           C28SOI_SC_12_CORE_LL
ND2_280                wl_zero           C28SOI_SC_12_CORE_LL
ND2_281                wl_zero           C28SOI_SC_12_CORE_LL
ND2_282                wl_zero           C28SOI_SC_12_CORE_LL
ND2_283                wl_zero           C28SOI_SC_12_CORE_LL
ND2_284                wl_zero           C28SOI_SC_12_CORE_LL
ND2_285                wl_zero           C28SOI_SC_12_CORE_LL
ND2_286                wl_zero           C28SOI_SC_12_CORE_LL
ND2_287                wl_zero           C28SOI_SC_12_CORE_LL
ND2_288                wl_zero           C28SOI_SC_12_CORE_LL
ND2_289                wl_zero           C28SOI_SC_12_CORE_LL
ND2_290                wl_zero           C28SOI_SC_12_CORE_LL
ND2_291                wl_zero           C28SOI_SC_12_CORE_LL
ND2_292                wl_zero           C28SOI_SC_12_CORE_LL
ND2_293                wl_zero           C28SOI_SC_12_CORE_LL
ND2_294                wl_zero           C28SOI_SC_12_CORE_LL
ND2_295                wl_zero           C28SOI_SC_12_CORE_LL
ND2_296                wl_zero           C28SOI_SC_12_CORE_LL
ND2_297                wl_zero           C28SOI_SC_12_CORE_LL
ND2_298                wl_zero           C28SOI_SC_12_CORE_LL
ND2_299                wl_zero           C28SOI_SC_12_CORE_LL
ND2_300                wl_zero           C28SOI_SC_12_CORE_LL
ND2_301                wl_zero           C28SOI_SC_12_CORE_LL
ND2_302                wl_zero           C28SOI_SC_12_CORE_LL
ND2_303                wl_zero           C28SOI_SC_12_CORE_LL
ND2_304                wl_zero           C28SOI_SC_12_CORE_LL
ND2_305                wl_zero           C28SOI_SC_12_CORE_LL
ND2_306                wl_zero           C28SOI_SC_12_CORE_LL
ND2_307                wl_zero           C28SOI_SC_12_CORE_LL
ND2_308                wl_zero           C28SOI_SC_12_CORE_LL
ND2_309                wl_zero           C28SOI_SC_12_CORE_LL
ND2_310                wl_zero           C28SOI_SC_12_CORE_LL
ND2_311                wl_zero           C28SOI_SC_12_CORE_LL
ND2_312                wl_zero           C28SOI_SC_12_CORE_LL
ND2_313                wl_zero           C28SOI_SC_12_CORE_LL
ND2_314                wl_zero           C28SOI_SC_12_CORE_LL
ND2_315                wl_zero           C28SOI_SC_12_CORE_LL
ND2_316                wl_zero           C28SOI_SC_12_CORE_LL
ND2_317                wl_zero           C28SOI_SC_12_CORE_LL
ND2_318                wl_zero           C28SOI_SC_12_CORE_LL
ND2_319                wl_zero           C28SOI_SC_12_CORE_LL
ND2_320                wl_zero           C28SOI_SC_12_CORE_LL
ND2_321                wl_zero           C28SOI_SC_12_CORE_LL
ND2_322                wl_zero           C28SOI_SC_12_CORE_LL
ND2_323                wl_zero           C28SOI_SC_12_CORE_LL
ND2_324                wl_zero           C28SOI_SC_12_CORE_LL
ND2_325                wl_zero           C28SOI_SC_12_CORE_LL
ND2_326                wl_zero           C28SOI_SC_12_CORE_LL
ND2_327                wl_zero           C28SOI_SC_12_CORE_LL
ND2_328                wl_zero           C28SOI_SC_12_CORE_LL
ND2_329                wl_zero           C28SOI_SC_12_CORE_LL
ND2_330                wl_zero           C28SOI_SC_12_CORE_LL
ND2_331                wl_zero           C28SOI_SC_12_CORE_LL
ND2_332                wl_zero           C28SOI_SC_12_CORE_LL
ND2_333                wl_zero           C28SOI_SC_12_CORE_LL
ND2_334                wl_zero           C28SOI_SC_12_CORE_LL
ND2_335                wl_zero           C28SOI_SC_12_CORE_LL
ND2_336                wl_zero           C28SOI_SC_12_CORE_LL
ND2_337                wl_zero           C28SOI_SC_12_CORE_LL
ND2_338                wl_zero           C28SOI_SC_12_CORE_LL
ND2_339                wl_zero           C28SOI_SC_12_CORE_LL
ND2_340                wl_zero           C28SOI_SC_12_CORE_LL
ND2_341                wl_zero           C28SOI_SC_12_CORE_LL
ND2_342                wl_zero           C28SOI_SC_12_CORE_LL
ND2_343                wl_zero           C28SOI_SC_12_CORE_LL
ND2_344                wl_zero           C28SOI_SC_12_CORE_LL
ND2_345                wl_zero           C28SOI_SC_12_CORE_LL
ND2_346                wl_zero           C28SOI_SC_12_CORE_LL
ND2_347                wl_zero           C28SOI_SC_12_CORE_LL
ND2_348                wl_zero           C28SOI_SC_12_CORE_LL
ND2_349                wl_zero           C28SOI_SC_12_CORE_LL
ND2_350                wl_zero           C28SOI_SC_12_CORE_LL
ND2_351                wl_zero           C28SOI_SC_12_CORE_LL
ND2_352                wl_zero           C28SOI_SC_12_CORE_LL
ND2_353                wl_zero           C28SOI_SC_12_CORE_LL
ND2_354                wl_zero           C28SOI_SC_12_CORE_LL
ND2_355                wl_zero           C28SOI_SC_12_CORE_LL
ND2_356                wl_zero           C28SOI_SC_12_CORE_LL
ND2_357                wl_zero           C28SOI_SC_12_CORE_LL
ND2_358                wl_zero           C28SOI_SC_12_CORE_LL
ND2_359                wl_zero           C28SOI_SC_12_CORE_LL
ND2_360                wl_zero           C28SOI_SC_12_CORE_LL
ND2_361                wl_zero           C28SOI_SC_12_CORE_LL
ND2_362                wl_zero           C28SOI_SC_12_CORE_LL
ND2_363                wl_zero           C28SOI_SC_12_CORE_LL
ND2_364                wl_zero           C28SOI_SC_12_CORE_LL
ND2_365                wl_zero           C28SOI_SC_12_CORE_LL
ND2_366                wl_zero           C28SOI_SC_12_CORE_LL
ND2_367                wl_zero           C28SOI_SC_12_CORE_LL
ND2_368                wl_zero           C28SOI_SC_12_CORE_LL
ND2_369                wl_zero           C28SOI_SC_12_CORE_LL
ND2_370                wl_zero           C28SOI_SC_12_CORE_LL
ND2_371                wl_zero           C28SOI_SC_12_CORE_LL
ND2_372                wl_zero           C28SOI_SC_12_CORE_LL
ND2_373                wl_zero           C28SOI_SC_12_CORE_LL
ND2_374                wl_zero           C28SOI_SC_12_CORE_LL
ND2_375                wl_zero           C28SOI_SC_12_CORE_LL
ND2_376                wl_zero           C28SOI_SC_12_CORE_LL
ND2_377                wl_zero           C28SOI_SC_12_CORE_LL
ND2_378                wl_zero           C28SOI_SC_12_CORE_LL
ND2_379                wl_zero           C28SOI_SC_12_CORE_LL
ND2_380                wl_zero           C28SOI_SC_12_CORE_LL
ND2_381                wl_zero           C28SOI_SC_12_CORE_LL
ND2_382                wl_zero           C28SOI_SC_12_CORE_LL
ND2_383                wl_zero           C28SOI_SC_12_CORE_LL
ND2_384                wl_zero           C28SOI_SC_12_CORE_LL
ND2_385                wl_zero           C28SOI_SC_12_CORE_LL
ND2_386                wl_zero           C28SOI_SC_12_CORE_LL
ND2_387                wl_zero           C28SOI_SC_12_CORE_LL
ND2_388                wl_zero           C28SOI_SC_12_CORE_LL
ND2_389                wl_zero           C28SOI_SC_12_CORE_LL
ND2_390                wl_zero           C28SOI_SC_12_CORE_LL
ND2_391                wl_zero           C28SOI_SC_12_CORE_LL
ND2_392                wl_zero           C28SOI_SC_12_CORE_LL
ND2_393                wl_zero           C28SOI_SC_12_CORE_LL
ND2_394                wl_zero           C28SOI_SC_12_CORE_LL
ND2_395                wl_zero           C28SOI_SC_12_CORE_LL
ND2_396                wl_zero           C28SOI_SC_12_CORE_LL
ND2_397                wl_zero           C28SOI_SC_12_CORE_LL
ND2_398                wl_zero           C28SOI_SC_12_CORE_LL
ND2_399                wl_zero           C28SOI_SC_12_CORE_LL
ND2_400                wl_zero           C28SOI_SC_12_CORE_LL
ND2_401                wl_zero           C28SOI_SC_12_CORE_LL
ND2_402                wl_zero           C28SOI_SC_12_CORE_LL
ND2_403                wl_zero           C28SOI_SC_12_CORE_LL
ND2_404                wl_zero           C28SOI_SC_12_CORE_LL
ND2_405                wl_zero           C28SOI_SC_12_CORE_LL
ND2_406                wl_zero           C28SOI_SC_12_CORE_LL
ND2_407                wl_zero           C28SOI_SC_12_CORE_LL
ND2_408                wl_zero           C28SOI_SC_12_CORE_LL
ND2_409                wl_zero           C28SOI_SC_12_CORE_LL
ND2_410                wl_zero           C28SOI_SC_12_CORE_LL
ND2_411                wl_zero           C28SOI_SC_12_CORE_LL
ND2_412                wl_zero           C28SOI_SC_12_CORE_LL
ND2_413                wl_zero           C28SOI_SC_12_CORE_LL
ND2_414                wl_zero           C28SOI_SC_12_CORE_LL
ND2_415                wl_zero           C28SOI_SC_12_CORE_LL
ND2_416                wl_zero           C28SOI_SC_12_CORE_LL
ND2_417                wl_zero           C28SOI_SC_12_CORE_LL
ND2_418                wl_zero           C28SOI_SC_12_CORE_LL
ND2_419                wl_zero           C28SOI_SC_12_CORE_LL
ND2_420                wl_zero           C28SOI_SC_12_CORE_LL
ND2_421                wl_zero           C28SOI_SC_12_CORE_LL
ND2_422                wl_zero           C28SOI_SC_12_CORE_LL
ND2_423                wl_zero           C28SOI_SC_12_CORE_LL
ND2_424                wl_zero           C28SOI_SC_12_CORE_LL
ND2_425                wl_zero           C28SOI_SC_12_CORE_LL
ND2_426                wl_zero           C28SOI_SC_12_CORE_LL
ND2_427                wl_zero           C28SOI_SC_12_CORE_LL
ND2_428                wl_zero           C28SOI_SC_12_CORE_LL
ND2_429                wl_zero           C28SOI_SC_12_CORE_LL
ND2_430                wl_zero           C28SOI_SC_12_CORE_LL
ND2_431                wl_zero           C28SOI_SC_12_CORE_LL
ND2_432                wl_zero           C28SOI_SC_12_CORE_LL
ND2_433                wl_zero           C28SOI_SC_12_CORE_LL
ND2_434                wl_zero           C28SOI_SC_12_CORE_LL
ND2_435                wl_zero           C28SOI_SC_12_CORE_LL
ND2_436                wl_zero           C28SOI_SC_12_CORE_LL
ND2_437                wl_zero           C28SOI_SC_12_CORE_LL
ND2_438                wl_zero           C28SOI_SC_12_CORE_LL
ND2_439                wl_zero           C28SOI_SC_12_CORE_LL
ND2_440                wl_zero           C28SOI_SC_12_CORE_LL
ND2_441                wl_zero           C28SOI_SC_12_CORE_LL
ND2_442                wl_zero           C28SOI_SC_12_CORE_LL
ND2_443                wl_zero           C28SOI_SC_12_CORE_LL
ND2_444                wl_zero           C28SOI_SC_12_CORE_LL
ND2_445                wl_zero           C28SOI_SC_12_CORE_LL
ND2_446                wl_zero           C28SOI_SC_12_CORE_LL
ND2_447                wl_zero           C28SOI_SC_12_CORE_LL
ND2_448                wl_zero           C28SOI_SC_12_CORE_LL
ND2_449                wl_zero           C28SOI_SC_12_CORE_LL
ND2_450                wl_zero           C28SOI_SC_12_CORE_LL
ND2_451                wl_zero           C28SOI_SC_12_CORE_LL
ND2_452                wl_zero           C28SOI_SC_12_CORE_LL
ND2_453                wl_zero           C28SOI_SC_12_CORE_LL
ND2_454                wl_zero           C28SOI_SC_12_CORE_LL
ND2_455                wl_zero           C28SOI_SC_12_CORE_LL
ND2_456                wl_zero           C28SOI_SC_12_CORE_LL
ND2_457                wl_zero           C28SOI_SC_12_CORE_LL
ND2_458                wl_zero           C28SOI_SC_12_CORE_LL
ND2_459                wl_zero           C28SOI_SC_12_CORE_LL
ND2_460                wl_zero           C28SOI_SC_12_CORE_LL
ND2_461                wl_zero           C28SOI_SC_12_CORE_LL
ND2_462                wl_zero           C28SOI_SC_12_CORE_LL
ND2_463                wl_zero           C28SOI_SC_12_CORE_LL
ND2_464                wl_zero           C28SOI_SC_12_CORE_LL
ND2_465                wl_zero           C28SOI_SC_12_CORE_LL
ND2_466                wl_zero           C28SOI_SC_12_CORE_LL
ND2_467                wl_zero           C28SOI_SC_12_CORE_LL
ND2_468                wl_zero           C28SOI_SC_12_CORE_LL
ND2_469                wl_zero           C28SOI_SC_12_CORE_LL
ND2_470                wl_zero           C28SOI_SC_12_CORE_LL
ND2_471                wl_zero           C28SOI_SC_12_CORE_LL
ND2_472                wl_zero           C28SOI_SC_12_CORE_LL
ND2_473                wl_zero           C28SOI_SC_12_CORE_LL
ND2_474                wl_zero           C28SOI_SC_12_CORE_LL
ND2_475                wl_zero           C28SOI_SC_12_CORE_LL
ND2_476                wl_zero           C28SOI_SC_12_CORE_LL
ND2_477                wl_zero           C28SOI_SC_12_CORE_LL
ND2_478                wl_zero           C28SOI_SC_12_CORE_LL
ND2_479                wl_zero           C28SOI_SC_12_CORE_LL
ND2_480                wl_zero           C28SOI_SC_12_CORE_LL
ND2_481                wl_zero           C28SOI_SC_12_CORE_LL
ND2_482                wl_zero           C28SOI_SC_12_CORE_LL
ND2_483                wl_zero           C28SOI_SC_12_CORE_LL
ND2_484                wl_zero           C28SOI_SC_12_CORE_LL
ND2_485                wl_zero           C28SOI_SC_12_CORE_LL
ND2_486                wl_zero           C28SOI_SC_12_CORE_LL
ND2_487                wl_zero           C28SOI_SC_12_CORE_LL
ND2_488                wl_zero           C28SOI_SC_12_CORE_LL
ND2_489                wl_zero           C28SOI_SC_12_CORE_LL
ND2_490                wl_zero           C28SOI_SC_12_CORE_LL
ND2_491                wl_zero           C28SOI_SC_12_CORE_LL
ND2_492                wl_zero           C28SOI_SC_12_CORE_LL
ND2_493                wl_zero           C28SOI_SC_12_CORE_LL
ND2_494                wl_zero           C28SOI_SC_12_CORE_LL
ND2_495                wl_zero           C28SOI_SC_12_CORE_LL
ND2_496                wl_zero           C28SOI_SC_12_CORE_LL
ND2_497                wl_zero           C28SOI_SC_12_CORE_LL
ND2_498                wl_zero           C28SOI_SC_12_CORE_LL
ND2_499                wl_zero           C28SOI_SC_12_CORE_LL
ND2_500                wl_zero           C28SOI_SC_12_CORE_LL
ND2_501                wl_zero           C28SOI_SC_12_CORE_LL
ND2_502                wl_zero           C28SOI_SC_12_CORE_LL
ND2_503                wl_zero           C28SOI_SC_12_CORE_LL
ND2_504                wl_zero           C28SOI_SC_12_CORE_LL
ND2_505                wl_zero           C28SOI_SC_12_CORE_LL
ND2_506                wl_zero           C28SOI_SC_12_CORE_LL
ND2_507                wl_zero           C28SOI_SC_12_CORE_LL
ND2_508                wl_zero           C28SOI_SC_12_CORE_LL
ND2_509                wl_zero           C28SOI_SC_12_CORE_LL
ND2_510                wl_zero           C28SOI_SC_12_CORE_LL
ND2_511                wl_zero           C28SOI_SC_12_CORE_LL
ND2_512                wl_zero           C28SOI_SC_12_CORE_LL
ND2_513                wl_zero           C28SOI_SC_12_CORE_LL
ND2_514                wl_zero           C28SOI_SC_12_CORE_LL
ND2_515                wl_zero           C28SOI_SC_12_CORE_LL
ND2_516                wl_zero           C28SOI_SC_12_CORE_LL
ND2_517                wl_zero           C28SOI_SC_12_CORE_LL
ND2_518                wl_zero           C28SOI_SC_12_CORE_LL
ND2_519                wl_zero           C28SOI_SC_12_CORE_LL
ND2_520                wl_zero           C28SOI_SC_12_CORE_LL
ND2_521                wl_zero           C28SOI_SC_12_CORE_LL
ND2_522                wl_zero           C28SOI_SC_12_CORE_LL
ND2_523                wl_zero           C28SOI_SC_12_CORE_LL
ND2_524                wl_zero           C28SOI_SC_12_CORE_LL
ND2_525                wl_zero           C28SOI_SC_12_CORE_LL
ND2_526                wl_zero           C28SOI_SC_12_CORE_LL
ND2_527                wl_zero           C28SOI_SC_12_CORE_LL
ND2_528                wl_zero           C28SOI_SC_12_CORE_LL
ND2_529                wl_zero           C28SOI_SC_12_CORE_LL
ND2_530                wl_zero           C28SOI_SC_12_CORE_LL
ND2_531                wl_zero           C28SOI_SC_12_CORE_LL
ND2_532                wl_zero           C28SOI_SC_12_CORE_LL
ND2_533                wl_zero           C28SOI_SC_12_CORE_LL
ND2_534                wl_zero           C28SOI_SC_12_CORE_LL
ND2_535                wl_zero           C28SOI_SC_12_CORE_LL
ND2_536                wl_zero           C28SOI_SC_12_CORE_LL
ND2_537                wl_zero           C28SOI_SC_12_CORE_LL
ND2_538                wl_zero           C28SOI_SC_12_CORE_LL
ND2_539                wl_zero           C28SOI_SC_12_CORE_LL
ND2_540                wl_zero           C28SOI_SC_12_CORE_LL
ND2_541                wl_zero           C28SOI_SC_12_CORE_LL
ND2_542                wl_zero           C28SOI_SC_12_CORE_LL
ND2_543                wl_zero           C28SOI_SC_12_CORE_LL
ND2_544                wl_zero           C28SOI_SC_12_CORE_LL
ND2_545                wl_zero           C28SOI_SC_12_CORE_LL
ND2_546                wl_zero           C28SOI_SC_12_CORE_LL
ND2_547                wl_zero           C28SOI_SC_12_CORE_LL
ND2_548                wl_zero           C28SOI_SC_12_CORE_LL
ND2_549                wl_zero           C28SOI_SC_12_CORE_LL
ND2_550                wl_zero           C28SOI_SC_12_CORE_LL
ND2_551                wl_zero           C28SOI_SC_12_CORE_LL
ND2_552                wl_zero           C28SOI_SC_12_CORE_LL
ND2_553                wl_zero           C28SOI_SC_12_CORE_LL
ND2_554                wl_zero           C28SOI_SC_12_CORE_LL
ND2_555                wl_zero           C28SOI_SC_12_CORE_LL
ND2_556                wl_zero           C28SOI_SC_12_CORE_LL
ND2_557                wl_zero           C28SOI_SC_12_CORE_LL
ND2_558                wl_zero           C28SOI_SC_12_CORE_LL
ND2_559                wl_zero           C28SOI_SC_12_CORE_LL
ND2_560                wl_zero           C28SOI_SC_12_CORE_LL
ND2_561                wl_zero           C28SOI_SC_12_CORE_LL
ND2_562                wl_zero           C28SOI_SC_12_CORE_LL
ND2_563                wl_zero           C28SOI_SC_12_CORE_LL
ND2_564                wl_zero           C28SOI_SC_12_CORE_LL
ND2_565                wl_zero           C28SOI_SC_12_CORE_LL
ND2_566                wl_zero           C28SOI_SC_12_CORE_LL
ND2_567                wl_zero           C28SOI_SC_12_CORE_LL
ND2_568                wl_zero           C28SOI_SC_12_CORE_LL
ND2_569                wl_zero           C28SOI_SC_12_CORE_LL
ND2_570                wl_zero           C28SOI_SC_12_CORE_LL
ND2_571                wl_zero           C28SOI_SC_12_CORE_LL
ND2_572                wl_zero           C28SOI_SC_12_CORE_LL
ND2_573                wl_zero           C28SOI_SC_12_CORE_LL
ND2_574                wl_zero           C28SOI_SC_12_CORE_LL
ND2_575                wl_zero           C28SOI_SC_12_CORE_LL
ND2_576                wl_zero           C28SOI_SC_12_CORE_LL
ND2_577                wl_zero           C28SOI_SC_12_CORE_LL
ND2_578                wl_zero           C28SOI_SC_12_CORE_LL
ND2_579                wl_zero           C28SOI_SC_12_CORE_LL
ND2_580                wl_zero           C28SOI_SC_12_CORE_LL
ND2_581                wl_zero           C28SOI_SC_12_CORE_LL
ND2_582                wl_zero           C28SOI_SC_12_CORE_LL
ND2_583                wl_zero           C28SOI_SC_12_CORE_LL
ND2_584                wl_zero           C28SOI_SC_12_CORE_LL
ND2_585                wl_zero           C28SOI_SC_12_CORE_LL
ND2_586                wl_zero           C28SOI_SC_12_CORE_LL
ND2_587                wl_zero           C28SOI_SC_12_CORE_LL
ND2_588                wl_zero           C28SOI_SC_12_CORE_LL
ND2_589                wl_zero           C28SOI_SC_12_CORE_LL
ND2_590                wl_zero           C28SOI_SC_12_CORE_LL
ND2_591                wl_zero           C28SOI_SC_12_CORE_LL
ND2_592                wl_zero           C28SOI_SC_12_CORE_LL
ND2_593                wl_zero           C28SOI_SC_12_CORE_LL
ND2_594                wl_zero           C28SOI_SC_12_CORE_LL
ND2_595                wl_zero           C28SOI_SC_12_CORE_LL
ND2_596                wl_zero           C28SOI_SC_12_CORE_LL
ND2_597                wl_zero           C28SOI_SC_12_CORE_LL
ND2_598                wl_zero           C28SOI_SC_12_CORE_LL
ND2_599                wl_zero           C28SOI_SC_12_CORE_LL
ND2_600                wl_zero           C28SOI_SC_12_CORE_LL
ND2_601                wl_zero           C28SOI_SC_12_CORE_LL
ND2_602                wl_zero           C28SOI_SC_12_CORE_LL
ND2_603                wl_zero           C28SOI_SC_12_CORE_LL
ND2_604                wl_zero           C28SOI_SC_12_CORE_LL
ND2_605                wl_zero           C28SOI_SC_12_CORE_LL
ND2_606                wl_zero           C28SOI_SC_12_CORE_LL
ND2_607                wl_zero           C28SOI_SC_12_CORE_LL
ND2_608                wl_zero           C28SOI_SC_12_CORE_LL
ND2_609                wl_zero           C28SOI_SC_12_CORE_LL
ND2_610                wl_zero           C28SOI_SC_12_CORE_LL
ND2_611                wl_zero           C28SOI_SC_12_CORE_LL
ND2_612                wl_zero           C28SOI_SC_12_CORE_LL
ND2_613                wl_zero           C28SOI_SC_12_CORE_LL
ND2_614                wl_zero           C28SOI_SC_12_CORE_LL
ND2_615                wl_zero           C28SOI_SC_12_CORE_LL
ND2_616                wl_zero           C28SOI_SC_12_CORE_LL
ND2_617                wl_zero           C28SOI_SC_12_CORE_LL
ND2_618                wl_zero           C28SOI_SC_12_CORE_LL
ND2_619                wl_zero           C28SOI_SC_12_CORE_LL
ND2_620                wl_zero           C28SOI_SC_12_CORE_LL
ND2_621                wl_zero           C28SOI_SC_12_CORE_LL
ND2_622                wl_zero           C28SOI_SC_12_CORE_LL
ND2_623                wl_zero           C28SOI_SC_12_CORE_LL
ND2_624                wl_zero           C28SOI_SC_12_CORE_LL
ND2_625                wl_zero           C28SOI_SC_12_CORE_LL
ND2_626                wl_zero           C28SOI_SC_12_CORE_LL
ND2_627                wl_zero           C28SOI_SC_12_CORE_LL
ND2_628                wl_zero           C28SOI_SC_12_CORE_LL
ND2_629                wl_zero           C28SOI_SC_12_CORE_LL
ND2_630                wl_zero           C28SOI_SC_12_CORE_LL
ND2_631                wl_zero           C28SOI_SC_12_CORE_LL
ND2_632                wl_zero           C28SOI_SC_12_CORE_LL
ND2_633                wl_zero           C28SOI_SC_12_CORE_LL
ND2_634                wl_zero           C28SOI_SC_12_CORE_LL
ND2_635                wl_zero           C28SOI_SC_12_CORE_LL
ND2_636                wl_zero           C28SOI_SC_12_CORE_LL
ND2_637                wl_zero           C28SOI_SC_12_CORE_LL
ND2_638                wl_zero           C28SOI_SC_12_CORE_LL
ND2_639                wl_zero           C28SOI_SC_12_CORE_LL
ND2_640                wl_zero           C28SOI_SC_12_CORE_LL
ND2_641                wl_zero           C28SOI_SC_12_CORE_LL
ND2_642                wl_zero           C28SOI_SC_12_CORE_LL
ND2_643                wl_zero           C28SOI_SC_12_CORE_LL
ND2_644                wl_zero           C28SOI_SC_12_CORE_LL
ND2_645                wl_zero           C28SOI_SC_12_CORE_LL
ND2_646                wl_zero           C28SOI_SC_12_CORE_LL
ND2_647                wl_zero           C28SOI_SC_12_CORE_LL
ND2_648                wl_zero           C28SOI_SC_12_CORE_LL
ND2_649                wl_zero           C28SOI_SC_12_CORE_LL
ND2_650                wl_zero           C28SOI_SC_12_CORE_LL
ND2_651                wl_zero           C28SOI_SC_12_CORE_LL
ND2_652                wl_zero           C28SOI_SC_12_CORE_LL
ND2_653                wl_zero           C28SOI_SC_12_CORE_LL
ND2_654                wl_zero           C28SOI_SC_12_CORE_LL
ND2_655                wl_zero           C28SOI_SC_12_CORE_LL
ND2_656                wl_zero           C28SOI_SC_12_CORE_LL
ND2_657                wl_zero           C28SOI_SC_12_CORE_LL
ND2_658                wl_zero           C28SOI_SC_12_CORE_LL
ND2_659                wl_zero           C28SOI_SC_12_CORE_LL
ND2_660                wl_zero           C28SOI_SC_12_CORE_LL
ND2_661                wl_zero           C28SOI_SC_12_CORE_LL
ND2_662                wl_zero           C28SOI_SC_12_CORE_LL
ND2_663                wl_zero           C28SOI_SC_12_CORE_LL
ND2_664                wl_zero           C28SOI_SC_12_CORE_LL
ND2_665                wl_zero           C28SOI_SC_12_CORE_LL
ND2_666                wl_zero           C28SOI_SC_12_CORE_LL
ND2_667                wl_zero           C28SOI_SC_12_CORE_LL
ND2_668                wl_zero           C28SOI_SC_12_CORE_LL
ND2_669                wl_zero           C28SOI_SC_12_CORE_LL
ND2_670                wl_zero           C28SOI_SC_12_CORE_LL
ND2_671                wl_zero           C28SOI_SC_12_CORE_LL
ND2_672                wl_zero           C28SOI_SC_12_CORE_LL
ND2_673                wl_zero           C28SOI_SC_12_CORE_LL
ND2_674                wl_zero           C28SOI_SC_12_CORE_LL
ND2_675                wl_zero           C28SOI_SC_12_CORE_LL
ND2_676                wl_zero           C28SOI_SC_12_CORE_LL
ND2_677                wl_zero           C28SOI_SC_12_CORE_LL
ND2_678                wl_zero           C28SOI_SC_12_CORE_LL
ND2_679                wl_zero           C28SOI_SC_12_CORE_LL
ND2_680                wl_zero           C28SOI_SC_12_CORE_LL
ND2_681                wl_zero           C28SOI_SC_12_CORE_LL
ND2_682                wl_zero           C28SOI_SC_12_CORE_LL
ND2_683                wl_zero           C28SOI_SC_12_CORE_LL
ND2_684                wl_zero           C28SOI_SC_12_CORE_LL
ND2_685                wl_zero           C28SOI_SC_12_CORE_LL
ND2_686                wl_zero           C28SOI_SC_12_CORE_LL
ND2_687                wl_zero           C28SOI_SC_12_CORE_LL
ND2_688                wl_zero           C28SOI_SC_12_CORE_LL
ND2_689                wl_zero           C28SOI_SC_12_CORE_LL
ND2_690                wl_zero           C28SOI_SC_12_CORE_LL
ND2_691                wl_zero           C28SOI_SC_12_CORE_LL
ND2_692                wl_zero           C28SOI_SC_12_CORE_LL
ND2_693                wl_zero           C28SOI_SC_12_CORE_LL
ND2_694                wl_zero           C28SOI_SC_12_CORE_LL
ND2_695                wl_zero           C28SOI_SC_12_CORE_LL
ND2_696                wl_zero           C28SOI_SC_12_CORE_LL
ND2_697                wl_zero           C28SOI_SC_12_CORE_LL
ND2_698                wl_zero           C28SOI_SC_12_CORE_LL
ND2_699                wl_zero           C28SOI_SC_12_CORE_LL
ND2_700                wl_zero           C28SOI_SC_12_CORE_LL
ND2_701                wl_zero           C28SOI_SC_12_CORE_LL
ND2_702                wl_zero           C28SOI_SC_12_CORE_LL
ND2_703                wl_zero           C28SOI_SC_12_CORE_LL
ND2_704                wl_zero           C28SOI_SC_12_CORE_LL
ND2_705                wl_zero           C28SOI_SC_12_CORE_LL
ND2_706                wl_zero           C28SOI_SC_12_CORE_LL
ND2_707                wl_zero           C28SOI_SC_12_CORE_LL
ND2_708                wl_zero           C28SOI_SC_12_CORE_LL
ND2_709                wl_zero           C28SOI_SC_12_CORE_LL
ND2_710                wl_zero           C28SOI_SC_12_CORE_LL
ND2_711                wl_zero           C28SOI_SC_12_CORE_LL
ND2_712                wl_zero           C28SOI_SC_12_CORE_LL
ND2_713                wl_zero           C28SOI_SC_12_CORE_LL
ND2_714                wl_zero           C28SOI_SC_12_CORE_LL
ND2_715                wl_zero           C28SOI_SC_12_CORE_LL
ND2_716                wl_zero           C28SOI_SC_12_CORE_LL
ND2_717                wl_zero           C28SOI_SC_12_CORE_LL
ND2_718                wl_zero           C28SOI_SC_12_CORE_LL
ND2_719                wl_zero           C28SOI_SC_12_CORE_LL
ND2_720                wl_zero           C28SOI_SC_12_CORE_LL
ND2_721                wl_zero           C28SOI_SC_12_CORE_LL
ND2_722                wl_zero           C28SOI_SC_12_CORE_LL
ND2_723                wl_zero           C28SOI_SC_12_CORE_LL
ND2_724                wl_zero           C28SOI_SC_12_CORE_LL
ND2_725                wl_zero           C28SOI_SC_12_CORE_LL
ND2_726                wl_zero           C28SOI_SC_12_CORE_LL
ND2_727                wl_zero           C28SOI_SC_12_CORE_LL
ND2_728                wl_zero           C28SOI_SC_12_CORE_LL
ND2_729                wl_zero           C28SOI_SC_12_CORE_LL
ND2_730                wl_zero           C28SOI_SC_12_CORE_LL
ND2_731                wl_zero           C28SOI_SC_12_CORE_LL
ND2_732                wl_zero           C28SOI_SC_12_CORE_LL
ND2_733                wl_zero           C28SOI_SC_12_CORE_LL
ND2_734                wl_zero           C28SOI_SC_12_CORE_LL
ND2_735                wl_zero           C28SOI_SC_12_CORE_LL
ND2_736                wl_zero           C28SOI_SC_12_CORE_LL
ND2_737                wl_zero           C28SOI_SC_12_CORE_LL
ND2_738                wl_zero           C28SOI_SC_12_CORE_LL
ND2_739                wl_zero           C28SOI_SC_12_CORE_LL
ND2_740                wl_zero           C28SOI_SC_12_CORE_LL
ND2_741                wl_zero           C28SOI_SC_12_CORE_LL
ND2_742                wl_zero           C28SOI_SC_12_CORE_LL
ND2_743                wl_zero           C28SOI_SC_12_CORE_LL
ND2_744                wl_zero           C28SOI_SC_12_CORE_LL
ND2_745                wl_zero           C28SOI_SC_12_CORE_LL
ND2_746                wl_zero           C28SOI_SC_12_CORE_LL
ND2_747                wl_zero           C28SOI_SC_12_CORE_LL
ND2_748                wl_zero           C28SOI_SC_12_CORE_LL
ND2_749                wl_zero           C28SOI_SC_12_CORE_LL
ND2_750                wl_zero           C28SOI_SC_12_CORE_LL
ND2_751                wl_zero           C28SOI_SC_12_CORE_LL
ND2_752                wl_zero           C28SOI_SC_12_CORE_LL
ND2_753                wl_zero           C28SOI_SC_12_CORE_LL
ND2_754                wl_zero           C28SOI_SC_12_CORE_LL
ND2_755                wl_zero           C28SOI_SC_12_CORE_LL
ND2_756                wl_zero           C28SOI_SC_12_CORE_LL
ND2_757                wl_zero           C28SOI_SC_12_CORE_LL
ND2_758                wl_zero           C28SOI_SC_12_CORE_LL
ND2_759                wl_zero           C28SOI_SC_12_CORE_LL
ND2_760                wl_zero           C28SOI_SC_12_CORE_LL
ND2_761                wl_zero           C28SOI_SC_12_CORE_LL
ND2_762                wl_zero           C28SOI_SC_12_CORE_LL
ND2_763                wl_zero           C28SOI_SC_12_CORE_LL
ND2_764                wl_zero           C28SOI_SC_12_CORE_LL
ND2_765                wl_zero           C28SOI_SC_12_CORE_LL
ND2_766                wl_zero           C28SOI_SC_12_CORE_LL
ND2_767                wl_zero           C28SOI_SC_12_CORE_LL
ND2_768                wl_zero           C28SOI_SC_12_CORE_LL
ND2_769                wl_zero           C28SOI_SC_12_CORE_LL
ND2_770                wl_zero           C28SOI_SC_12_CORE_LL
ND2_771                wl_zero           C28SOI_SC_12_CORE_LL
ND2_772                wl_zero           C28SOI_SC_12_CORE_LL
ND2_773                wl_zero           C28SOI_SC_12_CORE_LL
ND2_774                wl_zero           C28SOI_SC_12_CORE_LL
ND2_775                wl_zero           C28SOI_SC_12_CORE_LL
ND2_776                wl_zero           C28SOI_SC_12_CORE_LL
ND2_777                wl_zero           C28SOI_SC_12_CORE_LL
ND2_778                wl_zero           C28SOI_SC_12_CORE_LL
ND2_779                wl_zero           C28SOI_SC_12_CORE_LL
ND2_780                wl_zero           C28SOI_SC_12_CORE_LL
ND2_781                wl_zero           C28SOI_SC_12_CORE_LL
ND2_782                wl_zero           C28SOI_SC_12_CORE_LL
ND2_783                wl_zero           C28SOI_SC_12_CORE_LL
ND2_784                wl_zero           C28SOI_SC_12_CORE_LL
ND2_785                wl_zero           C28SOI_SC_12_CORE_LL
ND2_786                wl_zero           C28SOI_SC_12_CORE_LL
ND2_787                wl_zero           C28SOI_SC_12_CORE_LL
ND2_788                wl_zero           C28SOI_SC_12_CORE_LL
ND2_789                wl_zero           C28SOI_SC_12_CORE_LL
ND2_790                wl_zero           C28SOI_SC_12_CORE_LL
ND2_791                wl_zero           C28SOI_SC_12_CORE_LL
ND2_792                wl_zero           C28SOI_SC_12_CORE_LL
ND2_793                wl_zero           C28SOI_SC_12_CORE_LL
ND2_794                wl_zero           C28SOI_SC_12_CORE_LL
ND2_795                wl_zero           C28SOI_SC_12_CORE_LL
ND2_796                wl_zero           C28SOI_SC_12_CORE_LL
ND2_797                wl_zero           C28SOI_SC_12_CORE_LL
ND2_798                wl_zero           C28SOI_SC_12_CORE_LL
ND2_799                wl_zero           C28SOI_SC_12_CORE_LL
ND2_800                wl_zero           C28SOI_SC_12_CORE_LL
ND2_801                wl_zero           C28SOI_SC_12_CORE_LL
ND2_802                wl_zero           C28SOI_SC_12_CORE_LL
ND2_803                wl_zero           C28SOI_SC_12_CORE_LL
ND2_804                wl_zero           C28SOI_SC_12_CORE_LL
ND2_805                wl_zero           C28SOI_SC_12_CORE_LL
ND2_806                wl_zero           C28SOI_SC_12_CORE_LL
ND2_807                wl_zero           C28SOI_SC_12_CORE_LL
ND2_808                wl_zero           C28SOI_SC_12_CORE_LL
ND2_809                wl_zero           C28SOI_SC_12_CORE_LL
ND2_810                wl_zero           C28SOI_SC_12_CORE_LL
ND2_811                wl_zero           C28SOI_SC_12_CORE_LL
ND2_812                wl_zero           C28SOI_SC_12_CORE_LL
ND2_813                wl_zero           C28SOI_SC_12_CORE_LL
ND2_814                wl_zero           C28SOI_SC_12_CORE_LL
ND2_815                wl_zero           C28SOI_SC_12_CORE_LL
ND2_816                wl_zero           C28SOI_SC_12_CORE_LL
ND2_817                wl_zero           C28SOI_SC_12_CORE_LL
ND2_818                wl_zero           C28SOI_SC_12_CORE_LL
ND2_819                wl_zero           C28SOI_SC_12_CORE_LL
ND2_820                wl_zero           C28SOI_SC_12_CORE_LL
ND2_821                wl_zero           C28SOI_SC_12_CORE_LL
ND2_822                wl_zero           C28SOI_SC_12_CORE_LL
ND2_823                wl_zero           C28SOI_SC_12_CORE_LL
ND2_824                wl_zero           C28SOI_SC_12_CORE_LL
ND2_825                wl_zero           C28SOI_SC_12_CORE_LL
ND2_826                wl_zero           C28SOI_SC_12_CORE_LL
ND2_827                wl_zero           C28SOI_SC_12_CORE_LL
ND2_828                wl_zero           C28SOI_SC_12_CORE_LL
ND2_829                wl_zero           C28SOI_SC_12_CORE_LL
ND2_830                wl_zero           C28SOI_SC_12_CORE_LL
ND2_831                wl_zero           C28SOI_SC_12_CORE_LL
ND2_832                wl_zero           C28SOI_SC_12_CORE_LL
ND2_833                wl_zero           C28SOI_SC_12_CORE_LL
ND2_834                wl_zero           C28SOI_SC_12_CORE_LL
ND2_835                wl_zero           C28SOI_SC_12_CORE_LL
ND2_836                wl_zero           C28SOI_SC_12_CORE_LL
ND2_837                wl_zero           C28SOI_SC_12_CORE_LL
ND2_838                wl_zero           C28SOI_SC_12_CORE_LL
ND2_839                wl_zero           C28SOI_SC_12_CORE_LL
ND2_840                wl_zero           C28SOI_SC_12_CORE_LL
ND2_841                wl_zero           C28SOI_SC_12_CORE_LL
ND2_842                wl_zero           C28SOI_SC_12_CORE_LL
ND2_843                wl_zero           C28SOI_SC_12_CORE_LL
ND2_844                wl_zero           C28SOI_SC_12_CORE_LL
ND2_845                wl_zero           C28SOI_SC_12_CORE_LL
ND2_846                wl_zero           C28SOI_SC_12_CORE_LL
ND2_847                wl_zero           C28SOI_SC_12_CORE_LL
ND2_848                wl_zero           C28SOI_SC_12_CORE_LL
ND2_849                wl_zero           C28SOI_SC_12_CORE_LL
ND2_850                wl_zero           C28SOI_SC_12_CORE_LL
ND2_851                wl_zero           C28SOI_SC_12_CORE_LL
ND2_852                wl_zero           C28SOI_SC_12_CORE_LL
ND2_853                wl_zero           C28SOI_SC_12_CORE_LL
ND2_854                wl_zero           C28SOI_SC_12_CORE_LL
ND2_855                wl_zero           C28SOI_SC_12_CORE_LL
ND2_856                wl_zero           C28SOI_SC_12_CORE_LL
ND2_857                wl_zero           C28SOI_SC_12_CORE_LL
ND2_858                wl_zero           C28SOI_SC_12_CORE_LL
ND2_859                wl_zero           C28SOI_SC_12_CORE_LL
ND2_860                wl_zero           C28SOI_SC_12_CORE_LL
ND2_861                wl_zero           C28SOI_SC_12_CORE_LL
ND2_862                wl_zero           C28SOI_SC_12_CORE_LL
ND2_863                wl_zero           C28SOI_SC_12_CORE_LL
ND2_864                wl_zero           C28SOI_SC_12_CORE_LL
ND2_865                wl_zero           C28SOI_SC_12_CORE_LL
ND2_866                wl_zero           C28SOI_SC_12_CORE_LL
ND2_867                wl_zero           C28SOI_SC_12_CORE_LL
ND2_868                wl_zero           C28SOI_SC_12_CORE_LL
ND2_869                wl_zero           C28SOI_SC_12_CORE_LL
ND2_870                wl_zero           C28SOI_SC_12_CORE_LL
ND2_871                wl_zero           C28SOI_SC_12_CORE_LL
ND2_872                wl_zero           C28SOI_SC_12_CORE_LL
ND2_873                wl_zero           C28SOI_SC_12_CORE_LL
ND2_874                wl_zero           C28SOI_SC_12_CORE_LL
ND2_875                wl_zero           C28SOI_SC_12_CORE_LL
ND2_876                wl_zero           C28SOI_SC_12_CORE_LL
ND2_877                wl_zero           C28SOI_SC_12_CORE_LL
ND2_878                wl_zero           C28SOI_SC_12_CORE_LL
ND2_879                wl_zero           C28SOI_SC_12_CORE_LL
ND2_880                wl_zero           C28SOI_SC_12_CORE_LL
ND2_881                wl_zero           C28SOI_SC_12_CORE_LL
ND2_882                wl_zero           C28SOI_SC_12_CORE_LL
ND2_883                wl_zero           C28SOI_SC_12_CORE_LL
ND2_884                wl_zero           C28SOI_SC_12_CORE_LL
ND2_885                wl_zero           C28SOI_SC_12_CORE_LL
ND2_886                wl_zero           C28SOI_SC_12_CORE_LL
ND2_887                wl_zero           C28SOI_SC_12_CORE_LL
ND2_888                wl_zero           C28SOI_SC_12_CORE_LL
ND2_889                wl_zero           C28SOI_SC_12_CORE_LL
ND2_890                wl_zero           C28SOI_SC_12_CORE_LL
ND2_891                wl_zero           C28SOI_SC_12_CORE_LL
ND2_892                wl_zero           C28SOI_SC_12_CORE_LL
ND2_893                wl_zero           C28SOI_SC_12_CORE_LL
ND2_894                wl_zero           C28SOI_SC_12_CORE_LL
ND2_895                wl_zero           C28SOI_SC_12_CORE_LL
ND2_896                wl_zero           C28SOI_SC_12_CORE_LL
ND2_897                wl_zero           C28SOI_SC_12_CORE_LL
ND2_898                wl_zero           C28SOI_SC_12_CORE_LL
ND2_899                wl_zero           C28SOI_SC_12_CORE_LL
ND2_900                wl_zero           C28SOI_SC_12_CORE_LL
ND2_901                wl_zero           C28SOI_SC_12_CORE_LL
ND2_902                wl_zero           C28SOI_SC_12_CORE_LL
ND2_903                wl_zero           C28SOI_SC_12_CORE_LL
ND2_904                wl_zero           C28SOI_SC_12_CORE_LL
ND2_905                wl_zero           C28SOI_SC_12_CORE_LL
ND2_906                wl_zero           C28SOI_SC_12_CORE_LL
ND2_907                wl_zero           C28SOI_SC_12_CORE_LL
ND2_908                wl_zero           C28SOI_SC_12_CORE_LL
ND2_909                wl_zero           C28SOI_SC_12_CORE_LL
ND2_910                wl_zero           C28SOI_SC_12_CORE_LL
ND2_911                wl_zero           C28SOI_SC_12_CORE_LL
ND2_912                wl_zero           C28SOI_SC_12_CORE_LL
ND2_913                wl_zero           C28SOI_SC_12_CORE_LL
ND2_914                wl_zero           C28SOI_SC_12_CORE_LL
ND2_915                wl_zero           C28SOI_SC_12_CORE_LL
ND2_916                wl_zero           C28SOI_SC_12_CORE_LL
ND2_917                wl_zero           C28SOI_SC_12_CORE_LL
ND2_918                wl_zero           C28SOI_SC_12_CORE_LL
ND2_919                wl_zero           C28SOI_SC_12_CORE_LL
ND2_920                wl_zero           C28SOI_SC_12_CORE_LL
ND2_921                wl_zero           C28SOI_SC_12_CORE_LL
ND2_922                wl_zero           C28SOI_SC_12_CORE_LL
ND2_923                wl_zero           C28SOI_SC_12_CORE_LL
ND2_924                wl_zero           C28SOI_SC_12_CORE_LL
ND2_925                wl_zero           C28SOI_SC_12_CORE_LL
ND2_926                wl_zero           C28SOI_SC_12_CORE_LL
ND2_927                wl_zero           C28SOI_SC_12_CORE_LL
ND2_928                wl_zero           C28SOI_SC_12_CORE_LL
ND2_929                wl_zero           C28SOI_SC_12_CORE_LL
ND2_930                wl_zero           C28SOI_SC_12_CORE_LL
ND2_931                wl_zero           C28SOI_SC_12_CORE_LL
ND2_932                wl_zero           C28SOI_SC_12_CORE_LL
ND2_933                wl_zero           C28SOI_SC_12_CORE_LL
ND2_934                wl_zero           C28SOI_SC_12_CORE_LL
ND2_935                wl_zero           C28SOI_SC_12_CORE_LL
ND2_936                wl_zero           C28SOI_SC_12_CORE_LL
ND2_937                wl_zero           C28SOI_SC_12_CORE_LL
ND2_938                wl_zero           C28SOI_SC_12_CORE_LL
ND2_939                wl_zero           C28SOI_SC_12_CORE_LL
ND2_940                wl_zero           C28SOI_SC_12_CORE_LL
ND2_941                wl_zero           C28SOI_SC_12_CORE_LL
ND2_942                wl_zero           C28SOI_SC_12_CORE_LL
ND2_943                wl_zero           C28SOI_SC_12_CORE_LL
ND2_944                wl_zero           C28SOI_SC_12_CORE_LL
ND2_945                wl_zero           C28SOI_SC_12_CORE_LL
ND2_946                wl_zero           C28SOI_SC_12_CORE_LL
ND2_947                wl_zero           C28SOI_SC_12_CORE_LL
ND2_948                wl_zero           C28SOI_SC_12_CORE_LL
ND2_949                wl_zero           C28SOI_SC_12_CORE_LL
ND2_950                wl_zero           C28SOI_SC_12_CORE_LL
ND2_951                wl_zero           C28SOI_SC_12_CORE_LL
ND2_952                wl_zero           C28SOI_SC_12_CORE_LL
ND2_953                wl_zero           C28SOI_SC_12_CORE_LL
ND2_954                wl_zero           C28SOI_SC_12_CORE_LL
ND2_955                wl_zero           C28SOI_SC_12_CORE_LL
ND2_956                wl_zero           C28SOI_SC_12_CORE_LL
ND2_957                wl_zero           C28SOI_SC_12_CORE_LL
ND2_958                wl_zero           C28SOI_SC_12_CORE_LL
ND2_959                wl_zero           C28SOI_SC_12_CORE_LL
ND2_960                wl_zero           C28SOI_SC_12_CORE_LL
ND2_961                wl_zero           C28SOI_SC_12_CORE_LL
ND2_962                wl_zero           C28SOI_SC_12_CORE_LL
ND2_963                wl_zero           C28SOI_SC_12_CORE_LL
ND2_964                wl_zero           C28SOI_SC_12_CORE_LL
ND2_965                wl_zero           C28SOI_SC_12_CORE_LL
ND2_966                wl_zero           C28SOI_SC_12_CORE_LL
ND2_967                wl_zero           C28SOI_SC_12_CORE_LL
ND2_968                wl_zero           C28SOI_SC_12_CORE_LL
ND2_969                wl_zero           C28SOI_SC_12_CORE_LL
ND2_970                wl_zero           C28SOI_SC_12_CORE_LL
ND2_971                wl_zero           C28SOI_SC_12_CORE_LL
ND2_972                wl_zero           C28SOI_SC_12_CORE_LL
ND2_973                wl_zero           C28SOI_SC_12_CORE_LL
ND2_974                wl_zero           C28SOI_SC_12_CORE_LL
ND2_975                wl_zero           C28SOI_SC_12_CORE_LL
ND2_976                wl_zero           C28SOI_SC_12_CORE_LL
ND2_977                wl_zero           C28SOI_SC_12_CORE_LL
ND2_978                wl_zero           C28SOI_SC_12_CORE_LL
ND2_979                wl_zero           C28SOI_SC_12_CORE_LL
ND2_980                wl_zero           C28SOI_SC_12_CORE_LL
ND2_981                wl_zero           C28SOI_SC_12_CORE_LL
ND2_982                wl_zero           C28SOI_SC_12_CORE_LL
ND2_983                wl_zero           C28SOI_SC_12_CORE_LL
ND2_984                wl_zero           C28SOI_SC_12_CORE_LL
ND2_985                wl_zero           C28SOI_SC_12_CORE_LL
ND2_986                wl_zero           C28SOI_SC_12_CORE_LL
ND2_987                wl_zero           C28SOI_SC_12_CORE_LL
ND2_988                wl_zero           C28SOI_SC_12_CORE_LL
ND2_989                wl_zero           C28SOI_SC_12_CORE_LL
ND2_990                wl_zero           C28SOI_SC_12_CORE_LL
ND2_991                wl_zero           C28SOI_SC_12_CORE_LL
ND2_992                wl_zero           C28SOI_SC_12_CORE_LL
ND2_993                wl_zero           C28SOI_SC_12_CORE_LL
ND2_994                wl_zero           C28SOI_SC_12_CORE_LL
ND2_995                wl_zero           C28SOI_SC_12_CORE_LL
ND2_996                wl_zero           C28SOI_SC_12_CORE_LL
ND2_997                wl_zero           C28SOI_SC_12_CORE_LL
ND2_998                wl_zero           C28SOI_SC_12_CORE_LL
ND2_999                wl_zero           C28SOI_SC_12_CORE_LL
ND2_1000               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1001               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1002               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1003               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1004               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1005               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1006               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1007               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1008               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1009               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1010               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1011               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1012               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1013               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1014               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1015               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1016               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1017               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1018               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1019               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1020               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1021               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1022               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1023               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1024               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1025               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1026               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1027               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1028               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1029               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1030               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1031               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1032               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1033               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1034               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1035               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1036               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1037               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1038               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1039               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1040               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1041               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1042               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1043               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1044               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1045               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1046               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1047               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1048               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1049               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1050               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1051               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1052               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1053               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1054               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1055               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1056               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1057               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1058               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1059               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1060               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1061               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1062               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1063               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1064               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1065               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1066               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1067               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1068               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1069               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1070               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1071               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1072               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1073               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1074               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1075               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1076               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1077               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1078               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1079               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1080               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1081               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1082               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1083               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1084               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1085               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1086               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1087               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1088               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1089               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1090               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1091               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1092               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1093               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1094               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1095               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1096               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1097               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1098               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1099               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1100               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1101               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1102               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1103               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1104               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1105               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1106               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1107               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1108               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1109               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1110               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1111               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1112               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1113               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1114               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1115               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1116               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1117               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1118               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1119               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1120               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1121               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1122               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1123               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1124               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1125               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1126               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1127               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1128               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1129               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1130               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1131               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1132               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1133               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1134               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1135               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1136               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1137               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1138               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1139               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1140               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1141               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1142               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1143               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1144               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1145               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1146               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1147               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1148               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1149               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1150               wl_zero           C28SOI_SC_12_CORE_LL
ND2_1151               wl_zero           C28SOI_SC_12_CORE_LL


Global Operating Voltage = 0.9  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1mW


  Cell Internal Power  =   1.5640 mW   (61%)
  Net Switching Power  =   1.0043 mW   (39%)
                         ---------
Total Dynamic Power    =   2.5684 mW  (100%)

Cell Leakage Power     =  40.5198 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.5640            1.0043        4.0520e-02            2.6089  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total              1.5640 mW         1.0043 mW     4.0520e-02 mW         2.6089 mW
1
