<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file spi_lcd_impl1.ncd.
Design name: spi_lcd
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Wed Jan 15 23:54:53 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            1675 items scored, 0 timing errors detected.
Report:   99.751MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            1675 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.808ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/cnt_s4_num__i5  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_init_inst/init_data_i8  (to sys_clk_50MHz +)

   Delay:               9.875ns  (38.1% logic, 61.9% route), 8 logic levels.

 Constraint Details:

      9.875ns physical path delay lcd_init_inst/SLICE_10 to lcd_init_inst/SLICE_39 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 10.808ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_10 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C17D.CLK to     R17C17D.Q0 lcd_init_inst/SLICE_10 (from sys_clk_50MHz)
ROUTE         2     1.345     R17C17D.Q0 to     R14C18B.A1 lcd_init_inst/cnt_s4_num_5
CTOF_DEL    ---     0.452     R14C18B.A1 to     R14C18B.F1 SLICE_88
ROUTE         3     0.691     R14C18B.F1 to     R16C18B.C1 lcd_init_inst/n7
CTOF_DEL    ---     0.452     R16C18B.C1 to     R16C18B.F1 lcd_init_inst/SLICE_120
ROUTE         7     1.323     R16C18B.F1 to     R15C16C.B0 lcd_init_inst/n3036
CTOF_DEL    ---     0.452     R15C16C.B0 to     R15C16C.F0 lcd_init_inst/SLICE_107
ROUTE         9     0.946     R15C16C.F0 to     R16C16D.B1 lcd_init_inst/n3027
CTOF_DEL    ---     0.452     R16C16D.B1 to     R16C16D.F1 lcd_init_inst/SLICE_112
ROUTE         1     0.659     R16C16D.F1 to     R16C16B.C1 lcd_init_inst/n3023
CTOOFX_DEL  ---     0.661     R16C16B.C1 to   R16C16B.OFX0 lcd_init_inst/i2727/SLICE_74
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA lcd_init_inst/n2886
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 lcd_init_inst/i2725/SLICE_75
ROUTE         1     1.149   R16C16A.OFX1 to     R15C17C.A0 lcd_init_inst/n2887
CTOOFX_DEL  ---     0.661     R15C17C.A0 to   R15C17C.OFX0 lcd_init_inst/SLICE_39
ROUTE         1     0.000   R15C17C.OFX0 to    R15C17C.DI0 lcd_init_inst/init_data_8_N_97_8 (to sys_clk_50MHz)
                  --------
                    9.875   (38.1% logic, 61.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R17C17D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R15C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.003ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/cnt_s4_num__i16  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_init_inst/init_data_i8  (to sys_clk_50MHz +)

   Delay:               9.680ns  (38.9% logic, 61.1% route), 8 logic levels.

 Constraint Details:

      9.680ns physical path delay lcd_init_inst/SLICE_0 to lcd_init_inst/SLICE_39 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 11.003ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_0 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q1 lcd_init_inst/SLICE_0 (from sys_clk_50MHz)
ROUTE         2     1.150     R17C19A.Q1 to     R14C18B.C1 lcd_init_inst/cnt_s4_num_16
CTOF_DEL    ---     0.452     R14C18B.C1 to     R14C18B.F1 SLICE_88
ROUTE         3     0.691     R14C18B.F1 to     R16C18B.C1 lcd_init_inst/n7
CTOF_DEL    ---     0.452     R16C18B.C1 to     R16C18B.F1 lcd_init_inst/SLICE_120
ROUTE         7     1.323     R16C18B.F1 to     R15C16C.B0 lcd_init_inst/n3036
CTOF_DEL    ---     0.452     R15C16C.B0 to     R15C16C.F0 lcd_init_inst/SLICE_107
ROUTE         9     0.946     R15C16C.F0 to     R16C16D.B1 lcd_init_inst/n3027
CTOF_DEL    ---     0.452     R16C16D.B1 to     R16C16D.F1 lcd_init_inst/SLICE_112
ROUTE         1     0.659     R16C16D.F1 to     R16C16B.C1 lcd_init_inst/n3023
CTOOFX_DEL  ---     0.661     R16C16B.C1 to   R16C16B.OFX0 lcd_init_inst/i2727/SLICE_74
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA lcd_init_inst/n2886
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 lcd_init_inst/i2725/SLICE_75
ROUTE         1     1.149   R16C16A.OFX1 to     R15C17C.A0 lcd_init_inst/n2887
CTOOFX_DEL  ---     0.661     R15C17C.A0 to   R15C17C.OFX0 lcd_init_inst/SLICE_39
ROUTE         1     0.000   R15C17C.OFX0 to    R15C17C.DI0 lcd_init_inst/init_data_8_N_97_8 (to sys_clk_50MHz)
                  --------
                    9.680   (38.9% logic, 61.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R17C19A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R15C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.365ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/cnt_s4_num__i11  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_init_inst/init_data_i8  (to sys_clk_50MHz +)

   Delay:               9.318ns  (40.4% logic, 59.6% route), 8 logic levels.

 Constraint Details:

      9.318ns physical path delay lcd_init_inst/SLICE_9 to lcd_init_inst/SLICE_39 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 11.365ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_9 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18C.CLK to     R17C18C.Q0 lcd_init_inst/SLICE_9 (from sys_clk_50MHz)
ROUTE         3     0.927     R17C18C.Q0 to     R16C18D.D1 lcd_init_inst/cnt_s4_num_11
CTOF_DEL    ---     0.452     R16C18D.D1 to     R16C18D.F1 lcd_init_inst/SLICE_124
ROUTE         2     0.552     R16C18D.F1 to     R16C18B.D1 lcd_init_inst/n1803
CTOF_DEL    ---     0.452     R16C18B.D1 to     R16C18B.F1 lcd_init_inst/SLICE_120
ROUTE         7     1.323     R16C18B.F1 to     R15C16C.B0 lcd_init_inst/n3036
CTOF_DEL    ---     0.452     R15C16C.B0 to     R15C16C.F0 lcd_init_inst/SLICE_107
ROUTE         9     0.946     R15C16C.F0 to     R16C16D.B1 lcd_init_inst/n3027
CTOF_DEL    ---     0.452     R16C16D.B1 to     R16C16D.F1 lcd_init_inst/SLICE_112
ROUTE         1     0.659     R16C16D.F1 to     R16C16B.C1 lcd_init_inst/n3023
CTOOFX_DEL  ---     0.661     R16C16B.C1 to   R16C16B.OFX0 lcd_init_inst/i2727/SLICE_74
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA lcd_init_inst/n2886
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 lcd_init_inst/i2725/SLICE_75
ROUTE         1     1.149   R16C16A.OFX1 to     R15C17C.A0 lcd_init_inst/n2887
CTOOFX_DEL  ---     0.661     R15C17C.A0 to   R15C17C.OFX0 lcd_init_inst/SLICE_39
ROUTE         1     0.000   R15C17C.OFX0 to    R15C17C.DI0 lcd_init_inst/init_data_8_N_97_8 (to sys_clk_50MHz)
                  --------
                    9.318   (40.4% logic, 59.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R17C18C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R15C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/cnt_s4_num__i12  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_init_inst/init_data_i8  (to sys_clk_50MHz +)

   Delay:               9.308ns  (40.4% logic, 59.6% route), 8 logic levels.

 Constraint Details:

      9.308ns physical path delay lcd_init_inst/SLICE_9 to lcd_init_inst/SLICE_39 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 11.375ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_9 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18C.CLK to     R17C18C.Q1 lcd_init_inst/SLICE_9 (from sys_clk_50MHz)
ROUTE         3     0.917     R17C18C.Q1 to     R16C18D.B1 lcd_init_inst/cnt_s4_num_12
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 lcd_init_inst/SLICE_124
ROUTE         2     0.552     R16C18D.F1 to     R16C18B.D1 lcd_init_inst/n1803
CTOF_DEL    ---     0.452     R16C18B.D1 to     R16C18B.F1 lcd_init_inst/SLICE_120
ROUTE         7     1.323     R16C18B.F1 to     R15C16C.B0 lcd_init_inst/n3036
CTOF_DEL    ---     0.452     R15C16C.B0 to     R15C16C.F0 lcd_init_inst/SLICE_107
ROUTE         9     0.946     R15C16C.F0 to     R16C16D.B1 lcd_init_inst/n3027
CTOF_DEL    ---     0.452     R16C16D.B1 to     R16C16D.F1 lcd_init_inst/SLICE_112
ROUTE         1     0.659     R16C16D.F1 to     R16C16B.C1 lcd_init_inst/n3023
CTOOFX_DEL  ---     0.661     R16C16B.C1 to   R16C16B.OFX0 lcd_init_inst/i2727/SLICE_74
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA lcd_init_inst/n2886
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 lcd_init_inst/i2725/SLICE_75
ROUTE         1     1.149   R16C16A.OFX1 to     R15C17C.A0 lcd_init_inst/n2887
CTOOFX_DEL  ---     0.661     R15C17C.A0 to   R15C17C.OFX0 lcd_init_inst/SLICE_39
ROUTE         1     0.000   R15C17C.OFX0 to    R15C17C.DI0 lcd_init_inst/init_data_8_N_97_8 (to sys_clk_50MHz)
                  --------
                    9.308   (40.4% logic, 59.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R17C18C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R15C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.507ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/cnt_s4_num__i5  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_init_inst/init_data_i7  (to sys_clk_50MHz +)

   Delay:               9.176ns  (38.9% logic, 61.1% route), 8 logic levels.

 Constraint Details:

      9.176ns physical path delay lcd_init_inst/SLICE_10 to lcd_init_inst/SLICE_38 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 11.507ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_10 to lcd_init_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C17D.CLK to     R17C17D.Q0 lcd_init_inst/SLICE_10 (from sys_clk_50MHz)
ROUTE         2     1.345     R17C17D.Q0 to     R14C18B.A1 lcd_init_inst/cnt_s4_num_5
CTOF_DEL    ---     0.452     R14C18B.A1 to     R14C18B.F1 SLICE_88
ROUTE         3     0.691     R14C18B.F1 to     R16C18B.C1 lcd_init_inst/n7
CTOF_DEL    ---     0.452     R16C18B.C1 to     R16C18B.F1 lcd_init_inst/SLICE_120
ROUTE         7     0.944     R16C18B.F1 to     R16C17D.B0 lcd_init_inst/n3036
CTOF_DEL    ---     0.452     R16C17D.B0 to     R16C17D.F0 lcd_init_inst/SLICE_105
ROUTE         3     0.399     R16C17D.F0 to     R16C17D.C1 lcd_init_inst/n3032
CTOF_DEL    ---     0.452     R16C17D.C1 to     R16C17D.F1 lcd_init_inst/SLICE_105
ROUTE         4     0.976     R16C17D.F1 to     R15C18A.C1 lcd_init_inst/n3024
CTOF_DEL    ---     0.452     R15C18A.C1 to     R15C18A.F1 lcd_init_inst/SLICE_119
ROUTE         1     0.678     R15C18A.F1 to     R15C16C.C1 lcd_init_inst/n4_adj_281
CTOF_DEL    ---     0.452     R15C16C.C1 to     R15C16C.F1 lcd_init_inst/SLICE_107
ROUTE         2     0.570     R15C16C.F1 to     R13C16B.D1 lcd_init_inst/init_data_8_N_231_7
CTOF_DEL    ---     0.452     R13C16B.D1 to     R13C16B.F1 lcd_init_inst/SLICE_38
ROUTE         1     0.000     R13C16B.F1 to    R13C16B.DI1 lcd_init_inst/init_data_8_N_97_7 (to sys_clk_50MHz)
                  --------
                    9.176   (38.9% logic, 61.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R17C17D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R13C16B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.507ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/cnt_s4_num__i5  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_init_inst/init_data_i6  (to sys_clk_50MHz +)

   Delay:               9.176ns  (38.9% logic, 61.1% route), 8 logic levels.

 Constraint Details:

      9.176ns physical path delay lcd_init_inst/SLICE_10 to lcd_init_inst/SLICE_38 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 11.507ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_10 to lcd_init_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C17D.CLK to     R17C17D.Q0 lcd_init_inst/SLICE_10 (from sys_clk_50MHz)
ROUTE         2     1.345     R17C17D.Q0 to     R14C18B.A1 lcd_init_inst/cnt_s4_num_5
CTOF_DEL    ---     0.452     R14C18B.A1 to     R14C18B.F1 SLICE_88
ROUTE         3     0.691     R14C18B.F1 to     R16C18B.C1 lcd_init_inst/n7
CTOF_DEL    ---     0.452     R16C18B.C1 to     R16C18B.F1 lcd_init_inst/SLICE_120
ROUTE         7     0.944     R16C18B.F1 to     R16C17D.B0 lcd_init_inst/n3036
CTOF_DEL    ---     0.452     R16C17D.B0 to     R16C17D.F0 lcd_init_inst/SLICE_105
ROUTE         3     0.399     R16C17D.F0 to     R16C17D.C1 lcd_init_inst/n3032
CTOF_DEL    ---     0.452     R16C17D.C1 to     R16C17D.F1 lcd_init_inst/SLICE_105
ROUTE         4     0.976     R16C17D.F1 to     R15C18A.C1 lcd_init_inst/n3024
CTOF_DEL    ---     0.452     R15C18A.C1 to     R15C18A.F1 lcd_init_inst/SLICE_119
ROUTE         1     0.678     R15C18A.F1 to     R15C16C.C1 lcd_init_inst/n4_adj_281
CTOF_DEL    ---     0.452     R15C16C.C1 to     R15C16C.F1 lcd_init_inst/SLICE_107
ROUTE         2     0.570     R15C16C.F1 to     R13C16B.D0 lcd_init_inst/init_data_8_N_231_7
CTOF_DEL    ---     0.452     R13C16B.D0 to     R13C16B.F0 lcd_init_inst/SLICE_38
ROUTE         1     0.000     R13C16B.F0 to    R13C16B.DI0 lcd_init_inst/init_data_8_N_97_6 (to sys_clk_50MHz)
                  --------
                    9.176   (38.9% logic, 61.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R17C17D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R13C16B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.600ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/cnt_s4_num__i14  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_init_inst/init_data_i8  (to sys_clk_50MHz +)

   Delay:               9.083ns  (41.4% logic, 58.6% route), 8 logic levels.

 Constraint Details:

      9.083ns physical path delay lcd_init_inst/SLICE_1 to lcd_init_inst/SLICE_39 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 11.600ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_1 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C18D.CLK to     R17C18D.Q1 lcd_init_inst/SLICE_1 (from sys_clk_50MHz)
ROUTE         3     0.692     R17C18D.Q1 to     R16C18D.C1 lcd_init_inst/cnt_s4_num_14
CTOF_DEL    ---     0.452     R16C18D.C1 to     R16C18D.F1 lcd_init_inst/SLICE_124
ROUTE         2     0.552     R16C18D.F1 to     R16C18B.D1 lcd_init_inst/n1803
CTOF_DEL    ---     0.452     R16C18B.D1 to     R16C18B.F1 lcd_init_inst/SLICE_120
ROUTE         7     1.323     R16C18B.F1 to     R15C16C.B0 lcd_init_inst/n3036
CTOF_DEL    ---     0.452     R15C16C.B0 to     R15C16C.F0 lcd_init_inst/SLICE_107
ROUTE         9     0.946     R15C16C.F0 to     R16C16D.B1 lcd_init_inst/n3027
CTOF_DEL    ---     0.452     R16C16D.B1 to     R16C16D.F1 lcd_init_inst/SLICE_112
ROUTE         1     0.659     R16C16D.F1 to     R16C16B.C1 lcd_init_inst/n3023
CTOOFX_DEL  ---     0.661     R16C16B.C1 to   R16C16B.OFX0 lcd_init_inst/i2727/SLICE_74
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA lcd_init_inst/n2886
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 lcd_init_inst/i2725/SLICE_75
ROUTE         1     1.149   R16C16A.OFX1 to     R15C17C.A0 lcd_init_inst/n2887
CTOOFX_DEL  ---     0.661     R15C17C.A0 to   R15C17C.OFX0 lcd_init_inst/SLICE_39
ROUTE         1     0.000   R15C17C.OFX0 to    R15C17C.DI0 lcd_init_inst/init_data_8_N_97_8 (to sys_clk_50MHz)
                  --------
                    9.083   (41.4% logic, 58.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R17C18D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R15C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/cnt_s4_num__i16  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_init_inst/init_data_i6  (to sys_clk_50MHz +)

   Delay:               8.981ns  (39.8% logic, 60.2% route), 8 logic levels.

 Constraint Details:

      8.981ns physical path delay lcd_init_inst/SLICE_0 to lcd_init_inst/SLICE_38 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 11.702ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_0 to lcd_init_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q1 lcd_init_inst/SLICE_0 (from sys_clk_50MHz)
ROUTE         2     1.150     R17C19A.Q1 to     R14C18B.C1 lcd_init_inst/cnt_s4_num_16
CTOF_DEL    ---     0.452     R14C18B.C1 to     R14C18B.F1 SLICE_88
ROUTE         3     0.691     R14C18B.F1 to     R16C18B.C1 lcd_init_inst/n7
CTOF_DEL    ---     0.452     R16C18B.C1 to     R16C18B.F1 lcd_init_inst/SLICE_120
ROUTE         7     0.944     R16C18B.F1 to     R16C17D.B0 lcd_init_inst/n3036
CTOF_DEL    ---     0.452     R16C17D.B0 to     R16C17D.F0 lcd_init_inst/SLICE_105
ROUTE         3     0.399     R16C17D.F0 to     R16C17D.C1 lcd_init_inst/n3032
CTOF_DEL    ---     0.452     R16C17D.C1 to     R16C17D.F1 lcd_init_inst/SLICE_105
ROUTE         4     0.976     R16C17D.F1 to     R15C18A.C1 lcd_init_inst/n3024
CTOF_DEL    ---     0.452     R15C18A.C1 to     R15C18A.F1 lcd_init_inst/SLICE_119
ROUTE         1     0.678     R15C18A.F1 to     R15C16C.C1 lcd_init_inst/n4_adj_281
CTOF_DEL    ---     0.452     R15C16C.C1 to     R15C16C.F1 lcd_init_inst/SLICE_107
ROUTE         2     0.570     R15C16C.F1 to     R13C16B.D0 lcd_init_inst/init_data_8_N_231_7
CTOF_DEL    ---     0.452     R13C16B.D0 to     R13C16B.F0 lcd_init_inst/SLICE_38
ROUTE         1     0.000     R13C16B.F0 to    R13C16B.DI0 lcd_init_inst/init_data_8_N_97_6 (to sys_clk_50MHz)
                  --------
                    8.981   (39.8% logic, 60.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R17C19A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R13C16B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/cnt_s4_num__i16  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_init_inst/init_data_i7  (to sys_clk_50MHz +)

   Delay:               8.981ns  (39.8% logic, 60.2% route), 8 logic levels.

 Constraint Details:

      8.981ns physical path delay lcd_init_inst/SLICE_0 to lcd_init_inst/SLICE_38 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 11.702ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_0 to lcd_init_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C19A.CLK to     R17C19A.Q1 lcd_init_inst/SLICE_0 (from sys_clk_50MHz)
ROUTE         2     1.150     R17C19A.Q1 to     R14C18B.C1 lcd_init_inst/cnt_s4_num_16
CTOF_DEL    ---     0.452     R14C18B.C1 to     R14C18B.F1 SLICE_88
ROUTE         3     0.691     R14C18B.F1 to     R16C18B.C1 lcd_init_inst/n7
CTOF_DEL    ---     0.452     R16C18B.C1 to     R16C18B.F1 lcd_init_inst/SLICE_120
ROUTE         7     0.944     R16C18B.F1 to     R16C17D.B0 lcd_init_inst/n3036
CTOF_DEL    ---     0.452     R16C17D.B0 to     R16C17D.F0 lcd_init_inst/SLICE_105
ROUTE         3     0.399     R16C17D.F0 to     R16C17D.C1 lcd_init_inst/n3032
CTOF_DEL    ---     0.452     R16C17D.C1 to     R16C17D.F1 lcd_init_inst/SLICE_105
ROUTE         4     0.976     R16C17D.F1 to     R15C18A.C1 lcd_init_inst/n3024
CTOF_DEL    ---     0.452     R15C18A.C1 to     R15C18A.F1 lcd_init_inst/SLICE_119
ROUTE         1     0.678     R15C18A.F1 to     R15C16C.C1 lcd_init_inst/n4_adj_281
CTOF_DEL    ---     0.452     R15C16C.C1 to     R15C16C.F1 lcd_init_inst/SLICE_107
ROUTE         2     0.570     R15C16C.F1 to     R13C16B.D1 lcd_init_inst/init_data_8_N_231_7
CTOF_DEL    ---     0.452     R13C16B.D1 to     R13C16B.F1 lcd_init_inst/SLICE_38
ROUTE         1     0.000     R13C16B.F1 to    R13C16B.DI1 lcd_init_inst/init_data_8_N_97_7 (to sys_clk_50MHz)
                  --------
                    8.981   (39.8% logic, 60.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R17C19A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R13C16B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.734ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/cnt_s4_num__i5  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_init_inst/init_data_i8  (to sys_clk_50MHz +)

   Delay:               8.949ns  (42.0% logic, 58.0% route), 8 logic levels.

 Constraint Details:

      8.949ns physical path delay lcd_init_inst/SLICE_10 to lcd_init_inst/SLICE_39 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 11.734ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_10 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C17D.CLK to     R17C17D.Q0 lcd_init_inst/SLICE_10 (from sys_clk_50MHz)
ROUTE         2     1.345     R17C17D.Q0 to     R14C18B.A1 lcd_init_inst/cnt_s4_num_5
CTOF_DEL    ---     0.452     R14C18B.A1 to     R14C18B.F1 SLICE_88
ROUTE         3     0.691     R14C18B.F1 to     R16C18B.C1 lcd_init_inst/n7
CTOF_DEL    ---     0.452     R16C18B.C1 to     R16C18B.F1 lcd_init_inst/SLICE_120
ROUTE         7     0.944     R16C18B.F1 to     R16C16D.B0 lcd_init_inst/n3036
CTOF_DEL    ---     0.452     R16C16D.B0 to     R16C16D.F0 lcd_init_inst/SLICE_112
ROUTE         4     0.399     R16C16D.F0 to     R16C16D.C1 lcd_init_inst/n3028
CTOF_DEL    ---     0.452     R16C16D.C1 to     R16C16D.F1 lcd_init_inst/SLICE_112
ROUTE         1     0.659     R16C16D.F1 to     R16C16B.C1 lcd_init_inst/n3023
CTOOFX_DEL  ---     0.661     R16C16B.C1 to   R16C16B.OFX0 lcd_init_inst/i2727/SLICE_74
ROUTE         1     0.000   R16C16B.OFX0 to    R16C16A.FXA lcd_init_inst/n2886
FXTOOFX_DE  ---     0.223    R16C16A.FXA to   R16C16A.OFX1 lcd_init_inst/i2725/SLICE_75
ROUTE         1     1.149   R16C16A.OFX1 to     R15C17C.A0 lcd_init_inst/n2887
CTOOFX_DEL  ---     0.661     R15C17C.A0 to   R15C17C.OFX0 lcd_init_inst/SLICE_39
ROUTE         1     0.000   R15C17C.OFX0 to    R15C17C.DI0 lcd_init_inst/init_data_8_N_97_8 (to sys_clk_50MHz)
                  --------
                    8.949   (42.0% logic, 58.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R17C17D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     1.580     LPLL.CLKOP to    R15C17C.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

Report:   99.751MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |   48.000 MHz|   99.751 MHz|   8  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 69
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1675 paths, 2 nets, and 997 connections (99.20% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Wed Jan 15 23:54:53 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            1675 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            1675 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i14  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i15  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_104 to SLICE_104 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_104 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C14D.CLK to     R14C14D.Q0 SLICE_104 (from sys_clk_50MHz)
ROUTE         1     0.152     R14C14D.Q0 to     R14C14D.M1 lcd_write_inst/n68 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C14D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C14D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/init_data_i4  (from sys_clk_50MHz +)
   Destination:    FF         Data in        control_inst/data__i4  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_init_inst/SLICE_37 to SLICE_116 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_37 to SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17B.CLK to     R14C17B.Q0 lcd_init_inst/SLICE_37 (from sys_clk_50MHz)
ROUTE         1     0.152     R14C17B.Q0 to     R14C17D.M0 init_data_4 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C17B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C17D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i6  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i7  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_134 to lcd_write_inst/SLICE_134 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_134 to lcd_write_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15A.CLK to     R14C15A.Q0 lcd_write_inst/SLICE_134 (from sys_clk_50MHz)
ROUTE         1     0.152     R14C15A.Q0 to     R14C15A.M1 lcd_write_inst/n76 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C15A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C15A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/init_data_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        control_inst/data__i1  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_init_inst/SLICE_35 to SLICE_106 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_35 to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C16B.CLK to     R15C16B.Q0 lcd_init_inst/SLICE_35 (from sys_clk_50MHz)
ROUTE         1     0.152     R15C16B.Q0 to     R15C16A.M0 init_data_1 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R15C16B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R15C16A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/init_data_i7  (from sys_clk_50MHz +)
   Destination:    FF         Data in        control_inst/data__i7  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_init_inst/SLICE_38 to SLICE_131 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_38 to SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C16B.CLK to     R13C16B.Q1 lcd_init_inst/SLICE_38 (from sys_clk_50MHz)
ROUTE         1     0.152     R13C16B.Q1 to     R13C16A.M1 init_data_7 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R13C16B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R13C16A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/init_data_i5  (from sys_clk_50MHz +)
   Destination:    FF         Data in        control_inst/data__i5  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_init_inst/SLICE_37 to SLICE_116 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_37 to SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17B.CLK to     R14C17B.Q1 lcd_init_inst/SLICE_37 (from sys_clk_50MHz)
ROUTE         1     0.152     R14C17B.Q1 to     R14C17D.M1 init_data_5 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C17B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C17D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_init_inst/init_data_i6  (from sys_clk_50MHz +)
   Destination:    FF         Data in        control_inst/data__i6  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_init_inst/SLICE_38 to SLICE_131 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_init_inst/SLICE_38 to SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C16B.CLK to     R13C16B.Q0 lcd_init_inst/SLICE_38 (from sys_clk_50MHz)
ROUTE         1     0.152     R13C16B.Q0 to     R13C16A.M0 init_data_6 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_init_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R13C16B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R13C16A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i8  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i9  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_129 to lcd_write_inst/SLICE_129 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_129 to lcd_write_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C14A.CLK to     R14C14A.Q0 lcd_write_inst/SLICE_129 (from sys_clk_50MHz)
ROUTE         1     0.152     R14C14A.Q0 to     R14C14A.M1 lcd_write_inst/n74 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C14A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C14A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i3  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_100 to lcd_write_inst/SLICE_100 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_100 to lcd_write_inst/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C14B.CLK to     R14C14B.Q0 lcd_write_inst/SLICE_100 (from sys_clk_50MHz)
ROUTE         1     0.152     R14C14B.Q0 to     R14C14B.M1 lcd_write_inst/n80 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C14B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C14B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i4  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i5  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_98 to lcd_write_inst/SLICE_98 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_98 to lcd_write_inst/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15B.CLK to     R14C15B.Q0 lcd_write_inst/SLICE_98 (from sys_clk_50MHz)
ROUTE         1     0.152     R14C15B.Q0 to     R14C15B.M1 lcd_write_inst/n78 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C15B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.668     LPLL.CLKOP to    R14C15B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 69
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1675 paths, 2 nets, and 997 connections (99.20% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
