;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <89, 17
	SLT 100, -200
	SLT #-110, 5
	SUB 100, -200
	ADD 210, 30
	SUB @0, @2
	CMP @0, @2
	SUB 100, 600
	SUB 100, 600
	SLT 100, -200
	CMP 100, -200
	JMP 210, #60
	ADD 210, 60
	SLT 210, 60
	JMN 0, <501
	CMP @121, 103
	SUB #0, -39
	SUB #0, -39
	SUB 100, 600
	SPL 0, <501
	SLT 100, -200
	SLT 100, -200
	ADD 210, 60
	SUB @12, @10
	SLT 210, 561
	MOV @-127, 100
	SUB @12, @10
	SUB 100, 600
	ADD 30, 9
	SUB #72, @261
	SPL 100, -601
	CMP @0, @2
	SUB @12, @10
	SUB #72, @261
	ADD 210, 60
	SLT 210, 60
	CMP @0, @2
	CMP @0, @2
	SUB 100, -200
	SLT 210, 60
	JMN 0, <-501
	SUB #300, -90
	CMP @0, @2
	DJN -1, @-20
	SUB #300, 90
	SPL 0, <501
	DJN -1, @-20
	SUB <89, 17
