/dts-v1/;

/ {
    #address-cells = <2>;
    #size-cells = <2>;
    compatible = "riscv-virtio";
    model = "marko-riscv";

    memory@80000000 {
        device_type = "memory";
        reg = <0x00 0x80000000 0x00 0x10000000>;
    };

    cpus {
        #address-cells = <2>;
        #size-cells = <0>;
        timebase-frequency = <0x5F5E100>; // 100MHz

        cpu0: cpu@0 {
            device_type = "cpu";
            reg = <0x0 0x0>;
            status = "okay";
            compatible = "riscv";
            riscv,isa = "rv64ima_zicsr";
            mmu-type = "riscv,sv48";

            cpu0intc: interrupt-controller {
                compatible = "riscv,cpu-intc";
                interrupt-controller;
                #interrupt-cells = <1>;
            };
        };

        cpu-map {
            cluster0 {
                core0 {
                    cpu = <&cpu0>;
                };
            };
        };
    };

    chosen {
        bootargs = "console=ttyS0 earlycon=sbi";
        stdout-path = &uart0;
    };

    soc {
        #address-cells = <2>;
        #size-cells = <2>;
        compatible = "simple-bus";

        ranges;

        uart0: uart@10000000 {
            compatible = "ns16550a";
            reg = <0x0 0x10000000 0x0 0x100>;
            clock-frequency = <0x08>;
            status = "okay";
        };

        clint: clint@2000000 {
            compatible = "sifive,clint0", "riscv,clint0";
            reg = <0x0 0x2000000 0x0 0x10000>;
            status = "okay";

            interrupts-extended = <
                &cpu0intc 3   // msip
                &cpu0intc 7   // mtip
            >;
        };
    };
};
