<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—el2_veer_lockstep.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    05-11-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff3200;">
        9.9%
    </td>
    <td class="headerCovSummaryEntry">
        29
    </td>
    <td class="headerCovSummaryEntry">
        292
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    dcls_test_lockstep
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #00ff00;">
        100.0%
    </td>
    <td class="headerCovSummaryEntry">
        35
    </td>
    <td class="headerCovSummaryEntry">
        35
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // Copyright 2024 Antmicro &lt;www.antmicro.com&gt;</span>
<span id="L2"><span class="lineNum">       2</span>              : //</span>
<span id="L3"><span class="lineNum">       3</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L4"><span class="lineNum">       4</span>              : </span>
<span id="L5"><span class="lineNum">       5</span>              : module el2_veer_lockstep</span>
<span id="L6"><span class="lineNum">       6</span>              :   import el2_pkg::*;</span>
<span id="L7"><span class="lineNum">       7</span>              : #(</span>
<span id="L8"><span class="lineNum">       8</span>              :     `include "el2_param.vh"</span>
<span id="L9"><span class="lineNum">       9</span>              : ) (</span>
<span id="L10"><span class="lineNum">      10</span>              : `ifdef RV_LOCKSTEP_REGFILE_ENABLE</span>
<span id="L11"><span class="lineNum">      11</span>              :     el2_regfile_if.veer_rf_sink main_core_regfile,</span>
<span id="L12"><span class="lineNum">      12</span>              : `endif</span>
<span id="L13"><span class="lineNum">      13</span>              : </span>
<span id="L14"><span class="lineNum">      14</span> <span class="tlaGNC tlaBgGNC">          66 :     input logic        clk,</span></span>
<span id="L15"><span class="lineNum">      15</span> <span class="tlaGNC">           2 :     input logic        rst_l,</span></span>
<span id="L16"><span class="lineNum">      16</span> <span class="tlaGNC">           2 :     input logic        dbg_rst_l,</span></span>
<span id="L17"><span class="lineNum">      17</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [31:1] rst_vec,</span></span>
<span id="L18"><span class="lineNum">      18</span> <span class="tlaUNC">           0 :     input logic        nmi_int,</span></span>
<span id="L19"><span class="lineNum">      19</span> <span class="tlaUNC">           0 :     input logic [31:1] nmi_vec,</span></span>
<span id="L20"><span class="lineNum">      20</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic        core_rst_l, // This is "rst_l | dbg_rst_l"</span></span>
<span id="L21"><span class="lineNum">      21</span>              : </span>
<span id="L22"><span class="lineNum">      22</span> <span class="tlaGNC">          66 :     input logic active_l2clk,</span></span>
<span id="L23"><span class="lineNum">      23</span> <span class="tlaGNC">          66 :     input logic free_l2clk,</span></span>
<span id="L24"><span class="lineNum">      24</span>              : </span>
<span id="L25"><span class="lineNum">      25</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [31:0] trace_rv_i_insn_ip,</span></span>
<span id="L26"><span class="lineNum">      26</span> <span class="tlaUNC">           0 :     input logic [31:0] trace_rv_i_address_ip,</span></span>
<span id="L27"><span class="lineNum">      27</span> <span class="tlaUNC">           0 :     input logic trace_rv_i_valid_ip,</span></span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaUNC">           0 :     input logic trace_rv_i_exception_ip,</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaUNC">           0 :     input logic [4:0] trace_rv_i_ecause_ip,</span></span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaUNC">           0 :     input logic trace_rv_i_interrupt_ip,</span></span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaUNC">           0 :     input logic [31:0] trace_rv_i_tval_ip,</span></span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span>              : </span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaUNC">           0 :     input logic dccm_clk_override,</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaUNC">           0 :     input logic icm_clk_override,</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaUNC">           0 :     input logic dec_tlu_core_ecc_disable,</span></span>
<span id="L37"><span class="lineNum">      37</span>              : </span>
<span id="L38"><span class="lineNum">      38</span>              :     // external halt/run interface</span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC">           0 :     input logic i_cpu_halt_req,  // Asynchronous Halt request to CPU</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaUNC">           0 :     input logic i_cpu_run_req,  // Asynchronous Restart request to CPU</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaUNC">           0 :     input logic o_cpu_halt_ack,  // Core Acknowledge to Halt request</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC">           0 :     input logic o_cpu_halt_status,  // 1'b1 indicates processor is halted</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaUNC">           0 :     input logic o_cpu_run_ack,  // Core Acknowledge to run request</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic o_debug_mode_status, // Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</span></span>
<span id="L45"><span class="lineNum">      45</span>              : </span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [31:4] core_id,  // CORE ID</span></span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span>              :     // external MPC halt/run interface</span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaUNC">           0 :     input logic mpc_debug_halt_req,  // Async halt request</span></span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaUNC">           0 :     input logic mpc_debug_run_req,   // Async run request</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC">           0 :     input logic mpc_reset_run_req,   // Run/halt after reset</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaUNC">           0 :     input logic mpc_debug_halt_ack,  // Halt ack</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaUNC">           0 :     input logic mpc_debug_run_ack,   // Run ack</span></span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaUNC">           0 :     input logic debug_brkpt_status,  // debug breakpoint</span></span>
<span id="L55"><span class="lineNum">      55</span>              : </span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaUNC">           0 :     input logic dec_tlu_perfcnt0,  // toggles when slot0 perf counter 0 has an event inc</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaUNC">           0 :     input logic dec_tlu_perfcnt1,</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaUNC">           0 :     input logic dec_tlu_perfcnt2,</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC">           0 :     input logic dec_tlu_perfcnt3,</span></span>
<span id="L60"><span class="lineNum">      60</span>              : </span>
<span id="L61"><span class="lineNum">      61</span>              :     // DCCM ports</span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaUNC">           0 :     input logic                           dccm_wren,</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaUNC">           0 :     input logic                           dccm_rden,</span></span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaUNC">           0 :     input logic [       pt.DCCM_BITS-1:0] dccm_wr_addr_lo,</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 :     input logic [       pt.DCCM_BITS-1:0] dccm_wr_addr_hi,</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaUNC">           0 :     input logic [       pt.DCCM_BITS-1:0] dccm_rd_addr_lo,</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC">           0 :     input logic [       pt.DCCM_BITS-1:0] dccm_rd_addr_hi,</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 :     input logic [pt.DCCM_FDATA_WIDTH-1:0] dccm_wr_data_lo,</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC">           0 :     input logic [pt.DCCM_FDATA_WIDTH-1:0] dccm_wr_data_hi,</span></span>
<span id="L70"><span class="lineNum">      70</span>              : </span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :     input logic [pt.DCCM_FDATA_WIDTH-1:0] dccm_rd_data_lo,</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :     input logic [pt.DCCM_FDATA_WIDTH-1:0] dccm_rd_data_hi,</span></span>
<span id="L73"><span class="lineNum">      73</span>              : </span>
<span id="L74"><span class="lineNum">      74</span>              :     // ICCM ports</span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaUNC">           0 :     input logic [pt.ICCM_BITS-1:1] iccm_rw_addr,</span></span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaUNC">           0 :     input logic                    iccm_wren,</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC">           0 :     input logic                    iccm_rden,</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaUNC">           0 :     input logic [             2:0] iccm_wr_size,</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaUNC">           0 :     input logic [            77:0] iccm_wr_data,</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaUNC">           0 :     input logic                    iccm_buf_correct_ecc,</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaUNC">           0 :     input logic                    iccm_correction_state,</span></span>
<span id="L82"><span class="lineNum">      82</span>              : </span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaUNC">           0 :     input logic [63:0] iccm_rd_data,</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaUNC">           0 :     input logic [77:0] iccm_rd_data_ecc,</span></span>
<span id="L85"><span class="lineNum">      85</span>              : </span>
<span id="L86"><span class="lineNum">      86</span>              :     // ICache , ITAG  ports</span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaUNC">           0 :     input logic [                  31:1] ic_rw_addr,</span></span>
<span id="L88"><span class="lineNum">      88</span> <span class="tlaUNC">           0 :     input logic [pt.ICACHE_NUM_WAYS-1:0] ic_tag_valid,</span></span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaUNC">           0 :     input logic [pt.ICACHE_NUM_WAYS-1:0] ic_wr_en,</span></span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaUNC">           0 :     input logic                          ic_rd_en,</span></span>
<span id="L91"><span class="lineNum">      91</span>              : </span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaUNC">           0 :     input logic [pt.ICACHE_BANKS_WAY-1:0][70:0] ic_wr_data,  // Data to fill to the Icache. With ECC</span></span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaUNC">           0 :     input  logic [63:0]               ic_rd_data ,        // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaUNC">           0 :     input  logic [70:0]               ic_debug_rd_data ,        // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaUNC">           0 :     input logic [25:0] ictag_debug_rd_data,  // Debug icache tag.</span></span>
<span id="L96"><span class="lineNum">      96</span> <span class="tlaUNC">           0 :     input logic [70:0] ic_debug_wr_data,  // Debug wr cache.</span></span>
<span id="L97"><span class="lineNum">      97</span>              : </span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC">           0 :     input logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr,</span></span>
<span id="L99"><span class="lineNum">      99</span> <span class="tlaUNC">           0 :     input logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr,</span></span>
<span id="L100"><span class="lineNum">     100</span> <span class="tlaUNC">           0 :     input logic [63:0] ic_premux_data,  // Premux data to be muxed with each way of the Icache.</span></span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaUNC">           0 :     input logic ic_sel_premux_data,  // Select premux data</span></span>
<span id="L102"><span class="lineNum">     102</span>              : </span>
<span id="L103"><span class="lineNum">     103</span>              : </span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaUNC">           0 :     input logic [  pt.ICACHE_INDEX_HI:3] ic_debug_addr,       // Read/Write addresss to the Icache.</span></span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaUNC">           0 :     input logic                          ic_debug_rd_en,      // Icache debug rd</span></span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaUNC">           0 :     input logic                          ic_debug_wr_en,      // Icache debug wr</span></span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaUNC">           0 :     input logic                          ic_debug_tag_array,  // Debug tag array</span></span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaUNC">           0 :     input logic [pt.ICACHE_NUM_WAYS-1:0] ic_debug_way,        // Debug way. Rd or Wr.</span></span>
<span id="L109"><span class="lineNum">     109</span>              : </span>
<span id="L110"><span class="lineNum">     110</span>              : </span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaUNC">           0 :     input logic [pt.ICACHE_NUM_WAYS-1:0] ic_rd_hit,</span></span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaUNC">           0 :     input logic                          ic_tag_perr, // Icache Tag parity error</span></span>
<span id="L113"><span class="lineNum">     113</span>              : </span>
<span id="L114"><span class="lineNum">     114</span>              :     //-------------------------- LSU AXI signals--------------------------</span>
<span id="L115"><span class="lineNum">     115</span>              :     // AXI Write Channels</span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaUNC">           0 :     input logic                      lsu_axi_awvalid,</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaUNC">           0 :     input logic                      lsu_axi_awready,</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaUNC">           0 :     input logic [pt.LSU_BUS_TAG-1:0] lsu_axi_awid,</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaUNC">           0 :     input logic [              31:0] lsu_axi_awaddr,</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaUNC">           0 :     input logic [               3:0] lsu_axi_awregion,</span></span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaUNC">           0 :     input logic [               7:0] lsu_axi_awlen,</span></span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaUNC">           0 :     input logic [               2:0] lsu_axi_awsize,</span></span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaUNC">           0 :     input logic [               1:0] lsu_axi_awburst,</span></span>
<span id="L124"><span class="lineNum">     124</span> <span class="tlaUNC">           0 :     input logic                      lsu_axi_awlock,</span></span>
<span id="L125"><span class="lineNum">     125</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic [               3:0] lsu_axi_awcache,</span></span>
<span id="L126"><span class="lineNum">     126</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [               2:0] lsu_axi_awprot,</span></span>
<span id="L127"><span class="lineNum">     127</span> <span class="tlaUNC">           0 :     input logic [               3:0] lsu_axi_awqos,</span></span>
<span id="L128"><span class="lineNum">     128</span>              : </span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaUNC">           0 :     input logic        lsu_axi_wvalid,</span></span>
<span id="L130"><span class="lineNum">     130</span> <span class="tlaUNC">           0 :     input logic        lsu_axi_wready,</span></span>
<span id="L131"><span class="lineNum">     131</span> <span class="tlaUNC">           0 :     input logic [63:0] lsu_axi_wdata,</span></span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaUNC">           0 :     input logic [ 7:0] lsu_axi_wstrb,</span></span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic        lsu_axi_wlast,</span></span>
<span id="L134"><span class="lineNum">     134</span>              : </span>
<span id="L135"><span class="lineNum">     135</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic                      lsu_axi_bvalid,</span></span>
<span id="L136"><span class="lineNum">     136</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic                      lsu_axi_bready,</span></span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [               1:0] lsu_axi_bresp,</span></span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaUNC">           0 :     input logic [pt.LSU_BUS_TAG-1:0] lsu_axi_bid,</span></span>
<span id="L139"><span class="lineNum">     139</span>              : </span>
<span id="L140"><span class="lineNum">     140</span>              :     // AXI Read Channels</span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaUNC">           0 :     input logic                      lsu_axi_arvalid,</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaUNC">           0 :     input logic                      lsu_axi_arready,</span></span>
<span id="L143"><span class="lineNum">     143</span> <span class="tlaUNC">           0 :     input logic [pt.LSU_BUS_TAG-1:0] lsu_axi_arid,</span></span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaUNC">           0 :     input logic [              31:0] lsu_axi_araddr,</span></span>
<span id="L145"><span class="lineNum">     145</span> <span class="tlaUNC">           0 :     input logic [               3:0] lsu_axi_arregion,</span></span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaUNC">           0 :     input logic [               7:0] lsu_axi_arlen,</span></span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaUNC">           0 :     input logic [               2:0] lsu_axi_arsize,</span></span>
<span id="L148"><span class="lineNum">     148</span> <span class="tlaUNC">           0 :     input logic [               1:0] lsu_axi_arburst,</span></span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaUNC">           0 :     input logic                      lsu_axi_arlock,</span></span>
<span id="L150"><span class="lineNum">     150</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic [               3:0] lsu_axi_arcache,</span></span>
<span id="L151"><span class="lineNum">     151</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [               2:0] lsu_axi_arprot,</span></span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaUNC">           0 :     input logic [               3:0] lsu_axi_arqos,</span></span>
<span id="L153"><span class="lineNum">     153</span>              : </span>
<span id="L154"><span class="lineNum">     154</span> <span class="tlaUNC">           0 :     input logic                      lsu_axi_rvalid,</span></span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic                      lsu_axi_rready,</span></span>
<span id="L156"><span class="lineNum">     156</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [pt.LSU_BUS_TAG-1:0] lsu_axi_rid,</span></span>
<span id="L157"><span class="lineNum">     157</span> <span class="tlaUNC">           0 :     input logic [              63:0] lsu_axi_rdata,</span></span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaUNC">           0 :     input logic [               1:0] lsu_axi_rresp,</span></span>
<span id="L159"><span class="lineNum">     159</span> <span class="tlaUNC">           0 :     input logic                      lsu_axi_rlast,</span></span>
<span id="L160"><span class="lineNum">     160</span>              : </span>
<span id="L161"><span class="lineNum">     161</span>              :     //-------------------------- IFU AXI signals--------------------------</span>
<span id="L162"><span class="lineNum">     162</span>              :     // AXI Write Channels</span>
<span id="L163"><span class="lineNum">     163</span> <span class="tlaUNC">           0 :     input logic                      ifu_axi_awvalid,</span></span>
<span id="L164"><span class="lineNum">     164</span> <span class="tlaUNC">           0 :     input logic                      ifu_axi_awready,</span></span>
<span id="L165"><span class="lineNum">     165</span> <span class="tlaUNC">           0 :     input logic [pt.IFU_BUS_TAG-1:0] ifu_axi_awid,</span></span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaUNC">           0 :     input logic [              31:0] ifu_axi_awaddr,</span></span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaUNC">           0 :     input logic [               3:0] ifu_axi_awregion,</span></span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaUNC">           0 :     input logic [               7:0] ifu_axi_awlen,</span></span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaUNC">           0 :     input logic [               2:0] ifu_axi_awsize,</span></span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaUNC">           0 :     input logic [               1:0] ifu_axi_awburst,</span></span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaUNC">           0 :     input logic                      ifu_axi_awlock,</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaUNC">           0 :     input logic [               3:0] ifu_axi_awcache,</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaUNC">           0 :     input logic [               2:0] ifu_axi_awprot,</span></span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaUNC">           0 :     input logic [               3:0] ifu_axi_awqos,</span></span>
<span id="L175"><span class="lineNum">     175</span>              : </span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaUNC">           0 :     input logic        ifu_axi_wvalid,</span></span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaUNC">           0 :     input logic        ifu_axi_wready,</span></span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaUNC">           0 :     input logic [63:0] ifu_axi_wdata,</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaUNC">           0 :     input logic [ 7:0] ifu_axi_wstrb,</span></span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaUNC">           0 :     input logic        ifu_axi_wlast,</span></span>
<span id="L181"><span class="lineNum">     181</span>              : </span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaUNC">           0 :     input logic                      ifu_axi_bvalid,</span></span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaUNC">           0 :     input logic                      ifu_axi_bready,</span></span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaUNC">           0 :     input logic [               1:0] ifu_axi_bresp,</span></span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaUNC">           0 :     input logic [pt.IFU_BUS_TAG-1:0] ifu_axi_bid,</span></span>
<span id="L186"><span class="lineNum">     186</span>              : </span>
<span id="L187"><span class="lineNum">     187</span>              :     // AXI Read Channels</span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaUNC">           0 :     input logic                      ifu_axi_arvalid,</span></span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaUNC">           0 :     input logic                      ifu_axi_arready,</span></span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaUNC">           0 :     input logic [pt.IFU_BUS_TAG-1:0] ifu_axi_arid,</span></span>
<span id="L191"><span class="lineNum">     191</span> <span class="tlaUNC">           0 :     input logic [              31:0] ifu_axi_araddr,</span></span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaUNC">           0 :     input logic [               3:0] ifu_axi_arregion,</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaUNC">           0 :     input logic [               7:0] ifu_axi_arlen,</span></span>
<span id="L194"><span class="lineNum">     194</span> <span class="tlaUNC">           0 :     input logic [               2:0] ifu_axi_arsize,</span></span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaUNC">           0 :     input logic [               1:0] ifu_axi_arburst,</span></span>
<span id="L196"><span class="lineNum">     196</span> <span class="tlaUNC">           0 :     input logic                      ifu_axi_arlock,</span></span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic [               3:0] ifu_axi_arcache,</span></span>
<span id="L198"><span class="lineNum">     198</span> <span class="tlaGNC">           2 :     input logic [               2:0] ifu_axi_arprot,</span></span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [               3:0] ifu_axi_arqos,</span></span>
<span id="L200"><span class="lineNum">     200</span>              : </span>
<span id="L201"><span class="lineNum">     201</span> <span class="tlaUNC">           0 :     input logic                      ifu_axi_rvalid,</span></span>
<span id="L202"><span class="lineNum">     202</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic                      ifu_axi_rready,</span></span>
<span id="L203"><span class="lineNum">     203</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [pt.IFU_BUS_TAG-1:0] ifu_axi_rid,</span></span>
<span id="L204"><span class="lineNum">     204</span> <span class="tlaUNC">           0 :     input logic [              63:0] ifu_axi_rdata,</span></span>
<span id="L205"><span class="lineNum">     205</span> <span class="tlaUNC">           0 :     input logic [               1:0] ifu_axi_rresp,</span></span>
<span id="L206"><span class="lineNum">     206</span> <span class="tlaUNC">           0 :     input logic                      ifu_axi_rlast,</span></span>
<span id="L207"><span class="lineNum">     207</span>              : </span>
<span id="L208"><span class="lineNum">     208</span>              :     //-------------------------- SB AXI signals--------------------------</span>
<span id="L209"><span class="lineNum">     209</span>              :     // AXI Write Channels</span>
<span id="L210"><span class="lineNum">     210</span> <span class="tlaUNC">           0 :     input logic                     sb_axi_awvalid,</span></span>
<span id="L211"><span class="lineNum">     211</span> <span class="tlaUNC">           0 :     input logic                     sb_axi_awready,</span></span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaUNC">           0 :     input logic [pt.SB_BUS_TAG-1:0] sb_axi_awid,</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaUNC">           0 :     input logic [             31:0] sb_axi_awaddr,</span></span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaUNC">           0 :     input logic [              3:0] sb_axi_awregion,</span></span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaUNC">           0 :     input logic [              7:0] sb_axi_awlen,</span></span>
<span id="L216"><span class="lineNum">     216</span> <span class="tlaUNC">           0 :     input logic [              2:0] sb_axi_awsize,</span></span>
<span id="L217"><span class="lineNum">     217</span> <span class="tlaUNC">           0 :     input logic [              1:0] sb_axi_awburst,</span></span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaUNC">           0 :     input logic                     sb_axi_awlock,</span></span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic [              3:0] sb_axi_awcache,</span></span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [              2:0] sb_axi_awprot,</span></span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaUNC">           0 :     input logic [              3:0] sb_axi_awqos,</span></span>
<span id="L222"><span class="lineNum">     222</span>              : </span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaUNC">           0 :     input logic        sb_axi_wvalid,</span></span>
<span id="L224"><span class="lineNum">     224</span> <span class="tlaUNC">           0 :     input logic        sb_axi_wready,</span></span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaUNC">           0 :     input logic [63:0] sb_axi_wdata,</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaUNC">           0 :     input logic [ 7:0] sb_axi_wstrb,</span></span>
<span id="L227"><span class="lineNum">     227</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic        sb_axi_wlast,</span></span>
<span id="L228"><span class="lineNum">     228</span>              : </span>
<span id="L229"><span class="lineNum">     229</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic                     sb_axi_bvalid,</span></span>
<span id="L230"><span class="lineNum">     230</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic                     sb_axi_bready,</span></span>
<span id="L231"><span class="lineNum">     231</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [              1:0] sb_axi_bresp,</span></span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaUNC">           0 :     input logic [pt.SB_BUS_TAG-1:0] sb_axi_bid,</span></span>
<span id="L233"><span class="lineNum">     233</span>              : </span>
<span id="L234"><span class="lineNum">     234</span>              :     // AXI Read Channels</span>
<span id="L235"><span class="lineNum">     235</span> <span class="tlaUNC">           0 :     input logic                     sb_axi_arvalid,</span></span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaUNC">           0 :     input logic                     sb_axi_arready,</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaUNC">           0 :     input logic [pt.SB_BUS_TAG-1:0] sb_axi_arid,</span></span>
<span id="L238"><span class="lineNum">     238</span> <span class="tlaUNC">           0 :     input logic [             31:0] sb_axi_araddr,</span></span>
<span id="L239"><span class="lineNum">     239</span> <span class="tlaUNC">           0 :     input logic [              3:0] sb_axi_arregion,</span></span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaUNC">           0 :     input logic [              7:0] sb_axi_arlen,</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaUNC">           0 :     input logic [              2:0] sb_axi_arsize,</span></span>
<span id="L242"><span class="lineNum">     242</span> <span class="tlaUNC">           0 :     input logic [              1:0] sb_axi_arburst,</span></span>
<span id="L243"><span class="lineNum">     243</span> <span class="tlaUNC">           0 :     input logic                     sb_axi_arlock,</span></span>
<span id="L244"><span class="lineNum">     244</span> <span class="tlaUNC">           0 :     input logic [              3:0] sb_axi_arcache,</span></span>
<span id="L245"><span class="lineNum">     245</span> <span class="tlaUNC">           0 :     input logic [              2:0] sb_axi_arprot,</span></span>
<span id="L246"><span class="lineNum">     246</span> <span class="tlaUNC">           0 :     input logic [              3:0] sb_axi_arqos,</span></span>
<span id="L247"><span class="lineNum">     247</span>              : </span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaUNC">           0 :     input logic                     sb_axi_rvalid,</span></span>
<span id="L249"><span class="lineNum">     249</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic                     sb_axi_rready,</span></span>
<span id="L250"><span class="lineNum">     250</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [pt.SB_BUS_TAG-1:0] sb_axi_rid,</span></span>
<span id="L251"><span class="lineNum">     251</span> <span class="tlaUNC">           0 :     input logic [             63:0] sb_axi_rdata,</span></span>
<span id="L252"><span class="lineNum">     252</span> <span class="tlaUNC">           0 :     input logic [              1:0] sb_axi_rresp,</span></span>
<span id="L253"><span class="lineNum">     253</span> <span class="tlaUNC">           0 :     input logic                     sb_axi_rlast,</span></span>
<span id="L254"><span class="lineNum">     254</span>              : </span>
<span id="L255"><span class="lineNum">     255</span>              :     //-------------------------- DMA AXI signals--------------------------</span>
<span id="L256"><span class="lineNum">     256</span>              :     // AXI Write Channels</span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaUNC">           0 :     input logic                      dma_axi_awvalid,</span></span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic                      dma_axi_awready,</span></span>
<span id="L259"><span class="lineNum">     259</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [pt.DMA_BUS_TAG-1:0] dma_axi_awid,</span></span>
<span id="L260"><span class="lineNum">     260</span> <span class="tlaUNC">           0 :     input logic [              31:0] dma_axi_awaddr,</span></span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaUNC">           0 :     input logic [               2:0] dma_axi_awsize,</span></span>
<span id="L262"><span class="lineNum">     262</span> <span class="tlaUNC">           0 :     input logic [               2:0] dma_axi_awprot,</span></span>
<span id="L263"><span class="lineNum">     263</span> <span class="tlaUNC">           0 :     input logic [               7:0] dma_axi_awlen,</span></span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaUNC">           0 :     input logic [               1:0] dma_axi_awburst,</span></span>
<span id="L265"><span class="lineNum">     265</span>              : </span>
<span id="L266"><span class="lineNum">     266</span>              : </span>
<span id="L267"><span class="lineNum">     267</span> <span class="tlaUNC">           0 :     input logic        dma_axi_wvalid,</span></span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic        dma_axi_wready,</span></span>
<span id="L269"><span class="lineNum">     269</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [63:0] dma_axi_wdata,</span></span>
<span id="L270"><span class="lineNum">     270</span> <span class="tlaUNC">           0 :     input logic [ 7:0] dma_axi_wstrb,</span></span>
<span id="L271"><span class="lineNum">     271</span> <span class="tlaUNC">           0 :     input logic        dma_axi_wlast,</span></span>
<span id="L272"><span class="lineNum">     272</span>              : </span>
<span id="L273"><span class="lineNum">     273</span> <span class="tlaUNC">           0 :     input logic                      dma_axi_bvalid,</span></span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaUNC">           0 :     input logic                      dma_axi_bready,</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaUNC">           0 :     input logic [               1:0] dma_axi_bresp,</span></span>
<span id="L276"><span class="lineNum">     276</span> <span class="tlaUNC">           0 :     input logic [pt.DMA_BUS_TAG-1:0] dma_axi_bid,</span></span>
<span id="L277"><span class="lineNum">     277</span>              : </span>
<span id="L278"><span class="lineNum">     278</span>              :     // AXI Read Channels</span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaUNC">           0 :     input logic                      dma_axi_arvalid,</span></span>
<span id="L280"><span class="lineNum">     280</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic                      dma_axi_arready,</span></span>
<span id="L281"><span class="lineNum">     281</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [pt.DMA_BUS_TAG-1:0] dma_axi_arid,</span></span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaUNC">           0 :     input logic [              31:0] dma_axi_araddr,</span></span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaUNC">           0 :     input logic [               2:0] dma_axi_arsize,</span></span>
<span id="L284"><span class="lineNum">     284</span> <span class="tlaUNC">           0 :     input logic [               2:0] dma_axi_arprot,</span></span>
<span id="L285"><span class="lineNum">     285</span> <span class="tlaUNC">           0 :     input logic [               7:0] dma_axi_arlen,</span></span>
<span id="L286"><span class="lineNum">     286</span> <span class="tlaUNC">           0 :     input logic [               1:0] dma_axi_arburst,</span></span>
<span id="L287"><span class="lineNum">     287</span>              : </span>
<span id="L288"><span class="lineNum">     288</span> <span class="tlaUNC">           0 :     input logic                      dma_axi_rvalid,</span></span>
<span id="L289"><span class="lineNum">     289</span> <span class="tlaUNC">           0 :     input logic                      dma_axi_rready,</span></span>
<span id="L290"><span class="lineNum">     290</span> <span class="tlaUNC">           0 :     input logic [pt.DMA_BUS_TAG-1:0] dma_axi_rid,</span></span>
<span id="L291"><span class="lineNum">     291</span> <span class="tlaUNC">           0 :     input logic [              63:0] dma_axi_rdata,</span></span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaUNC">           0 :     input logic [               1:0] dma_axi_rresp,</span></span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaGNC tlaBgGNC">           2 :     input logic                      dma_axi_rlast,</span></span>
<span id="L294"><span class="lineNum">     294</span>              : </span>
<span id="L295"><span class="lineNum">     295</span>              : </span>
<span id="L296"><span class="lineNum">     296</span>              :     //// AHB LITE BUS</span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaUNC tlaBgUNC">           0 :     input logic [31:0] haddr,</span></span>
<span id="L298"><span class="lineNum">     298</span> <span class="tlaUNC">           0 :     input logic [ 2:0] hburst,</span></span>
<span id="L299"><span class="lineNum">     299</span> <span class="tlaUNC">           0 :     input logic        hmastlock,</span></span>
<span id="L300"><span class="lineNum">     300</span> <span class="tlaUNC">           0 :     input logic [ 3:0] hprot,</span></span>
<span id="L301"><span class="lineNum">     301</span> <span class="tlaUNC">           0 :     input logic [ 2:0] hsize,</span></span>
<span id="L302"><span class="lineNum">     302</span> <span class="tlaUNC">           0 :     input logic [ 1:0] htrans,</span></span>
<span id="L303"><span class="lineNum">     303</span> <span class="tlaUNC">           0 :     input logic        hwrite,</span></span>
<span id="L304"><span class="lineNum">     304</span>              : </span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaUNC">           0 :     input logic [63:0] hrdata,</span></span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaUNC">           0 :     input logic        hready,</span></span>
<span id="L307"><span class="lineNum">     307</span> <span class="tlaUNC">           0 :     input logic        hresp,</span></span>
<span id="L308"><span class="lineNum">     308</span>              : </span>
<span id="L309"><span class="lineNum">     309</span>              :     // LSU AHB Master</span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaUNC">           0 :     input logic [31:0] lsu_haddr,</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaUNC">           0 :     input logic [ 2:0] lsu_hburst,</span></span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaUNC">           0 :     input logic        lsu_hmastlock,</span></span>
<span id="L313"><span class="lineNum">     313</span> <span class="tlaUNC">           0 :     input logic [ 3:0] lsu_hprot,</span></span>
<span id="L314"><span class="lineNum">     314</span> <span class="tlaUNC">           0 :     input logic [ 2:0] lsu_hsize,</span></span>
<span id="L315"><span class="lineNum">     315</span> <span class="tlaUNC">           0 :     input logic [ 1:0] lsu_htrans,</span></span>
<span id="L316"><span class="lineNum">     316</span> <span class="tlaUNC">           0 :     input logic        lsu_hwrite,</span></span>
<span id="L317"><span class="lineNum">     317</span> <span class="tlaUNC">           0 :     input logic [63:0] lsu_hwdata,</span></span>
<span id="L318"><span class="lineNum">     318</span>              : </span>
<span id="L319"><span class="lineNum">     319</span> <span class="tlaUNC">           0 :     input logic [63:0] lsu_hrdata,</span></span>
<span id="L320"><span class="lineNum">     320</span> <span class="tlaUNC">           0 :     input logic        lsu_hready,</span></span>
<span id="L321"><span class="lineNum">     321</span> <span class="tlaUNC">           0 :     input logic        lsu_hresp,</span></span>
<span id="L322"><span class="lineNum">     322</span>              : </span>
<span id="L323"><span class="lineNum">     323</span>              :     //System Bus Debug Master</span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaUNC">           0 :     input logic [31:0] sb_haddr,</span></span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaUNC">           0 :     input logic [ 2:0] sb_hburst,</span></span>
<span id="L326"><span class="lineNum">     326</span> <span class="tlaUNC">           0 :     input logic        sb_hmastlock,</span></span>
<span id="L327"><span class="lineNum">     327</span> <span class="tlaUNC">           0 :     input logic [ 3:0] sb_hprot,</span></span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaUNC">           0 :     input logic [ 2:0] sb_hsize,</span></span>
<span id="L329"><span class="lineNum">     329</span> <span class="tlaUNC">           0 :     input logic [ 1:0] sb_htrans,</span></span>
<span id="L330"><span class="lineNum">     330</span> <span class="tlaUNC">           0 :     input logic        sb_hwrite,</span></span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaUNC">           0 :     input logic [63:0] sb_hwdata,</span></span>
<span id="L332"><span class="lineNum">     332</span>              : </span>
<span id="L333"><span class="lineNum">     333</span> <span class="tlaUNC">           0 :     input logic [63:0] sb_hrdata,</span></span>
<span id="L334"><span class="lineNum">     334</span> <span class="tlaUNC">           0 :     input logic        sb_hready,</span></span>
<span id="L335"><span class="lineNum">     335</span> <span class="tlaUNC">           0 :     input logic        sb_hresp,</span></span>
<span id="L336"><span class="lineNum">     336</span>              : </span>
<span id="L337"><span class="lineNum">     337</span>              :     // DMA Slave</span>
<span id="L338"><span class="lineNum">     338</span> <span class="tlaUNC">           0 :     input logic        dma_hsel,</span></span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaUNC">           0 :     input logic [31:0] dma_haddr,</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaUNC">           0 :     input logic [ 2:0] dma_hburst,</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaUNC">           0 :     input logic        dma_hmastlock,</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaUNC">           0 :     input logic [ 3:0] dma_hprot,</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaUNC">           0 :     input logic [ 2:0] dma_hsize,</span></span>
<span id="L344"><span class="lineNum">     344</span> <span class="tlaUNC">           0 :     input logic [ 1:0] dma_htrans,</span></span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaUNC">           0 :     input logic        dma_hwrite,</span></span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaUNC">           0 :     input logic [63:0] dma_hwdata,</span></span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaUNC">           0 :     input logic        dma_hreadyin,</span></span>
<span id="L348"><span class="lineNum">     348</span>              : </span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaUNC">           0 :     input logic [63:0] dma_hrdata,</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaUNC">           0 :     input logic        dma_hreadyout,</span></span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaUNC">           0 :     input logic        dma_hresp,</span></span>
<span id="L352"><span class="lineNum">     352</span>              : </span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaUNC">           0 :     input logic lsu_bus_clk_en,</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaUNC">           0 :     input logic ifu_bus_clk_en,</span></span>
<span id="L355"><span class="lineNum">     355</span> <span class="tlaUNC">           0 :     input logic dbg_bus_clk_en,</span></span>
<span id="L356"><span class="lineNum">     356</span> <span class="tlaUNC">           0 :     input logic dma_bus_clk_en,</span></span>
<span id="L357"><span class="lineNum">     357</span>              : </span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaUNC">           0 :     input logic        dmi_reg_en,     // read or write</span></span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaUNC">           0 :     input logic [ 6:0] dmi_reg_addr,   // address of DM register</span></span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaUNC">           0 :     input logic        dmi_reg_wr_en,  // write instruction</span></span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaUNC">           0 :     input logic [31:0] dmi_reg_wdata,  // write data</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaUNC">           0 :     input logic [31:0] dmi_reg_rdata,</span></span>
<span id="L363"><span class="lineNum">     363</span>              : </span>
<span id="L364"><span class="lineNum">     364</span>              :     // ICCM/DCCM ECC status</span>
<span id="L365"><span class="lineNum">     365</span> <span class="tlaUNC">           0 :     input logic iccm_ecc_single_error,</span></span>
<span id="L366"><span class="lineNum">     366</span> <span class="tlaUNC">           0 :     input logic iccm_ecc_double_error,</span></span>
<span id="L367"><span class="lineNum">     367</span> <span class="tlaUNC">           0 :     input logic dccm_ecc_single_error,</span></span>
<span id="L368"><span class="lineNum">     368</span> <span class="tlaUNC">           0 :     input logic dccm_ecc_double_error,</span></span>
<span id="L369"><span class="lineNum">     369</span>              : </span>
<span id="L370"><span class="lineNum">     370</span> <span class="tlaUNC">           0 :     input logic [pt.PIC_TOTAL_INT:1] extintsrc_req,</span></span>
<span id="L371"><span class="lineNum">     371</span> <span class="tlaUNC">           0 :     input logic                      timer_int,</span></span>
<span id="L372"><span class="lineNum">     372</span> <span class="tlaUNC">           0 :     input logic                      soft_int,</span></span>
<span id="L373"><span class="lineNum">     373</span> <span class="tlaUNC">           0 :     input logic                      scan_mode,</span></span>
<span id="L374"><span class="lineNum">     374</span>              : </span>
<span id="L375"><span class="lineNum">     375</span>              :     // Equivalency Checker output</span>
<span id="L376"><span class="lineNum">     376</span> <span class="tlaUNC">           0 :     output logic corruption_detected</span></span>
<span id="L377"><span class="lineNum">     377</span>              : );</span>
<span id="L378"><span class="lineNum">     378</span>              : </span>
<span id="L379"><span class="lineNum">     379</span>              :   localparam int unsigned LockstepDelay = int'(pt.LOCKSTEP_DELAY);  // Delay I/O; in clock cycles</span>
<span id="L380"><span class="lineNum">     380</span>              : </span>
<span id="L381"><span class="lineNum">     381</span>              :   // Outputs</span>
<span id="L382"><span class="lineNum">     382</span>              :   typedef struct packed {</span>
<span id="L383"><span class="lineNum">     383</span>              :     logic                                 core_rst_l;</span>
<span id="L384"><span class="lineNum">     384</span>              :     logic [31:0]                          trace_rv_i_insn_ip;</span>
<span id="L385"><span class="lineNum">     385</span>              :     logic [31:0]                          trace_rv_i_address_ip;</span>
<span id="L386"><span class="lineNum">     386</span>              :     logic                                 trace_rv_i_valid_ip;</span>
<span id="L387"><span class="lineNum">     387</span>              :     logic                                 trace_rv_i_exception_ip;</span>
<span id="L388"><span class="lineNum">     388</span>              :     logic [4:0]                           trace_rv_i_ecause_ip;</span>
<span id="L389"><span class="lineNum">     389</span>              :     logic                                 trace_rv_i_interrupt_ip;</span>
<span id="L390"><span class="lineNum">     390</span>              :     logic [31:0]                          trace_rv_i_tval_ip;</span>
<span id="L391"><span class="lineNum">     391</span>              :     logic                                 dccm_clk_override;</span>
<span id="L392"><span class="lineNum">     392</span>              :     logic                                 icm_clk_override;</span>
<span id="L393"><span class="lineNum">     393</span>              :     logic                                 dec_tlu_core_ecc_disable;</span>
<span id="L394"><span class="lineNum">     394</span>              :     logic                                 o_cpu_halt_ack;</span>
<span id="L395"><span class="lineNum">     395</span>              :     logic                                 o_cpu_halt_status;</span>
<span id="L396"><span class="lineNum">     396</span>              :     logic                                 o_cpu_run_ack;</span>
<span id="L397"><span class="lineNum">     397</span>              :     logic                                 o_debug_mode_status;</span>
<span id="L398"><span class="lineNum">     398</span>              :     logic                                 mpc_debug_halt_ack;</span>
<span id="L399"><span class="lineNum">     399</span>              :     logic                                 mpc_debug_run_ack;</span>
<span id="L400"><span class="lineNum">     400</span>              :     logic                                 debug_brkpt_status;</span>
<span id="L401"><span class="lineNum">     401</span>              :     logic                                 dec_tlu_perfcnt0;</span>
<span id="L402"><span class="lineNum">     402</span>              :     logic                                 dec_tlu_perfcnt1;</span>
<span id="L403"><span class="lineNum">     403</span>              :     logic                                 dec_tlu_perfcnt2;</span>
<span id="L404"><span class="lineNum">     404</span>              :     logic                                 dec_tlu_perfcnt3;</span>
<span id="L405"><span class="lineNum">     405</span>              :     logic                                 dccm_wren;</span>
<span id="L406"><span class="lineNum">     406</span>              :     logic                                 dccm_rden;</span>
<span id="L407"><span class="lineNum">     407</span>              :     logic [pt.DCCM_BITS-1:0]              dccm_wr_addr_lo;</span>
<span id="L408"><span class="lineNum">     408</span>              :     logic [pt.DCCM_BITS-1:0]              dccm_wr_addr_hi;</span>
<span id="L409"><span class="lineNum">     409</span>              :     logic [pt.DCCM_BITS-1:0]              dccm_rd_addr_lo;</span>
<span id="L410"><span class="lineNum">     410</span>              :     logic [pt.DCCM_BITS-1:0]              dccm_rd_addr_hi;</span>
<span id="L411"><span class="lineNum">     411</span>              :     logic [pt.DCCM_FDATA_WIDTH-1:0]       dccm_wr_data_lo;</span>
<span id="L412"><span class="lineNum">     412</span>              :     logic [pt.DCCM_FDATA_WIDTH-1:0]       dccm_wr_data_hi;</span>
<span id="L413"><span class="lineNum">     413</span>              :     logic [pt.ICCM_BITS-1:1]              iccm_rw_addr;</span>
<span id="L414"><span class="lineNum">     414</span>              :     logic                                 iccm_wren;</span>
<span id="L415"><span class="lineNum">     415</span>              :     logic                                 iccm_rden;</span>
<span id="L416"><span class="lineNum">     416</span>              :     logic [2:0]                           iccm_wr_size;</span>
<span id="L417"><span class="lineNum">     417</span>              :     logic [77:0]                          iccm_wr_data;</span>
<span id="L418"><span class="lineNum">     418</span>              :     logic                                 iccm_buf_correct_ecc;</span>
<span id="L419"><span class="lineNum">     419</span>              :     logic                                 iccm_correction_state;</span>
<span id="L420"><span class="lineNum">     420</span>              :     logic [31:1]                          ic_rw_addr;</span>
<span id="L421"><span class="lineNum">     421</span>              :     logic [pt.ICACHE_NUM_WAYS-1:0]        ic_tag_valid;</span>
<span id="L422"><span class="lineNum">     422</span>              :     logic [pt.ICACHE_NUM_WAYS-1:0]        ic_wr_en;</span>
<span id="L423"><span class="lineNum">     423</span>              :     logic                                 ic_rd_en;</span>
<span id="L424"><span class="lineNum">     424</span>              :     logic [pt.ICACHE_BANKS_WAY-1:0][70:0] ic_wr_data;</span>
<span id="L425"><span class="lineNum">     425</span>              :     logic [70:0]                          ic_debug_wr_data;</span>
<span id="L426"><span class="lineNum">     426</span>              :     logic [63:0]                          ic_premux_data;</span>
<span id="L427"><span class="lineNum">     427</span>              :     logic                                 ic_sel_premux_data;</span>
<span id="L428"><span class="lineNum">     428</span>              :     logic [pt.ICACHE_INDEX_HI:3]          ic_debug_addr;</span>
<span id="L429"><span class="lineNum">     429</span>              :     logic                                 ic_debug_rd_en;</span>
<span id="L430"><span class="lineNum">     430</span>              :     logic                                 ic_debug_wr_en;</span>
<span id="L431"><span class="lineNum">     431</span>              :     logic                                 ic_debug_tag_array;</span>
<span id="L432"><span class="lineNum">     432</span>              :     logic [pt.ICACHE_NUM_WAYS-1:0]        ic_debug_way;</span>
<span id="L433"><span class="lineNum">     433</span>              :     logic                                 lsu_axi_awvalid;</span>
<span id="L434"><span class="lineNum">     434</span>              :     logic [pt.LSU_BUS_TAG-1:0]            lsu_axi_awid;</span>
<span id="L435"><span class="lineNum">     435</span>              :     logic [31:0]                          lsu_axi_awaddr;</span>
<span id="L436"><span class="lineNum">     436</span>              :     logic [3:0]                           lsu_axi_awregion;</span>
<span id="L437"><span class="lineNum">     437</span>              :     logic [7:0]                           lsu_axi_awlen;</span>
<span id="L438"><span class="lineNum">     438</span>              :     logic [2:0]                           lsu_axi_awsize;</span>
<span id="L439"><span class="lineNum">     439</span>              :     logic [1:0]                           lsu_axi_awburst;</span>
<span id="L440"><span class="lineNum">     440</span>              :     logic                                 lsu_axi_awlock;</span>
<span id="L441"><span class="lineNum">     441</span>              :     logic [3:0]                           lsu_axi_awcache;</span>
<span id="L442"><span class="lineNum">     442</span>              :     logic [2:0]                           lsu_axi_awprot;</span>
<span id="L443"><span class="lineNum">     443</span>              :     logic [3:0]                           lsu_axi_awqos;</span>
<span id="L444"><span class="lineNum">     444</span>              :     logic                                 lsu_axi_wvalid;</span>
<span id="L445"><span class="lineNum">     445</span>              :     logic [63:0]                          lsu_axi_wdata;</span>
<span id="L446"><span class="lineNum">     446</span>              :     logic [7:0]                           lsu_axi_wstrb;</span>
<span id="L447"><span class="lineNum">     447</span>              :     logic                                 lsu_axi_wlast;</span>
<span id="L448"><span class="lineNum">     448</span>              :     logic                                 lsu_axi_bready;</span>
<span id="L449"><span class="lineNum">     449</span>              :     logic                                 lsu_axi_arvalid;</span>
<span id="L450"><span class="lineNum">     450</span>              :     logic [pt.LSU_BUS_TAG-1:0]            lsu_axi_arid;</span>
<span id="L451"><span class="lineNum">     451</span>              :     logic [31:0]                          lsu_axi_araddr;</span>
<span id="L452"><span class="lineNum">     452</span>              :     logic [3:0]                           lsu_axi_arregion;</span>
<span id="L453"><span class="lineNum">     453</span>              :     logic [7:0]                           lsu_axi_arlen;</span>
<span id="L454"><span class="lineNum">     454</span>              :     logic [2:0]                           lsu_axi_arsize;</span>
<span id="L455"><span class="lineNum">     455</span>              :     logic [1:0]                           lsu_axi_arburst;</span>
<span id="L456"><span class="lineNum">     456</span>              :     logic                                 lsu_axi_arlock;</span>
<span id="L457"><span class="lineNum">     457</span>              :     logic [3:0]                           lsu_axi_arcache;</span>
<span id="L458"><span class="lineNum">     458</span>              :     logic [2:0]                           lsu_axi_arprot;</span>
<span id="L459"><span class="lineNum">     459</span>              :     logic [3:0]                           lsu_axi_arqos;</span>
<span id="L460"><span class="lineNum">     460</span>              :     logic                                 lsu_axi_rready;</span>
<span id="L461"><span class="lineNum">     461</span>              :     logic                                 ifu_axi_awvalid;</span>
<span id="L462"><span class="lineNum">     462</span>              :     logic [pt.IFU_BUS_TAG-1:0]            ifu_axi_awid;</span>
<span id="L463"><span class="lineNum">     463</span>              :     logic [31:0]                          ifu_axi_awaddr;</span>
<span id="L464"><span class="lineNum">     464</span>              :     logic [3:0]                           ifu_axi_awregion;</span>
<span id="L465"><span class="lineNum">     465</span>              :     logic [7:0]                           ifu_axi_awlen;</span>
<span id="L466"><span class="lineNum">     466</span>              :     logic [2:0]                           ifu_axi_awsize;</span>
<span id="L467"><span class="lineNum">     467</span>              :     logic [1:0]                           ifu_axi_awburst;</span>
<span id="L468"><span class="lineNum">     468</span>              :     logic                                 ifu_axi_awlock;</span>
<span id="L469"><span class="lineNum">     469</span>              :     logic [3:0]                           ifu_axi_awcache;</span>
<span id="L470"><span class="lineNum">     470</span>              :     logic [2:0]                           ifu_axi_awprot;</span>
<span id="L471"><span class="lineNum">     471</span>              :     logic [3:0]                           ifu_axi_awqos;</span>
<span id="L472"><span class="lineNum">     472</span>              :     logic                                 ifu_axi_wvalid;</span>
<span id="L473"><span class="lineNum">     473</span>              :     logic [63:0]                          ifu_axi_wdata;</span>
<span id="L474"><span class="lineNum">     474</span>              :     logic [7:0]                           ifu_axi_wstrb;</span>
<span id="L475"><span class="lineNum">     475</span>              :     logic                                 ifu_axi_wlast;</span>
<span id="L476"><span class="lineNum">     476</span>              :     logic                                 ifu_axi_bready;</span>
<span id="L477"><span class="lineNum">     477</span>              :     logic                                 ifu_axi_arvalid;</span>
<span id="L478"><span class="lineNum">     478</span>              :     logic [pt.IFU_BUS_TAG-1:0]            ifu_axi_arid;</span>
<span id="L479"><span class="lineNum">     479</span>              :     logic [31:0]                          ifu_axi_araddr;</span>
<span id="L480"><span class="lineNum">     480</span>              :     logic [3:0]                           ifu_axi_arregion;</span>
<span id="L481"><span class="lineNum">     481</span>              :     logic [7:0]                           ifu_axi_arlen;</span>
<span id="L482"><span class="lineNum">     482</span>              :     logic [2:0]                           ifu_axi_arsize;</span>
<span id="L483"><span class="lineNum">     483</span>              :     logic [1:0]                           ifu_axi_arburst;</span>
<span id="L484"><span class="lineNum">     484</span>              :     logic                                 ifu_axi_arlock;</span>
<span id="L485"><span class="lineNum">     485</span>              :     logic [3:0]                           ifu_axi_arcache;</span>
<span id="L486"><span class="lineNum">     486</span>              :     logic [2:0]                           ifu_axi_arprot;</span>
<span id="L487"><span class="lineNum">     487</span>              :     logic [3:0]                           ifu_axi_arqos;</span>
<span id="L488"><span class="lineNum">     488</span>              :     logic                                 ifu_axi_rready;</span>
<span id="L489"><span class="lineNum">     489</span>              :     logic                                 sb_axi_awvalid;</span>
<span id="L490"><span class="lineNum">     490</span>              :     logic [pt.SB_BUS_TAG-1:0]             sb_axi_awid;</span>
<span id="L491"><span class="lineNum">     491</span>              :     logic [31:0]                          sb_axi_awaddr;</span>
<span id="L492"><span class="lineNum">     492</span>              :     logic [3:0]                           sb_axi_awregion;</span>
<span id="L493"><span class="lineNum">     493</span>              :     logic [7:0]                           sb_axi_awlen;</span>
<span id="L494"><span class="lineNum">     494</span>              :     logic [2:0]                           sb_axi_awsize;</span>
<span id="L495"><span class="lineNum">     495</span>              :     logic [1:0]                           sb_axi_awburst;</span>
<span id="L496"><span class="lineNum">     496</span>              :     logic                                 sb_axi_awlock;</span>
<span id="L497"><span class="lineNum">     497</span>              :     logic [3:0]                           sb_axi_awcache;</span>
<span id="L498"><span class="lineNum">     498</span>              :     logic [2:0]                           sb_axi_awprot;</span>
<span id="L499"><span class="lineNum">     499</span>              :     logic [3:0]                           sb_axi_awqos;</span>
<span id="L500"><span class="lineNum">     500</span>              :     logic                                 sb_axi_wvalid;</span>
<span id="L501"><span class="lineNum">     501</span>              :     logic [63:0]                          sb_axi_wdata;</span>
<span id="L502"><span class="lineNum">     502</span>              :     logic [7:0]                           sb_axi_wstrb;</span>
<span id="L503"><span class="lineNum">     503</span>              :     logic                                 sb_axi_wlast;</span>
<span id="L504"><span class="lineNum">     504</span>              :     logic                                 sb_axi_bready;</span>
<span id="L505"><span class="lineNum">     505</span>              :     logic                                 sb_axi_arvalid;</span>
<span id="L506"><span class="lineNum">     506</span>              :     logic [pt.SB_BUS_TAG-1:0]             sb_axi_arid;</span>
<span id="L507"><span class="lineNum">     507</span>              :     logic [31:0]                          sb_axi_araddr;</span>
<span id="L508"><span class="lineNum">     508</span>              :     logic [3:0]                           sb_axi_arregion;</span>
<span id="L509"><span class="lineNum">     509</span>              :     logic [7:0]                           sb_axi_arlen;</span>
<span id="L510"><span class="lineNum">     510</span>              :     logic [2:0]                           sb_axi_arsize;</span>
<span id="L511"><span class="lineNum">     511</span>              :     logic [1:0]                           sb_axi_arburst;</span>
<span id="L512"><span class="lineNum">     512</span>              :     logic                                 sb_axi_arlock;</span>
<span id="L513"><span class="lineNum">     513</span>              :     logic [3:0]                           sb_axi_arcache;</span>
<span id="L514"><span class="lineNum">     514</span>              :     logic [2:0]                           sb_axi_arprot;</span>
<span id="L515"><span class="lineNum">     515</span>              :     logic [3:0]                           sb_axi_arqos;</span>
<span id="L516"><span class="lineNum">     516</span>              :     logic                                 sb_axi_rready;</span>
<span id="L517"><span class="lineNum">     517</span>              :     logic                                 dma_axi_awready;</span>
<span id="L518"><span class="lineNum">     518</span>              :     logic                                 dma_axi_wready;</span>
<span id="L519"><span class="lineNum">     519</span>              :     logic                                 dma_axi_bvalid;</span>
<span id="L520"><span class="lineNum">     520</span>              :     logic [1:0]                           dma_axi_bresp;</span>
<span id="L521"><span class="lineNum">     521</span>              :     logic [pt.DMA_BUS_TAG-1:0]            dma_axi_bid;</span>
<span id="L522"><span class="lineNum">     522</span>              :     logic                                 dma_axi_arready;</span>
<span id="L523"><span class="lineNum">     523</span>              :     logic                                 dma_axi_rvalid;</span>
<span id="L524"><span class="lineNum">     524</span>              :     logic [pt.DMA_BUS_TAG-1:0]            dma_axi_rid;</span>
<span id="L525"><span class="lineNum">     525</span>              :     logic [63:0]                          dma_axi_rdata;</span>
<span id="L526"><span class="lineNum">     526</span>              :     logic [1:0]                           dma_axi_rresp;</span>
<span id="L527"><span class="lineNum">     527</span>              :     logic                                 dma_axi_rlast;</span>
<span id="L528"><span class="lineNum">     528</span>              :     logic [31:0]                          haddr;</span>
<span id="L529"><span class="lineNum">     529</span>              :     logic [2:0]                           hburst;</span>
<span id="L530"><span class="lineNum">     530</span>              :     logic                                 hmastlock;</span>
<span id="L531"><span class="lineNum">     531</span>              :     logic [3:0]                           hprot;</span>
<span id="L532"><span class="lineNum">     532</span>              :     logic [2:0]                           hsize;</span>
<span id="L533"><span class="lineNum">     533</span>              :     logic [1:0]                           htrans;</span>
<span id="L534"><span class="lineNum">     534</span>              :     logic                                 hwrite;</span>
<span id="L535"><span class="lineNum">     535</span>              :     logic [31:0]                          lsu_haddr;</span>
<span id="L536"><span class="lineNum">     536</span>              :     logic [2:0]                           lsu_hburst;</span>
<span id="L537"><span class="lineNum">     537</span>              :     logic                                 lsu_hmastlock;</span>
<span id="L538"><span class="lineNum">     538</span>              :     logic [3:0]                           lsu_hprot;</span>
<span id="L539"><span class="lineNum">     539</span>              :     logic [2:0]                           lsu_hsize;</span>
<span id="L540"><span class="lineNum">     540</span>              :     logic [1:0]                           lsu_htrans;</span>
<span id="L541"><span class="lineNum">     541</span>              :     logic                                 lsu_hwrite;</span>
<span id="L542"><span class="lineNum">     542</span>              :     logic [63:0]                          lsu_hwdata;</span>
<span id="L543"><span class="lineNum">     543</span>              :     logic [31:0]                          sb_haddr;</span>
<span id="L544"><span class="lineNum">     544</span>              :     logic [2:0]                           sb_hburst;</span>
<span id="L545"><span class="lineNum">     545</span>              :     logic                                 sb_hmastlock;</span>
<span id="L546"><span class="lineNum">     546</span>              :     logic [3:0]                           sb_hprot;</span>
<span id="L547"><span class="lineNum">     547</span>              :     logic [2:0]                           sb_hsize;</span>
<span id="L548"><span class="lineNum">     548</span>              :     logic [1:0]                           sb_htrans;</span>
<span id="L549"><span class="lineNum">     549</span>              :     logic                                 sb_hwrite;</span>
<span id="L550"><span class="lineNum">     550</span>              :     logic [63:0]                          sb_hwdata;</span>
<span id="L551"><span class="lineNum">     551</span>              :     logic [63:0]                          dma_hrdata;</span>
<span id="L552"><span class="lineNum">     552</span>              :     logic                                 dma_hreadyout;</span>
<span id="L553"><span class="lineNum">     553</span>              :     logic                                 dma_hresp;</span>
<span id="L554"><span class="lineNum">     554</span>              :     logic [31:0]                          dmi_reg_rdata;</span>
<span id="L555"><span class="lineNum">     555</span>              :     logic                                 iccm_ecc_single_error;</span>
<span id="L556"><span class="lineNum">     556</span>              :     logic                                 iccm_ecc_double_error;</span>
<span id="L557"><span class="lineNum">     557</span>              :     logic                                 dccm_ecc_single_error;</span>
<span id="L558"><span class="lineNum">     558</span>              :     logic                                 dccm_ecc_double_error;</span>
<span id="L559"><span class="lineNum">     559</span>              :   } veer_outputs_t;</span>
<span id="L560"><span class="lineNum">     560</span>              : </span>
<span id="L561"><span class="lineNum">     561</span>              :   // Inputs</span>
<span id="L562"><span class="lineNum">     562</span>              :   typedef struct packed {</span>
<span id="L563"><span class="lineNum">     563</span>              :     logic [31:1]                    rst_vec;</span>
<span id="L564"><span class="lineNum">     564</span>              :     logic                           nmi_int;</span>
<span id="L565"><span class="lineNum">     565</span>              :     logic [31:1]                    nmi_vec;</span>
<span id="L566"><span class="lineNum">     566</span>              :     logic                           i_cpu_halt_req;</span>
<span id="L567"><span class="lineNum">     567</span>              :     logic                           i_cpu_run_req;</span>
<span id="L568"><span class="lineNum">     568</span>              :     logic [31:4]                    core_id;</span>
<span id="L569"><span class="lineNum">     569</span>              :     logic                           mpc_debug_halt_req;</span>
<span id="L570"><span class="lineNum">     570</span>              :     logic                           mpc_debug_run_req;</span>
<span id="L571"><span class="lineNum">     571</span>              :     logic                           mpc_reset_run_req;</span>
<span id="L572"><span class="lineNum">     572</span>              :     logic [pt.DCCM_FDATA_WIDTH-1:0] dccm_rd_data_lo;</span>
<span id="L573"><span class="lineNum">     573</span>              :     logic [pt.DCCM_FDATA_WIDTH-1:0] dccm_rd_data_hi;</span>
<span id="L574"><span class="lineNum">     574</span>              :     logic [63:0]                    iccm_rd_data;</span>
<span id="L575"><span class="lineNum">     575</span>              :     logic [77:0]                    iccm_rd_data_ecc;</span>
<span id="L576"><span class="lineNum">     576</span>              :     logic [63:0]                    ic_rd_data;</span>
<span id="L577"><span class="lineNum">     577</span>              :     logic [70:0]                    ic_debug_rd_data;</span>
<span id="L578"><span class="lineNum">     578</span>              :     logic [25:0]                    ictag_debug_rd_data;</span>
<span id="L579"><span class="lineNum">     579</span>              :     logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr;</span>
<span id="L580"><span class="lineNum">     580</span>              :     logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr;</span>
<span id="L581"><span class="lineNum">     581</span>              :     logic [pt.ICACHE_NUM_WAYS-1:0]  ic_rd_hit;</span>
<span id="L582"><span class="lineNum">     582</span>              :     logic                           ic_tag_perr;</span>
<span id="L583"><span class="lineNum">     583</span>              :     logic                           lsu_axi_awready;</span>
<span id="L584"><span class="lineNum">     584</span>              :     logic                           lsu_axi_wready;</span>
<span id="L585"><span class="lineNum">     585</span>              :     logic                           lsu_axi_bvalid;</span>
<span id="L586"><span class="lineNum">     586</span>              :     logic [1:0]                     lsu_axi_bresp;</span>
<span id="L587"><span class="lineNum">     587</span>              :     logic [pt.LSU_BUS_TAG-1:0]      lsu_axi_bid;</span>
<span id="L588"><span class="lineNum">     588</span>              :     logic                           lsu_axi_arready;</span>
<span id="L589"><span class="lineNum">     589</span>              :     logic                           lsu_axi_rvalid;</span>
<span id="L590"><span class="lineNum">     590</span>              :     logic [pt.LSU_BUS_TAG-1:0]      lsu_axi_rid;</span>
<span id="L591"><span class="lineNum">     591</span>              :     logic [63:0]                    lsu_axi_rdata;</span>
<span id="L592"><span class="lineNum">     592</span>              :     logic [1:0]                     lsu_axi_rresp;</span>
<span id="L593"><span class="lineNum">     593</span>              :     logic                           lsu_axi_rlast;</span>
<span id="L594"><span class="lineNum">     594</span>              :     logic                           ifu_axi_awready;</span>
<span id="L595"><span class="lineNum">     595</span>              :     logic                           ifu_axi_wready;</span>
<span id="L596"><span class="lineNum">     596</span>              :     logic                           ifu_axi_bvalid;</span>
<span id="L597"><span class="lineNum">     597</span>              :     logic [1:0]                     ifu_axi_bresp;</span>
<span id="L598"><span class="lineNum">     598</span>              :     logic [pt.IFU_BUS_TAG-1:0]      ifu_axi_bid;</span>
<span id="L599"><span class="lineNum">     599</span>              :     logic                           ifu_axi_arready;</span>
<span id="L600"><span class="lineNum">     600</span>              :     logic                           ifu_axi_rvalid;</span>
<span id="L601"><span class="lineNum">     601</span>              :     logic [pt.IFU_BUS_TAG-1:0]      ifu_axi_rid;</span>
<span id="L602"><span class="lineNum">     602</span>              :     logic [63:0]                    ifu_axi_rdata;</span>
<span id="L603"><span class="lineNum">     603</span>              :     logic [1:0]                     ifu_axi_rresp;</span>
<span id="L604"><span class="lineNum">     604</span>              :     logic                           ifu_axi_rlast;</span>
<span id="L605"><span class="lineNum">     605</span>              :     logic                           sb_axi_awready;</span>
<span id="L606"><span class="lineNum">     606</span>              :     logic                           sb_axi_wready;</span>
<span id="L607"><span class="lineNum">     607</span>              :     logic                           sb_axi_bvalid;</span>
<span id="L608"><span class="lineNum">     608</span>              :     logic [1:0]                     sb_axi_bresp;</span>
<span id="L609"><span class="lineNum">     609</span>              :     logic [pt.SB_BUS_TAG-1:0]       sb_axi_bid;</span>
<span id="L610"><span class="lineNum">     610</span>              :     logic                           sb_axi_arready;</span>
<span id="L611"><span class="lineNum">     611</span>              :     logic                           sb_axi_rvalid;</span>
<span id="L612"><span class="lineNum">     612</span>              :     logic [pt.SB_BUS_TAG-1:0]       sb_axi_rid;</span>
<span id="L613"><span class="lineNum">     613</span>              :     logic [63:0]                    sb_axi_rdata;</span>
<span id="L614"><span class="lineNum">     614</span>              :     logic [1:0]                     sb_axi_rresp;</span>
<span id="L615"><span class="lineNum">     615</span>              :     logic                           sb_axi_rlast;</span>
<span id="L616"><span class="lineNum">     616</span>              :     logic                           dma_axi_awvalid;</span>
<span id="L617"><span class="lineNum">     617</span>              :     logic [pt.DMA_BUS_TAG-1:0]      dma_axi_awid;</span>
<span id="L618"><span class="lineNum">     618</span>              :     logic [31:0]                    dma_axi_awaddr;</span>
<span id="L619"><span class="lineNum">     619</span>              :     logic [2:0]                     dma_axi_awsize;</span>
<span id="L620"><span class="lineNum">     620</span>              :     logic [2:0]                     dma_axi_awprot;</span>
<span id="L621"><span class="lineNum">     621</span>              :     logic [7:0]                     dma_axi_awlen;</span>
<span id="L622"><span class="lineNum">     622</span>              :     logic [1:0]                     dma_axi_awburst;</span>
<span id="L623"><span class="lineNum">     623</span>              :     logic                           dma_axi_wvalid;</span>
<span id="L624"><span class="lineNum">     624</span>              :     logic [63:0]                    dma_axi_wdata;</span>
<span id="L625"><span class="lineNum">     625</span>              :     logic [7:0]                     dma_axi_wstrb;</span>
<span id="L626"><span class="lineNum">     626</span>              :     logic                           dma_axi_wlast;</span>
<span id="L627"><span class="lineNum">     627</span>              :     logic                           dma_axi_bready;</span>
<span id="L628"><span class="lineNum">     628</span>              :     logic                           dma_axi_arvalid;</span>
<span id="L629"><span class="lineNum">     629</span>              :     logic [pt.DMA_BUS_TAG-1:0]      dma_axi_arid;</span>
<span id="L630"><span class="lineNum">     630</span>              :     logic [31:0]                    dma_axi_araddr;</span>
<span id="L631"><span class="lineNum">     631</span>              :     logic [2:0]                     dma_axi_arsize;</span>
<span id="L632"><span class="lineNum">     632</span>              :     logic [2:0]                     dma_axi_arprot;</span>
<span id="L633"><span class="lineNum">     633</span>              :     logic [7:0]                     dma_axi_arlen;</span>
<span id="L634"><span class="lineNum">     634</span>              :     logic [1:0]                     dma_axi_arburst;</span>
<span id="L635"><span class="lineNum">     635</span>              :     logic                           dma_axi_rready;</span>
<span id="L636"><span class="lineNum">     636</span>              :     logic [63:0]                    hrdata;</span>
<span id="L637"><span class="lineNum">     637</span>              :     logic                           hready;</span>
<span id="L638"><span class="lineNum">     638</span>              :     logic                           hresp;</span>
<span id="L639"><span class="lineNum">     639</span>              :     logic [63:0]                    lsu_hrdata;</span>
<span id="L640"><span class="lineNum">     640</span>              :     logic                           lsu_hready;</span>
<span id="L641"><span class="lineNum">     641</span>              :     logic                           lsu_hresp;</span>
<span id="L642"><span class="lineNum">     642</span>              :     logic [63:0]                    sb_hrdata;</span>
<span id="L643"><span class="lineNum">     643</span>              :     logic                           sb_hready;</span>
<span id="L644"><span class="lineNum">     644</span>              :     logic                           sb_hresp;</span>
<span id="L645"><span class="lineNum">     645</span>              :     logic                           dma_hsel;</span>
<span id="L646"><span class="lineNum">     646</span>              :     logic [31:0]                    dma_haddr;</span>
<span id="L647"><span class="lineNum">     647</span>              :     logic [2:0]                     dma_hburst;</span>
<span id="L648"><span class="lineNum">     648</span>              :     logic                           dma_hmastlock;</span>
<span id="L649"><span class="lineNum">     649</span>              :     logic [3:0]                     dma_hprot;</span>
<span id="L650"><span class="lineNum">     650</span>              :     logic [2:0]                     dma_hsize;</span>
<span id="L651"><span class="lineNum">     651</span>              :     logic [1:0]                     dma_htrans;</span>
<span id="L652"><span class="lineNum">     652</span>              :     logic                           dma_hwrite;</span>
<span id="L653"><span class="lineNum">     653</span>              :     logic [63:0]                    dma_hwdata;</span>
<span id="L654"><span class="lineNum">     654</span>              :     logic                           dma_hreadyin;</span>
<span id="L655"><span class="lineNum">     655</span>              :     logic                           lsu_bus_clk_en;</span>
<span id="L656"><span class="lineNum">     656</span>              :     logic                           ifu_bus_clk_en;</span>
<span id="L657"><span class="lineNum">     657</span>              :     logic                           dbg_bus_clk_en;</span>
<span id="L658"><span class="lineNum">     658</span>              :     logic                           dma_bus_clk_en;</span>
<span id="L659"><span class="lineNum">     659</span>              :     logic                           dmi_reg_en;</span>
<span id="L660"><span class="lineNum">     660</span>              :     logic [6:0]                     dmi_reg_addr;</span>
<span id="L661"><span class="lineNum">     661</span>              :     logic                           dmi_reg_wr_en;</span>
<span id="L662"><span class="lineNum">     662</span>              :     logic [31:0]                    dmi_reg_wdata;</span>
<span id="L663"><span class="lineNum">     663</span>              :     logic [pt.PIC_TOTAL_INT:1]      extintsrc_req;</span>
<span id="L664"><span class="lineNum">     664</span>              :     logic                           timer_int;</span>
<span id="L665"><span class="lineNum">     665</span>              :     logic                           soft_int;</span>
<span id="L666"><span class="lineNum">     666</span>              :     logic                           scan_mode;</span>
<span id="L667"><span class="lineNum">     667</span>              :   } veer_inputs_t;</span>
<span id="L668"><span class="lineNum">     668</span>              : </span>
<span id="L669"><span class="lineNum">     669</span>              :   veer_inputs_t main_core_inputs;</span>
<span id="L670"><span class="lineNum">     670</span>              :   veer_inputs_t [LockstepDelay:0] delay_input_d;</span>
<span id="L671"><span class="lineNum">     671</span>              :   veer_inputs_t shadow_core_inputs;</span>
<span id="L672"><span class="lineNum">     672</span>              : </span>
<span id="L673"><span class="lineNum">     673</span>              :   veer_outputs_t main_core_outputs;</span>
<span id="L674"><span class="lineNum">     674</span>              :   veer_outputs_t [LockstepDelay:0] delay_output_d;</span>
<span id="L675"><span class="lineNum">     675</span>              :   veer_outputs_t delayed_main_core_outputs;</span>
<span id="L676"><span class="lineNum">     676</span>              :   veer_outputs_t shadow_core_outputs;</span>
<span id="L677"><span class="lineNum">     677</span>              : </span>
<span id="L678"><span class="lineNum">     678</span>              :   assign shadow_core_inputs = delay_input_d[LockstepDelay];</span>
<span id="L679"><span class="lineNum">     679</span>              :   assign delayed_main_core_outputs = delay_output_d[LockstepDelay];</span>
<span id="L680"><span class="lineNum">     680</span>              : </span>
<span id="L681"><span class="lineNum">     681</span>              :   // Capture input</span>
<span id="L682"><span class="lineNum">     682</span>              :   assign main_core_inputs.rst_vec = rst_vec;</span>
<span id="L683"><span class="lineNum">     683</span>              :   assign main_core_inputs.nmi_int = nmi_int;</span>
<span id="L684"><span class="lineNum">     684</span>              :   assign main_core_inputs.nmi_vec = nmi_vec;</span>
<span id="L685"><span class="lineNum">     685</span>              :   assign main_core_inputs.i_cpu_halt_req = i_cpu_halt_req;</span>
<span id="L686"><span class="lineNum">     686</span>              :   assign main_core_inputs.i_cpu_run_req = i_cpu_run_req;</span>
<span id="L687"><span class="lineNum">     687</span>              :   assign main_core_inputs.core_id = core_id;</span>
<span id="L688"><span class="lineNum">     688</span>              :   assign main_core_inputs.mpc_debug_halt_req = mpc_debug_halt_req;</span>
<span id="L689"><span class="lineNum">     689</span>              :   assign main_core_inputs.mpc_debug_run_req = mpc_debug_run_req;</span>
<span id="L690"><span class="lineNum">     690</span>              :   assign main_core_inputs.mpc_reset_run_req = mpc_reset_run_req;</span>
<span id="L691"><span class="lineNum">     691</span>              :   assign main_core_inputs.dccm_rd_data_lo = dccm_rd_data_lo;</span>
<span id="L692"><span class="lineNum">     692</span>              :   assign main_core_inputs.dccm_rd_data_hi = dccm_rd_data_hi;</span>
<span id="L693"><span class="lineNum">     693</span>              :   assign main_core_inputs.iccm_rd_data = iccm_rd_data;</span>
<span id="L694"><span class="lineNum">     694</span>              :   assign main_core_inputs.iccm_rd_data_ecc = iccm_rd_data_ecc;</span>
<span id="L695"><span class="lineNum">     695</span>              :   assign main_core_inputs.ic_rd_data = ic_rd_data;</span>
<span id="L696"><span class="lineNum">     696</span>              :   assign main_core_inputs.ic_debug_rd_data = ic_debug_rd_data;</span>
<span id="L697"><span class="lineNum">     697</span>              :   assign main_core_inputs.ictag_debug_rd_data = ictag_debug_rd_data;</span>
<span id="L698"><span class="lineNum">     698</span>              :   assign main_core_inputs.ic_eccerr = ic_eccerr;</span>
<span id="L699"><span class="lineNum">     699</span>              :   assign main_core_inputs.ic_parerr = ic_parerr;</span>
<span id="L700"><span class="lineNum">     700</span>              :   assign main_core_inputs.ic_rd_hit = ic_rd_hit;</span>
<span id="L701"><span class="lineNum">     701</span>              :   assign main_core_inputs.ic_tag_perr = ic_tag_perr;</span>
<span id="L702"><span class="lineNum">     702</span>              :   assign main_core_inputs.lsu_axi_awready = lsu_axi_awready;</span>
<span id="L703"><span class="lineNum">     703</span>              :   assign main_core_inputs.lsu_axi_wready = lsu_axi_wready;</span>
<span id="L704"><span class="lineNum">     704</span>              :   assign main_core_inputs.lsu_axi_bvalid = lsu_axi_bvalid;</span>
<span id="L705"><span class="lineNum">     705</span>              :   assign main_core_inputs.lsu_axi_bresp = lsu_axi_bresp;</span>
<span id="L706"><span class="lineNum">     706</span>              :   assign main_core_inputs.lsu_axi_bid = lsu_axi_bid;</span>
<span id="L707"><span class="lineNum">     707</span>              :   assign main_core_inputs.lsu_axi_arready = lsu_axi_arready;</span>
<span id="L708"><span class="lineNum">     708</span>              :   assign main_core_inputs.lsu_axi_rvalid = lsu_axi_rvalid;</span>
<span id="L709"><span class="lineNum">     709</span>              :   assign main_core_inputs.lsu_axi_rid = lsu_axi_rid;</span>
<span id="L710"><span class="lineNum">     710</span>              :   assign main_core_inputs.lsu_axi_rdata = lsu_axi_rdata;</span>
<span id="L711"><span class="lineNum">     711</span>              :   assign main_core_inputs.lsu_axi_rresp = lsu_axi_rresp;</span>
<span id="L712"><span class="lineNum">     712</span>              :   assign main_core_inputs.lsu_axi_rlast = lsu_axi_rlast;</span>
<span id="L713"><span class="lineNum">     713</span>              :   assign main_core_inputs.ifu_axi_awready = ifu_axi_awready;</span>
<span id="L714"><span class="lineNum">     714</span>              :   assign main_core_inputs.ifu_axi_wready = ifu_axi_wready;</span>
<span id="L715"><span class="lineNum">     715</span>              :   assign main_core_inputs.ifu_axi_bvalid = ifu_axi_bvalid;</span>
<span id="L716"><span class="lineNum">     716</span>              :   assign main_core_inputs.ifu_axi_bresp = ifu_axi_bresp;</span>
<span id="L717"><span class="lineNum">     717</span>              :   assign main_core_inputs.ifu_axi_bid = ifu_axi_bid;</span>
<span id="L718"><span class="lineNum">     718</span>              :   assign main_core_inputs.ifu_axi_arready = ifu_axi_arready;</span>
<span id="L719"><span class="lineNum">     719</span>              :   assign main_core_inputs.ifu_axi_rvalid = ifu_axi_rvalid;</span>
<span id="L720"><span class="lineNum">     720</span>              :   assign main_core_inputs.ifu_axi_rid = ifu_axi_rid;</span>
<span id="L721"><span class="lineNum">     721</span>              :   assign main_core_inputs.ifu_axi_rdata = ifu_axi_rdata;</span>
<span id="L722"><span class="lineNum">     722</span>              :   assign main_core_inputs.ifu_axi_rresp = ifu_axi_rresp;</span>
<span id="L723"><span class="lineNum">     723</span>              :   assign main_core_inputs.ifu_axi_rlast = ifu_axi_rlast;</span>
<span id="L724"><span class="lineNum">     724</span>              :   assign main_core_inputs.sb_axi_awready = sb_axi_awready;</span>
<span id="L725"><span class="lineNum">     725</span>              :   assign main_core_inputs.sb_axi_wready = sb_axi_wready;</span>
<span id="L726"><span class="lineNum">     726</span>              :   assign main_core_inputs.sb_axi_bvalid = sb_axi_bvalid;</span>
<span id="L727"><span class="lineNum">     727</span>              :   assign main_core_inputs.sb_axi_bresp = sb_axi_bresp;</span>
<span id="L728"><span class="lineNum">     728</span>              :   assign main_core_inputs.sb_axi_bid = sb_axi_bid;</span>
<span id="L729"><span class="lineNum">     729</span>              :   assign main_core_inputs.sb_axi_arready = sb_axi_arready;</span>
<span id="L730"><span class="lineNum">     730</span>              :   assign main_core_inputs.sb_axi_rvalid = sb_axi_rvalid;</span>
<span id="L731"><span class="lineNum">     731</span>              :   assign main_core_inputs.sb_axi_rid = sb_axi_rid;</span>
<span id="L732"><span class="lineNum">     732</span>              :   assign main_core_inputs.sb_axi_rdata = sb_axi_rdata;</span>
<span id="L733"><span class="lineNum">     733</span>              :   assign main_core_inputs.sb_axi_rresp = sb_axi_rresp;</span>
<span id="L734"><span class="lineNum">     734</span>              :   assign main_core_inputs.sb_axi_rlast = sb_axi_rlast;</span>
<span id="L735"><span class="lineNum">     735</span>              :   assign main_core_inputs.dma_axi_awvalid = dma_axi_awvalid;</span>
<span id="L736"><span class="lineNum">     736</span>              :   assign main_core_inputs.dma_axi_awid = dma_axi_awid;</span>
<span id="L737"><span class="lineNum">     737</span>              :   assign main_core_inputs.dma_axi_awaddr = dma_axi_awaddr;</span>
<span id="L738"><span class="lineNum">     738</span>              :   assign main_core_inputs.dma_axi_awsize = dma_axi_awsize;</span>
<span id="L739"><span class="lineNum">     739</span>              :   assign main_core_inputs.dma_axi_awprot = dma_axi_awprot;</span>
<span id="L740"><span class="lineNum">     740</span>              :   assign main_core_inputs.dma_axi_awlen = dma_axi_awlen;</span>
<span id="L741"><span class="lineNum">     741</span>              :   assign main_core_inputs.dma_axi_awburst = dma_axi_awburst;</span>
<span id="L742"><span class="lineNum">     742</span>              :   assign main_core_inputs.dma_axi_wvalid = dma_axi_wvalid;</span>
<span id="L743"><span class="lineNum">     743</span>              :   assign main_core_inputs.dma_axi_wdata = dma_axi_wdata;</span>
<span id="L744"><span class="lineNum">     744</span>              :   assign main_core_inputs.dma_axi_wstrb = dma_axi_wstrb;</span>
<span id="L745"><span class="lineNum">     745</span>              :   assign main_core_inputs.dma_axi_wlast = dma_axi_wlast;</span>
<span id="L746"><span class="lineNum">     746</span>              :   assign main_core_inputs.dma_axi_bready = dma_axi_bready;</span>
<span id="L747"><span class="lineNum">     747</span>              :   assign main_core_inputs.dma_axi_arvalid = dma_axi_arvalid;</span>
<span id="L748"><span class="lineNum">     748</span>              :   assign main_core_inputs.dma_axi_arid = dma_axi_arid;</span>
<span id="L749"><span class="lineNum">     749</span>              :   assign main_core_inputs.dma_axi_araddr = dma_axi_araddr;</span>
<span id="L750"><span class="lineNum">     750</span>              :   assign main_core_inputs.dma_axi_arsize = dma_axi_arsize;</span>
<span id="L751"><span class="lineNum">     751</span>              :   assign main_core_inputs.dma_axi_arprot = dma_axi_arprot;</span>
<span id="L752"><span class="lineNum">     752</span>              :   assign main_core_inputs.dma_axi_arlen = dma_axi_arlen;</span>
<span id="L753"><span class="lineNum">     753</span>              :   assign main_core_inputs.dma_axi_arburst = dma_axi_arburst;</span>
<span id="L754"><span class="lineNum">     754</span>              :   assign main_core_inputs.dma_axi_rready = dma_axi_rready;</span>
<span id="L755"><span class="lineNum">     755</span>              :   assign main_core_inputs.hrdata = hrdata;</span>
<span id="L756"><span class="lineNum">     756</span>              :   assign main_core_inputs.hready = hready;</span>
<span id="L757"><span class="lineNum">     757</span>              :   assign main_core_inputs.hresp = hresp;</span>
<span id="L758"><span class="lineNum">     758</span>              :   assign main_core_inputs.lsu_hrdata = lsu_hrdata;</span>
<span id="L759"><span class="lineNum">     759</span>              :   assign main_core_inputs.lsu_hready = lsu_hready;</span>
<span id="L760"><span class="lineNum">     760</span>              :   assign main_core_inputs.lsu_hresp = lsu_hresp;</span>
<span id="L761"><span class="lineNum">     761</span>              :   assign main_core_inputs.sb_hrdata = sb_hrdata;</span>
<span id="L762"><span class="lineNum">     762</span>              :   assign main_core_inputs.sb_hready = sb_hready;</span>
<span id="L763"><span class="lineNum">     763</span>              :   assign main_core_inputs.sb_hresp = sb_hresp;</span>
<span id="L764"><span class="lineNum">     764</span>              :   assign main_core_inputs.dma_hsel = dma_hsel;</span>
<span id="L765"><span class="lineNum">     765</span>              :   assign main_core_inputs.dma_haddr = dma_haddr;</span>
<span id="L766"><span class="lineNum">     766</span>              :   assign main_core_inputs.dma_hburst = dma_hburst;</span>
<span id="L767"><span class="lineNum">     767</span>              :   assign main_core_inputs.dma_hmastlock = dma_hmastlock;</span>
<span id="L768"><span class="lineNum">     768</span>              :   assign main_core_inputs.dma_hprot = dma_hprot;</span>
<span id="L769"><span class="lineNum">     769</span>              :   assign main_core_inputs.dma_hsize = dma_hsize;</span>
<span id="L770"><span class="lineNum">     770</span>              :   assign main_core_inputs.dma_htrans = dma_htrans;</span>
<span id="L771"><span class="lineNum">     771</span>              :   assign main_core_inputs.dma_hwrite = dma_hwrite;</span>
<span id="L772"><span class="lineNum">     772</span>              :   assign main_core_inputs.dma_hwdata = dma_hwdata;</span>
<span id="L773"><span class="lineNum">     773</span>              :   assign main_core_inputs.dma_hreadyin = dma_hreadyin;</span>
<span id="L774"><span class="lineNum">     774</span>              :   assign main_core_inputs.lsu_bus_clk_en = lsu_bus_clk_en;</span>
<span id="L775"><span class="lineNum">     775</span>              :   assign main_core_inputs.ifu_bus_clk_en = ifu_bus_clk_en;</span>
<span id="L776"><span class="lineNum">     776</span>              :   assign main_core_inputs.dbg_bus_clk_en = dbg_bus_clk_en;</span>
<span id="L777"><span class="lineNum">     777</span>              :   assign main_core_inputs.dma_bus_clk_en = dma_bus_clk_en;</span>
<span id="L778"><span class="lineNum">     778</span>              :   assign main_core_inputs.dmi_reg_en = dmi_reg_en;</span>
<span id="L779"><span class="lineNum">     779</span>              :   assign main_core_inputs.dmi_reg_addr = dmi_reg_addr;</span>
<span id="L780"><span class="lineNum">     780</span>              :   assign main_core_inputs.dmi_reg_wr_en = dmi_reg_wr_en;</span>
<span id="L781"><span class="lineNum">     781</span>              :   assign main_core_inputs.dmi_reg_wdata = dmi_reg_wdata;</span>
<span id="L782"><span class="lineNum">     782</span>              :   assign main_core_inputs.extintsrc_req = extintsrc_req;</span>
<span id="L783"><span class="lineNum">     783</span>              :   assign main_core_inputs.timer_int = timer_int;</span>
<span id="L784"><span class="lineNum">     784</span>              :   assign main_core_inputs.soft_int = soft_int;</span>
<span id="L785"><span class="lineNum">     785</span>              :   assign main_core_inputs.scan_mode = scan_mode;</span>
<span id="L786"><span class="lineNum">     786</span>              : </span>
<span id="L787"><span class="lineNum">     787</span>              :   // Capture output</span>
<span id="L788"><span class="lineNum">     788</span>              :   assign main_core_outputs.core_rst_l = core_rst_l;</span>
<span id="L789"><span class="lineNum">     789</span>              :   assign main_core_outputs.trace_rv_i_insn_ip = trace_rv_i_insn_ip;</span>
<span id="L790"><span class="lineNum">     790</span>              :   assign main_core_outputs.trace_rv_i_address_ip = trace_rv_i_address_ip;</span>
<span id="L791"><span class="lineNum">     791</span>              :   assign main_core_outputs.trace_rv_i_valid_ip = trace_rv_i_valid_ip;</span>
<span id="L792"><span class="lineNum">     792</span>              :   assign main_core_outputs.trace_rv_i_exception_ip = trace_rv_i_exception_ip;</span>
<span id="L793"><span class="lineNum">     793</span>              :   assign main_core_outputs.trace_rv_i_ecause_ip = trace_rv_i_ecause_ip;</span>
<span id="L794"><span class="lineNum">     794</span>              :   assign main_core_outputs.trace_rv_i_interrupt_ip = trace_rv_i_interrupt_ip;</span>
<span id="L795"><span class="lineNum">     795</span>              :   assign main_core_outputs.trace_rv_i_tval_ip = trace_rv_i_tval_ip;</span>
<span id="L796"><span class="lineNum">     796</span>              :   assign main_core_outputs.dccm_clk_override = dccm_clk_override;</span>
<span id="L797"><span class="lineNum">     797</span>              :   assign main_core_outputs.icm_clk_override = icm_clk_override;</span>
<span id="L798"><span class="lineNum">     798</span>              :   assign main_core_outputs.dec_tlu_core_ecc_disable = dec_tlu_core_ecc_disable;</span>
<span id="L799"><span class="lineNum">     799</span>              :   assign main_core_outputs.o_cpu_halt_ack = o_cpu_halt_ack;</span>
<span id="L800"><span class="lineNum">     800</span>              :   assign main_core_outputs.o_cpu_halt_status = o_cpu_halt_status;</span>
<span id="L801"><span class="lineNum">     801</span>              :   assign main_core_outputs.o_cpu_run_ack = o_cpu_run_ack;</span>
<span id="L802"><span class="lineNum">     802</span>              :   assign main_core_outputs.o_debug_mode_status = o_debug_mode_status;</span>
<span id="L803"><span class="lineNum">     803</span>              :   assign main_core_outputs.mpc_debug_halt_ack = mpc_debug_halt_ack;</span>
<span id="L804"><span class="lineNum">     804</span>              :   assign main_core_outputs.mpc_debug_run_ack = mpc_debug_run_ack;</span>
<span id="L805"><span class="lineNum">     805</span>              :   assign main_core_outputs.debug_brkpt_status = debug_brkpt_status;</span>
<span id="L806"><span class="lineNum">     806</span>              :   assign main_core_outputs.dec_tlu_perfcnt0 = dec_tlu_perfcnt0;</span>
<span id="L807"><span class="lineNum">     807</span>              :   assign main_core_outputs.dec_tlu_perfcnt1 = dec_tlu_perfcnt1;</span>
<span id="L808"><span class="lineNum">     808</span>              :   assign main_core_outputs.dec_tlu_perfcnt2 = dec_tlu_perfcnt2;</span>
<span id="L809"><span class="lineNum">     809</span>              :   assign main_core_outputs.dec_tlu_perfcnt3 = dec_tlu_perfcnt3;</span>
<span id="L810"><span class="lineNum">     810</span>              :   assign main_core_outputs.dccm_wren = dccm_wren;</span>
<span id="L811"><span class="lineNum">     811</span>              :   assign main_core_outputs.dccm_rden = dccm_rden;</span>
<span id="L812"><span class="lineNum">     812</span>              :   assign main_core_outputs.dccm_wr_addr_lo = dccm_wr_addr_lo;</span>
<span id="L813"><span class="lineNum">     813</span>              :   assign main_core_outputs.dccm_wr_addr_hi = dccm_wr_addr_hi;</span>
<span id="L814"><span class="lineNum">     814</span>              :   assign main_core_outputs.dccm_rd_addr_lo = dccm_rd_addr_lo;</span>
<span id="L815"><span class="lineNum">     815</span>              :   assign main_core_outputs.dccm_rd_addr_hi = dccm_rd_addr_hi;</span>
<span id="L816"><span class="lineNum">     816</span>              :   assign main_core_outputs.dccm_wr_data_lo = dccm_wr_data_lo;</span>
<span id="L817"><span class="lineNum">     817</span>              :   assign main_core_outputs.dccm_wr_data_hi = dccm_wr_data_hi;</span>
<span id="L818"><span class="lineNum">     818</span>              :   assign main_core_outputs.iccm_rw_addr = iccm_rw_addr;</span>
<span id="L819"><span class="lineNum">     819</span>              :   assign main_core_outputs.iccm_wren = iccm_wren;</span>
<span id="L820"><span class="lineNum">     820</span>              :   assign main_core_outputs.iccm_rden = iccm_rden;</span>
<span id="L821"><span class="lineNum">     821</span>              :   assign main_core_outputs.iccm_wr_size = iccm_wr_size;</span>
<span id="L822"><span class="lineNum">     822</span>              :   assign main_core_outputs.iccm_wr_data = iccm_wr_data;</span>
<span id="L823"><span class="lineNum">     823</span>              :   assign main_core_outputs.iccm_buf_correct_ecc = iccm_buf_correct_ecc;</span>
<span id="L824"><span class="lineNum">     824</span>              :   assign main_core_outputs.iccm_correction_state = iccm_correction_state;</span>
<span id="L825"><span class="lineNum">     825</span>              :   assign main_core_outputs.ic_rw_addr = ic_rw_addr;</span>
<span id="L826"><span class="lineNum">     826</span>              :   assign main_core_outputs.ic_tag_valid = ic_tag_valid;</span>
<span id="L827"><span class="lineNum">     827</span>              :   assign main_core_outputs.ic_wr_en = ic_wr_en;</span>
<span id="L828"><span class="lineNum">     828</span>              :   assign main_core_outputs.ic_rd_en = ic_rd_en;</span>
<span id="L829"><span class="lineNum">     829</span>              :   assign main_core_outputs.ic_wr_data = ic_wr_data;</span>
<span id="L830"><span class="lineNum">     830</span>              :   assign main_core_outputs.ic_debug_wr_data = ic_debug_wr_data;</span>
<span id="L831"><span class="lineNum">     831</span>              :   assign main_core_outputs.ic_premux_data = ic_premux_data;</span>
<span id="L832"><span class="lineNum">     832</span>              :   assign main_core_outputs.ic_sel_premux_data = ic_sel_premux_data;</span>
<span id="L833"><span class="lineNum">     833</span>              :   assign main_core_outputs.ic_debug_addr = ic_debug_addr;</span>
<span id="L834"><span class="lineNum">     834</span>              :   assign main_core_outputs.ic_debug_rd_en = ic_debug_rd_en;</span>
<span id="L835"><span class="lineNum">     835</span>              :   assign main_core_outputs.ic_debug_wr_en = ic_debug_wr_en;</span>
<span id="L836"><span class="lineNum">     836</span>              :   assign main_core_outputs.ic_debug_tag_array = ic_debug_tag_array;</span>
<span id="L837"><span class="lineNum">     837</span>              :   assign main_core_outputs.ic_debug_way = ic_debug_way;</span>
<span id="L838"><span class="lineNum">     838</span>              :   assign main_core_outputs.lsu_axi_awvalid = lsu_axi_awvalid;</span>
<span id="L839"><span class="lineNum">     839</span>              :   assign main_core_outputs.lsu_axi_awid = lsu_axi_awid;</span>
<span id="L840"><span class="lineNum">     840</span>              :   assign main_core_outputs.lsu_axi_awaddr = lsu_axi_awaddr;</span>
<span id="L841"><span class="lineNum">     841</span>              :   assign main_core_outputs.lsu_axi_awregion = lsu_axi_awregion;</span>
<span id="L842"><span class="lineNum">     842</span>              :   assign main_core_outputs.lsu_axi_awlen = lsu_axi_awlen;</span>
<span id="L843"><span class="lineNum">     843</span>              :   assign main_core_outputs.lsu_axi_awsize = lsu_axi_awsize;</span>
<span id="L844"><span class="lineNum">     844</span>              :   assign main_core_outputs.lsu_axi_awburst = lsu_axi_awburst;</span>
<span id="L845"><span class="lineNum">     845</span>              :   assign main_core_outputs.lsu_axi_awlock = lsu_axi_awlock;</span>
<span id="L846"><span class="lineNum">     846</span>              :   assign main_core_outputs.lsu_axi_awcache = lsu_axi_awcache;</span>
<span id="L847"><span class="lineNum">     847</span>              :   assign main_core_outputs.lsu_axi_awprot = lsu_axi_awprot;</span>
<span id="L848"><span class="lineNum">     848</span>              :   assign main_core_outputs.lsu_axi_awqos = lsu_axi_awqos;</span>
<span id="L849"><span class="lineNum">     849</span>              :   assign main_core_outputs.lsu_axi_wvalid = lsu_axi_wvalid;</span>
<span id="L850"><span class="lineNum">     850</span>              :   assign main_core_outputs.lsu_axi_wdata = lsu_axi_wdata;</span>
<span id="L851"><span class="lineNum">     851</span>              :   assign main_core_outputs.lsu_axi_wstrb = lsu_axi_wstrb;</span>
<span id="L852"><span class="lineNum">     852</span>              :   assign main_core_outputs.lsu_axi_wlast = lsu_axi_wlast;</span>
<span id="L853"><span class="lineNum">     853</span>              :   assign main_core_outputs.lsu_axi_bready = lsu_axi_bready;</span>
<span id="L854"><span class="lineNum">     854</span>              :   assign main_core_outputs.lsu_axi_arvalid = lsu_axi_arvalid;</span>
<span id="L855"><span class="lineNum">     855</span>              :   assign main_core_outputs.lsu_axi_arid = lsu_axi_arid;</span>
<span id="L856"><span class="lineNum">     856</span>              :   assign main_core_outputs.lsu_axi_araddr = lsu_axi_araddr;</span>
<span id="L857"><span class="lineNum">     857</span>              :   assign main_core_outputs.lsu_axi_arregion = lsu_axi_arregion;</span>
<span id="L858"><span class="lineNum">     858</span>              :   assign main_core_outputs.lsu_axi_arlen = lsu_axi_arlen;</span>
<span id="L859"><span class="lineNum">     859</span>              :   assign main_core_outputs.lsu_axi_arsize = lsu_axi_arsize;</span>
<span id="L860"><span class="lineNum">     860</span>              :   assign main_core_outputs.lsu_axi_arburst = lsu_axi_arburst;</span>
<span id="L861"><span class="lineNum">     861</span>              :   assign main_core_outputs.lsu_axi_arlock = lsu_axi_arlock;</span>
<span id="L862"><span class="lineNum">     862</span>              :   assign main_core_outputs.lsu_axi_arcache = lsu_axi_arcache;</span>
<span id="L863"><span class="lineNum">     863</span>              :   assign main_core_outputs.lsu_axi_arprot = lsu_axi_arprot;</span>
<span id="L864"><span class="lineNum">     864</span>              :   assign main_core_outputs.lsu_axi_arqos = lsu_axi_arqos;</span>
<span id="L865"><span class="lineNum">     865</span>              :   assign main_core_outputs.lsu_axi_rready = lsu_axi_rready;</span>
<span id="L866"><span class="lineNum">     866</span>              :   assign main_core_outputs.ifu_axi_awvalid = ifu_axi_awvalid;</span>
<span id="L867"><span class="lineNum">     867</span>              :   assign main_core_outputs.ifu_axi_awid = ifu_axi_awid;</span>
<span id="L868"><span class="lineNum">     868</span>              :   assign main_core_outputs.ifu_axi_awaddr = ifu_axi_awaddr;</span>
<span id="L869"><span class="lineNum">     869</span>              :   assign main_core_outputs.ifu_axi_awregion = ifu_axi_awregion;</span>
<span id="L870"><span class="lineNum">     870</span>              :   assign main_core_outputs.ifu_axi_awlen = ifu_axi_awlen;</span>
<span id="L871"><span class="lineNum">     871</span>              :   assign main_core_outputs.ifu_axi_awsize = ifu_axi_awsize;</span>
<span id="L872"><span class="lineNum">     872</span>              :   assign main_core_outputs.ifu_axi_awburst = ifu_axi_awburst;</span>
<span id="L873"><span class="lineNum">     873</span>              :   assign main_core_outputs.ifu_axi_awlock = ifu_axi_awlock;</span>
<span id="L874"><span class="lineNum">     874</span>              :   assign main_core_outputs.ifu_axi_awcache = ifu_axi_awcache;</span>
<span id="L875"><span class="lineNum">     875</span>              :   assign main_core_outputs.ifu_axi_awprot = ifu_axi_awprot;</span>
<span id="L876"><span class="lineNum">     876</span>              :   assign main_core_outputs.ifu_axi_awqos = ifu_axi_awqos;</span>
<span id="L877"><span class="lineNum">     877</span>              :   assign main_core_outputs.ifu_axi_wvalid = ifu_axi_wvalid;</span>
<span id="L878"><span class="lineNum">     878</span>              :   assign main_core_outputs.ifu_axi_wdata = ifu_axi_wdata;</span>
<span id="L879"><span class="lineNum">     879</span>              :   assign main_core_outputs.ifu_axi_wstrb = ifu_axi_wstrb;</span>
<span id="L880"><span class="lineNum">     880</span>              :   assign main_core_outputs.ifu_axi_wlast = ifu_axi_wlast;</span>
<span id="L881"><span class="lineNum">     881</span>              :   assign main_core_outputs.ifu_axi_bready = ifu_axi_bready;</span>
<span id="L882"><span class="lineNum">     882</span>              :   assign main_core_outputs.ifu_axi_arvalid = ifu_axi_arvalid;</span>
<span id="L883"><span class="lineNum">     883</span>              :   assign main_core_outputs.ifu_axi_arid = ifu_axi_arid;</span>
<span id="L884"><span class="lineNum">     884</span>              :   assign main_core_outputs.ifu_axi_araddr = ifu_axi_araddr;</span>
<span id="L885"><span class="lineNum">     885</span>              :   assign main_core_outputs.ifu_axi_arregion = ifu_axi_arregion;</span>
<span id="L886"><span class="lineNum">     886</span>              :   assign main_core_outputs.ifu_axi_arlen = ifu_axi_arlen;</span>
<span id="L887"><span class="lineNum">     887</span>              :   assign main_core_outputs.ifu_axi_arsize = ifu_axi_arsize;</span>
<span id="L888"><span class="lineNum">     888</span>              :   assign main_core_outputs.ifu_axi_arburst = ifu_axi_arburst;</span>
<span id="L889"><span class="lineNum">     889</span>              :   assign main_core_outputs.ifu_axi_arlock = ifu_axi_arlock;</span>
<span id="L890"><span class="lineNum">     890</span>              :   assign main_core_outputs.ifu_axi_arcache = ifu_axi_arcache;</span>
<span id="L891"><span class="lineNum">     891</span>              :   assign main_core_outputs.ifu_axi_arprot = ifu_axi_arprot;</span>
<span id="L892"><span class="lineNum">     892</span>              :   assign main_core_outputs.ifu_axi_arqos = ifu_axi_arqos;</span>
<span id="L893"><span class="lineNum">     893</span>              :   assign main_core_outputs.ifu_axi_rready = ifu_axi_rready;</span>
<span id="L894"><span class="lineNum">     894</span>              :   assign main_core_outputs.sb_axi_awvalid = sb_axi_awvalid;</span>
<span id="L895"><span class="lineNum">     895</span>              :   assign main_core_outputs.sb_axi_awid = sb_axi_awid;</span>
<span id="L896"><span class="lineNum">     896</span>              :   assign main_core_outputs.sb_axi_awaddr = sb_axi_awaddr;</span>
<span id="L897"><span class="lineNum">     897</span>              :   assign main_core_outputs.sb_axi_awregion = sb_axi_awregion;</span>
<span id="L898"><span class="lineNum">     898</span>              :   assign main_core_outputs.sb_axi_awlen = sb_axi_awlen;</span>
<span id="L899"><span class="lineNum">     899</span>              :   assign main_core_outputs.sb_axi_awsize = sb_axi_awsize;</span>
<span id="L900"><span class="lineNum">     900</span>              :   assign main_core_outputs.sb_axi_awburst = sb_axi_awburst;</span>
<span id="L901"><span class="lineNum">     901</span>              :   assign main_core_outputs.sb_axi_awlock = sb_axi_awlock;</span>
<span id="L902"><span class="lineNum">     902</span>              :   assign main_core_outputs.sb_axi_awcache = sb_axi_awcache;</span>
<span id="L903"><span class="lineNum">     903</span>              :   assign main_core_outputs.sb_axi_awprot = sb_axi_awprot;</span>
<span id="L904"><span class="lineNum">     904</span>              :   assign main_core_outputs.sb_axi_awqos = sb_axi_awqos;</span>
<span id="L905"><span class="lineNum">     905</span>              :   assign main_core_outputs.sb_axi_wvalid = sb_axi_wvalid;</span>
<span id="L906"><span class="lineNum">     906</span>              :   assign main_core_outputs.sb_axi_wdata = sb_axi_wdata;</span>
<span id="L907"><span class="lineNum">     907</span>              :   assign main_core_outputs.sb_axi_wstrb = sb_axi_wstrb;</span>
<span id="L908"><span class="lineNum">     908</span>              :   assign main_core_outputs.sb_axi_wlast = sb_axi_wlast;</span>
<span id="L909"><span class="lineNum">     909</span>              :   assign main_core_outputs.sb_axi_bready = sb_axi_bready;</span>
<span id="L910"><span class="lineNum">     910</span>              :   assign main_core_outputs.sb_axi_arvalid = sb_axi_arvalid;</span>
<span id="L911"><span class="lineNum">     911</span>              :   assign main_core_outputs.sb_axi_arid = sb_axi_arid;</span>
<span id="L912"><span class="lineNum">     912</span>              :   assign main_core_outputs.sb_axi_araddr = sb_axi_araddr;</span>
<span id="L913"><span class="lineNum">     913</span>              :   assign main_core_outputs.sb_axi_arregion = sb_axi_arregion;</span>
<span id="L914"><span class="lineNum">     914</span>              :   assign main_core_outputs.sb_axi_arlen = sb_axi_arlen;</span>
<span id="L915"><span class="lineNum">     915</span>              :   assign main_core_outputs.sb_axi_arsize = sb_axi_arsize;</span>
<span id="L916"><span class="lineNum">     916</span>              :   assign main_core_outputs.sb_axi_arburst = sb_axi_arburst;</span>
<span id="L917"><span class="lineNum">     917</span>              :   assign main_core_outputs.sb_axi_arlock = sb_axi_arlock;</span>
<span id="L918"><span class="lineNum">     918</span>              :   assign main_core_outputs.sb_axi_arcache = sb_axi_arcache;</span>
<span id="L919"><span class="lineNum">     919</span>              :   assign main_core_outputs.sb_axi_arprot = sb_axi_arprot;</span>
<span id="L920"><span class="lineNum">     920</span>              :   assign main_core_outputs.sb_axi_arqos = sb_axi_arqos;</span>
<span id="L921"><span class="lineNum">     921</span>              :   assign main_core_outputs.sb_axi_rready = sb_axi_rready;</span>
<span id="L922"><span class="lineNum">     922</span>              :   assign main_core_outputs.dma_axi_awready = dma_axi_awready;</span>
<span id="L923"><span class="lineNum">     923</span>              :   assign main_core_outputs.dma_axi_wready = dma_axi_wready;</span>
<span id="L924"><span class="lineNum">     924</span>              :   assign main_core_outputs.dma_axi_bvalid = dma_axi_bvalid;</span>
<span id="L925"><span class="lineNum">     925</span>              :   assign main_core_outputs.dma_axi_bresp = dma_axi_bresp;</span>
<span id="L926"><span class="lineNum">     926</span>              :   assign main_core_outputs.dma_axi_bid = dma_axi_bid;</span>
<span id="L927"><span class="lineNum">     927</span>              :   assign main_core_outputs.dma_axi_arready = dma_axi_arready;</span>
<span id="L928"><span class="lineNum">     928</span>              :   assign main_core_outputs.dma_axi_rvalid = dma_axi_rvalid;</span>
<span id="L929"><span class="lineNum">     929</span>              :   assign main_core_outputs.dma_axi_rid = dma_axi_rid;</span>
<span id="L930"><span class="lineNum">     930</span>              :   assign main_core_outputs.dma_axi_rdata = dma_axi_rdata;</span>
<span id="L931"><span class="lineNum">     931</span>              :   assign main_core_outputs.dma_axi_rresp = dma_axi_rresp;</span>
<span id="L932"><span class="lineNum">     932</span>              :   assign main_core_outputs.dma_axi_rlast = dma_axi_rlast;</span>
<span id="L933"><span class="lineNum">     933</span>              :   assign main_core_outputs.haddr = haddr;</span>
<span id="L934"><span class="lineNum">     934</span>              :   assign main_core_outputs.hburst = hburst;</span>
<span id="L935"><span class="lineNum">     935</span>              :   assign main_core_outputs.hmastlock = hmastlock;</span>
<span id="L936"><span class="lineNum">     936</span>              :   assign main_core_outputs.hprot = hprot;</span>
<span id="L937"><span class="lineNum">     937</span>              :   assign main_core_outputs.hsize = hsize;</span>
<span id="L938"><span class="lineNum">     938</span>              :   assign main_core_outputs.htrans = htrans;</span>
<span id="L939"><span class="lineNum">     939</span>              :   assign main_core_outputs.hwrite = hwrite;</span>
<span id="L940"><span class="lineNum">     940</span>              :   assign main_core_outputs.lsu_haddr = lsu_haddr;</span>
<span id="L941"><span class="lineNum">     941</span>              :   assign main_core_outputs.lsu_hburst = lsu_hburst;</span>
<span id="L942"><span class="lineNum">     942</span>              :   assign main_core_outputs.lsu_hmastlock = lsu_hmastlock;</span>
<span id="L943"><span class="lineNum">     943</span>              :   assign main_core_outputs.lsu_hprot = lsu_hprot;</span>
<span id="L944"><span class="lineNum">     944</span>              :   assign main_core_outputs.lsu_hsize = lsu_hsize;</span>
<span id="L945"><span class="lineNum">     945</span>              :   assign main_core_outputs.lsu_htrans = lsu_htrans;</span>
<span id="L946"><span class="lineNum">     946</span>              :   assign main_core_outputs.lsu_hwrite = lsu_hwrite;</span>
<span id="L947"><span class="lineNum">     947</span>              :   assign main_core_outputs.lsu_hwdata = lsu_hwdata;</span>
<span id="L948"><span class="lineNum">     948</span>              :   assign main_core_outputs.sb_haddr = sb_haddr;</span>
<span id="L949"><span class="lineNum">     949</span>              :   assign main_core_outputs.sb_hburst = sb_hburst;</span>
<span id="L950"><span class="lineNum">     950</span>              :   assign main_core_outputs.sb_hmastlock = sb_hmastlock;</span>
<span id="L951"><span class="lineNum">     951</span>              :   assign main_core_outputs.sb_hprot = sb_hprot;</span>
<span id="L952"><span class="lineNum">     952</span>              :   assign main_core_outputs.sb_hsize = sb_hsize;</span>
<span id="L953"><span class="lineNum">     953</span>              :   assign main_core_outputs.sb_htrans = sb_htrans;</span>
<span id="L954"><span class="lineNum">     954</span>              :   assign main_core_outputs.sb_hwrite = sb_hwrite;</span>
<span id="L955"><span class="lineNum">     955</span>              :   assign main_core_outputs.sb_hwdata = sb_hwdata;</span>
<span id="L956"><span class="lineNum">     956</span>              :   assign main_core_outputs.dma_hrdata = dma_hrdata;</span>
<span id="L957"><span class="lineNum">     957</span>              :   assign main_core_outputs.dma_hreadyout = dma_hreadyout;</span>
<span id="L958"><span class="lineNum">     958</span>              :   assign main_core_outputs.dma_hresp = dma_hresp;</span>
<span id="L959"><span class="lineNum">     959</span>              :   assign main_core_outputs.dmi_reg_rdata = dmi_reg_rdata;</span>
<span id="L960"><span class="lineNum">     960</span>              :   assign main_core_outputs.iccm_ecc_single_error = iccm_ecc_single_error;</span>
<span id="L961"><span class="lineNum">     961</span>              :   assign main_core_outputs.iccm_ecc_double_error = iccm_ecc_double_error;</span>
<span id="L962"><span class="lineNum">     962</span>              :   assign main_core_outputs.dccm_ecc_single_error = dccm_ecc_single_error;</span>
<span id="L963"><span class="lineNum">     963</span>              :   assign main_core_outputs.dccm_ecc_double_error = dccm_ecc_double_error;</span>
<span id="L964"><span class="lineNum">     964</span>              : </span>
<span id="L965"><span class="lineNum">     965</span>              :   // Shadow core enters reset immediately with main core but gets out of reset</span>
<span id="L966"><span class="lineNum">     966</span>              :   // after the delay</span>
<span id="L967"><span class="lineNum">     967</span> <span class="tlaGNC tlaBgGNC">           2 :   logic [LockstepDelay:0] rst_shadow_sr, rst_dbg_shadow_sr;</span></span>
<span id="L968"><span class="lineNum">     968</span> <span class="tlaGNC">           2 :   logic rst_shadow, rst_dbg_shadow;</span></span>
<span id="L969"><span class="lineNum">     969</span>              :   assign rst_shadow = &amp;rst_shadow_sr;</span>
<span id="L970"><span class="lineNum">     970</span>              :   assign rst_dbg_shadow = &amp;rst_dbg_shadow_sr;</span>
<span id="L971"><span class="lineNum">     971</span>              : </span>
<span id="L972"><span class="lineNum">     972</span> <span class="tlaGNC">          34 :   always_ff @(posedge clk or negedge rst_l) begin</span></span>
<span id="L973"><span class="lineNum">     973</span> <span class="tlaGNC">           4 :     if (!rst_l) begin</span></span>
<span id="L974"><span class="lineNum">     974</span> <span class="tlaGNC">           4 :       rst_shadow_sr &lt;= '0;</span></span>
<span id="L975"><span class="lineNum">     975</span> <span class="tlaGNC">          30 :     end else begin</span></span>
<span id="L976"><span class="lineNum">     976</span> <span class="tlaGNC">          30 :       rst_shadow_sr &lt;= (rst_shadow_sr &lt;&lt; 1) + 1;</span></span>
<span id="L977"><span class="lineNum">     977</span>              :     end</span>
<span id="L978"><span class="lineNum">     978</span>              :   end</span>
<span id="L979"><span class="lineNum">     979</span>              : </span>
<span id="L980"><span class="lineNum">     980</span> <span class="tlaGNC">          34 :   always_ff @(posedge clk or negedge dbg_rst_l) begin</span></span>
<span id="L981"><span class="lineNum">     981</span> <span class="tlaGNC">           4 :     if (!dbg_rst_l) begin</span></span>
<span id="L982"><span class="lineNum">     982</span> <span class="tlaGNC">           4 :       rst_dbg_shadow_sr &lt;= '0;</span></span>
<span id="L983"><span class="lineNum">     983</span> <span class="tlaGNC">          30 :     end else begin</span></span>
<span id="L984"><span class="lineNum">     984</span> <span class="tlaGNC">          30 :       rst_dbg_shadow_sr &lt;= (rst_dbg_shadow_sr &lt;&lt; 1) + 1;</span></span>
<span id="L985"><span class="lineNum">     985</span>              :     end</span>
<span id="L986"><span class="lineNum">     986</span>              :   end</span>
<span id="L987"><span class="lineNum">     987</span>              : </span>
<span id="L988"><span class="lineNum">     988</span>              :   // Delay the inputs and outputs</span>
<span id="L989"><span class="lineNum">     989</span> <span class="tlaGNC">          34 :   always_ff @(posedge clk or negedge rst_l) begin</span></span>
<span id="L990"><span class="lineNum">     990</span> <span class="tlaGNC">           4 :     if (!rst_l) begin</span></span>
<span id="L991"><span class="lineNum">     991</span> <span class="tlaGNC">           4 :       for (int unsigned i = 0; i &lt;= LockstepDelay; i++) begin</span></span>
<span id="L992"><span class="lineNum">     992</span> <span class="tlaGNC">          16 :         delay_input_d[i]  &lt;= veer_inputs_t'('0);</span></span>
<span id="L993"><span class="lineNum">     993</span> <span class="tlaGNC">          16 :         delay_output_d[i] &lt;= veer_outputs_t'('0);</span></span>
<span id="L994"><span class="lineNum">     994</span>              :       end</span>
<span id="L995"><span class="lineNum">     995</span> <span class="tlaGNC">          30 :     end else begin</span></span>
<span id="L996"><span class="lineNum">     996</span> <span class="tlaGNC">          30 :       delay_input_d[0]  &lt;= main_core_inputs;</span></span>
<span id="L997"><span class="lineNum">     997</span> <span class="tlaGNC">          30 :       delay_output_d[0] &lt;= main_core_outputs;</span></span>
<span id="L998"><span class="lineNum">     998</span> <span class="tlaGNC">          30 :       for (int unsigned i = 0; i &lt;= LockstepDelay; i++) begin</span></span>
<span id="L999"><span class="lineNum">     999</span> <span class="tlaGNC">         120 :         delay_input_d[i+1]  &lt;= delay_input_d[i];</span></span>
<span id="L1000"><span class="lineNum">    1000</span> <span class="tlaGNC">         120 :         delay_output_d[i+1] &lt;= delay_output_d[i];</span></span>
<span id="L1001"><span class="lineNum">    1001</span>              :       end</span>
<span id="L1002"><span class="lineNum">    1002</span>              :     end</span>
<span id="L1003"><span class="lineNum">    1003</span>              :   end</span>
<span id="L1004"><span class="lineNum">    1004</span>              : </span>
<span id="L1005"><span class="lineNum">    1005</span>              : `ifdef RV_LOCKSTEP_REGFILE_ENABLE</span>
<span id="L1006"><span class="lineNum">    1006</span>              :   el2_regfile_if shadow_core_regfile ();</span>
<span id="L1007"><span class="lineNum">    1007</span>              : </span>
<span id="L1008"><span class="lineNum">    1008</span>              :   el2_regfile_if delayed_main_core_regfile[LockstepDelay:0] ();</span>
<span id="L1009"><span class="lineNum">    1009</span>              : </span>
<span id="L1010"><span class="lineNum">    1010</span> <span class="tlaGNC">          34 :   always_ff @(posedge clk or negedge rst_l) begin</span></span>
<span id="L1011"><span class="lineNum">    1011</span> <span class="tlaGNC">           4 :     if (!rst_l) begin</span></span>
<span id="L1012"><span class="lineNum">    1012</span> <span class="tlaGNC">           4 :       delayed_main_core_regfile[0].gpr &lt;= '0;</span></span>
<span id="L1013"><span class="lineNum">    1013</span> <span class="tlaGNC">           4 :       delayed_main_core_regfile[0].tlu &lt;= '0;</span></span>
<span id="L1014"><span class="lineNum">    1014</span> <span class="tlaGNC">          30 :     end else begin</span></span>
<span id="L1015"><span class="lineNum">    1015</span> <span class="tlaGNC">          30 :       delayed_main_core_regfile[0].gpr &lt;= main_core_regfile.gpr;</span></span>
<span id="L1016"><span class="lineNum">    1016</span> <span class="tlaGNC">          30 :       delayed_main_core_regfile[0].tlu &lt;= main_core_regfile.tlu;</span></span>
<span id="L1017"><span class="lineNum">    1017</span>              :     end</span>
<span id="L1018"><span class="lineNum">    1018</span>              :   end</span>
<span id="L1019"><span class="lineNum">    1019</span>              :   for (genvar i = 0; i &lt; LockstepDelay; i++) begin</span>
<span id="L1020"><span class="lineNum">    1020</span> <span class="tlaGNC">         102 :     always_ff @(posedge clk or negedge rst_l) begin</span></span>
<span id="L1021"><span class="lineNum">    1021</span> <span class="tlaGNC">          12 :       if (!rst_l) begin</span></span>
<span id="L1022"><span class="lineNum">    1022</span> <span class="tlaGNC">          12 :           delayed_main_core_regfile[i+1].gpr &lt;= '0;</span></span>
<span id="L1023"><span class="lineNum">    1023</span> <span class="tlaGNC">          12 :           delayed_main_core_regfile[i+1].tlu &lt;= '0;</span></span>
<span id="L1024"><span class="lineNum">    1024</span> <span class="tlaGNC">          90 :       end else begin</span></span>
<span id="L1025"><span class="lineNum">    1025</span> <span class="tlaGNC">          90 :         delayed_main_core_regfile[i+1].gpr &lt;= delayed_main_core_regfile[i].gpr;</span></span>
<span id="L1026"><span class="lineNum">    1026</span> <span class="tlaGNC">          90 :         delayed_main_core_regfile[i+1].tlu &lt;= delayed_main_core_regfile[i].tlu;</span></span>
<span id="L1027"><span class="lineNum">    1027</span>              :       end</span>
<span id="L1028"><span class="lineNum">    1028</span>              :     end</span>
<span id="L1029"><span class="lineNum">    1029</span>              :   end</span>
<span id="L1030"><span class="lineNum">    1030</span>              : `endif</span>
<span id="L1031"><span class="lineNum">    1031</span>              : </span>
<span id="L1032"><span class="lineNum">    1032</span> <span class="tlaGNC">          66 :   logic unused_active_l2clk, unused_free_l2clk;</span></span>
<span id="L1033"><span class="lineNum">    1033</span>              : </span>
<span id="L1034"><span class="lineNum">    1034</span>              :   // Instantiate the el2_veer core</span>
<span id="L1035"><span class="lineNum">    1035</span>              :   el2_veer #(</span>
<span id="L1036"><span class="lineNum">    1036</span>              :       .pt(pt)</span>
<span id="L1037"><span class="lineNum">    1037</span>              :   ) xshadow_core (</span>
<span id="L1038"><span class="lineNum">    1038</span>              : `ifdef RV_LOCKSTEP_REGFILE_ENABLE</span>
<span id="L1039"><span class="lineNum">    1039</span>              :       .regfile(shadow_core_regfile.veer_rf_src),</span>
<span id="L1040"><span class="lineNum">    1040</span>              : `endif</span>
<span id="L1041"><span class="lineNum">    1041</span>              :       .clk(clk),</span>
<span id="L1042"><span class="lineNum">    1042</span>              :       .rst_l(rst_shadow),</span>
<span id="L1043"><span class="lineNum">    1043</span>              :       .dbg_rst_l(rst_dbg_shadow),</span>
<span id="L1044"><span class="lineNum">    1044</span>              :       .rst_vec(shadow_core_inputs.rst_vec),</span>
<span id="L1045"><span class="lineNum">    1045</span>              :       .nmi_int(shadow_core_inputs.nmi_int),</span>
<span id="L1046"><span class="lineNum">    1046</span>              :       .nmi_vec(shadow_core_inputs.nmi_vec),</span>
<span id="L1047"><span class="lineNum">    1047</span>              :       .core_rst_l(shadow_core_outputs.core_rst_l),</span>
<span id="L1048"><span class="lineNum">    1048</span>              : </span>
<span id="L1049"><span class="lineNum">    1049</span>              :       .active_l2clk(unused_active_l2clk),</span>
<span id="L1050"><span class="lineNum">    1050</span>              :       .free_l2clk  (unused_free_l2clk),</span>
<span id="L1051"><span class="lineNum">    1051</span>              : </span>
<span id="L1052"><span class="lineNum">    1052</span>              :       .trace_rv_i_insn_ip(shadow_core_outputs.trace_rv_i_insn_ip),</span>
<span id="L1053"><span class="lineNum">    1053</span>              :       .trace_rv_i_address_ip(shadow_core_outputs.trace_rv_i_address_ip),</span>
<span id="L1054"><span class="lineNum">    1054</span>              :       .trace_rv_i_valid_ip(shadow_core_outputs.trace_rv_i_valid_ip),</span>
<span id="L1055"><span class="lineNum">    1055</span>              :       .trace_rv_i_exception_ip(shadow_core_outputs.trace_rv_i_exception_ip),</span>
<span id="L1056"><span class="lineNum">    1056</span>              :       .trace_rv_i_ecause_ip(shadow_core_outputs.trace_rv_i_ecause_ip),</span>
<span id="L1057"><span class="lineNum">    1057</span>              :       .trace_rv_i_interrupt_ip(shadow_core_outputs.trace_rv_i_interrupt_ip),</span>
<span id="L1058"><span class="lineNum">    1058</span>              :       .trace_rv_i_tval_ip(shadow_core_outputs.trace_rv_i_tval_ip),</span>
<span id="L1059"><span class="lineNum">    1059</span>              : </span>
<span id="L1060"><span class="lineNum">    1060</span>              :       .dccm_clk_override(shadow_core_outputs.dccm_clk_override),</span>
<span id="L1061"><span class="lineNum">    1061</span>              :       .icm_clk_override(shadow_core_outputs.icm_clk_override),</span>
<span id="L1062"><span class="lineNum">    1062</span>              :       .dec_tlu_core_ecc_disable(shadow_core_outputs.dec_tlu_core_ecc_disable),</span>
<span id="L1063"><span class="lineNum">    1063</span>              : </span>
<span id="L1064"><span class="lineNum">    1064</span>              :       .i_cpu_halt_req(shadow_core_inputs.i_cpu_halt_req),</span>
<span id="L1065"><span class="lineNum">    1065</span>              :       .i_cpu_run_req(shadow_core_inputs.i_cpu_run_req),</span>
<span id="L1066"><span class="lineNum">    1066</span>              :       .o_cpu_halt_ack(shadow_core_outputs.o_cpu_halt_ack),</span>
<span id="L1067"><span class="lineNum">    1067</span>              :       .o_cpu_halt_status(shadow_core_outputs.o_cpu_halt_status),</span>
<span id="L1068"><span class="lineNum">    1068</span>              :       .o_cpu_run_ack(shadow_core_outputs.o_cpu_run_ack),</span>
<span id="L1069"><span class="lineNum">    1069</span>              :       .o_debug_mode_status(shadow_core_outputs.o_debug_mode_status),</span>
<span id="L1070"><span class="lineNum">    1070</span>              : </span>
<span id="L1071"><span class="lineNum">    1071</span>              :       .core_id(core_id),</span>
<span id="L1072"><span class="lineNum">    1072</span>              : </span>
<span id="L1073"><span class="lineNum">    1073</span>              :       .mpc_debug_halt_req(shadow_core_inputs.mpc_debug_halt_req),</span>
<span id="L1074"><span class="lineNum">    1074</span>              :       .mpc_debug_run_req (shadow_core_inputs.mpc_debug_run_req),</span>
<span id="L1075"><span class="lineNum">    1075</span>              :       .mpc_reset_run_req (shadow_core_inputs.mpc_reset_run_req),</span>
<span id="L1076"><span class="lineNum">    1076</span>              :       .mpc_debug_halt_ack(shadow_core_outputs.mpc_debug_halt_ack),</span>
<span id="L1077"><span class="lineNum">    1077</span>              :       .mpc_debug_run_ack (shadow_core_outputs.mpc_debug_run_ack),</span>
<span id="L1078"><span class="lineNum">    1078</span>              :       .debug_brkpt_status(shadow_core_outputs.debug_brkpt_status),</span>
<span id="L1079"><span class="lineNum">    1079</span>              : </span>
<span id="L1080"><span class="lineNum">    1080</span>              :       .dec_tlu_perfcnt0(shadow_core_outputs.dec_tlu_perfcnt0),</span>
<span id="L1081"><span class="lineNum">    1081</span>              :       .dec_tlu_perfcnt1(shadow_core_outputs.dec_tlu_perfcnt1),</span>
<span id="L1082"><span class="lineNum">    1082</span>              :       .dec_tlu_perfcnt2(shadow_core_outputs.dec_tlu_perfcnt2),</span>
<span id="L1083"><span class="lineNum">    1083</span>              :       .dec_tlu_perfcnt3(shadow_core_outputs.dec_tlu_perfcnt3),</span>
<span id="L1084"><span class="lineNum">    1084</span>              : </span>
<span id="L1085"><span class="lineNum">    1085</span>              :       .dccm_wren(shadow_core_outputs.dccm_wren),</span>
<span id="L1086"><span class="lineNum">    1086</span>              :       .dccm_rden(shadow_core_outputs.dccm_rden),</span>
<span id="L1087"><span class="lineNum">    1087</span>              :       .dccm_wr_addr_lo(shadow_core_outputs.dccm_wr_addr_lo),</span>
<span id="L1088"><span class="lineNum">    1088</span>              :       .dccm_wr_addr_hi(shadow_core_outputs.dccm_wr_addr_hi),</span>
<span id="L1089"><span class="lineNum">    1089</span>              :       .dccm_rd_addr_lo(shadow_core_outputs.dccm_rd_addr_lo),</span>
<span id="L1090"><span class="lineNum">    1090</span>              :       .dccm_rd_addr_hi(shadow_core_outputs.dccm_rd_addr_hi),</span>
<span id="L1091"><span class="lineNum">    1091</span>              :       .dccm_wr_data_lo(shadow_core_outputs.dccm_wr_data_lo),</span>
<span id="L1092"><span class="lineNum">    1092</span>              :       .dccm_wr_data_hi(shadow_core_outputs.dccm_wr_data_hi),</span>
<span id="L1093"><span class="lineNum">    1093</span>              :       .dccm_rd_data_lo(shadow_core_inputs.dccm_rd_data_lo),</span>
<span id="L1094"><span class="lineNum">    1094</span>              :       .dccm_rd_data_hi(shadow_core_inputs.dccm_rd_data_hi),</span>
<span id="L1095"><span class="lineNum">    1095</span>              : </span>
<span id="L1096"><span class="lineNum">    1096</span>              :       .iccm_rw_addr(shadow_core_outputs.iccm_rw_addr),</span>
<span id="L1097"><span class="lineNum">    1097</span>              :       .iccm_wren(shadow_core_outputs.iccm_wren),</span>
<span id="L1098"><span class="lineNum">    1098</span>              :       .iccm_rden(shadow_core_outputs.iccm_rden),</span>
<span id="L1099"><span class="lineNum">    1099</span>              :       .iccm_wr_size(shadow_core_outputs.iccm_wr_size),</span>
<span id="L1100"><span class="lineNum">    1100</span>              :       .iccm_wr_data(shadow_core_outputs.iccm_wr_data),</span>
<span id="L1101"><span class="lineNum">    1101</span>              :       .iccm_buf_correct_ecc(shadow_core_outputs.iccm_buf_correct_ecc),</span>
<span id="L1102"><span class="lineNum">    1102</span>              :       .iccm_correction_state(shadow_core_outputs.iccm_correction_state),</span>
<span id="L1103"><span class="lineNum">    1103</span>              :       .iccm_rd_data(shadow_core_inputs.iccm_rd_data),</span>
<span id="L1104"><span class="lineNum">    1104</span>              :       .iccm_rd_data_ecc(shadow_core_inputs.iccm_rd_data_ecc),</span>
<span id="L1105"><span class="lineNum">    1105</span>              : </span>
<span id="L1106"><span class="lineNum">    1106</span>              :       .ic_rw_addr(shadow_core_outputs.ic_rw_addr),</span>
<span id="L1107"><span class="lineNum">    1107</span>              :       .ic_tag_valid(shadow_core_outputs.ic_tag_valid),</span>
<span id="L1108"><span class="lineNum">    1108</span>              :       .ic_wr_en(shadow_core_outputs.ic_wr_en),</span>
<span id="L1109"><span class="lineNum">    1109</span>              :       .ic_rd_en(shadow_core_outputs.ic_rd_en),</span>
<span id="L1110"><span class="lineNum">    1110</span>              : </span>
<span id="L1111"><span class="lineNum">    1111</span>              :       .ic_wr_data(shadow_core_outputs.ic_wr_data),</span>
<span id="L1112"><span class="lineNum">    1112</span>              :       .ic_rd_data(shadow_core_inputs.ic_rd_data),</span>
<span id="L1113"><span class="lineNum">    1113</span>              :       .ic_debug_rd_data(shadow_core_inputs.ic_debug_rd_data),</span>
<span id="L1114"><span class="lineNum">    1114</span>              :       .ictag_debug_rd_data(shadow_core_inputs.ictag_debug_rd_data),</span>
<span id="L1115"><span class="lineNum">    1115</span>              :       .ic_debug_wr_data(shadow_core_outputs.ic_debug_wr_data),</span>
<span id="L1116"><span class="lineNum">    1116</span>              : </span>
<span id="L1117"><span class="lineNum">    1117</span>              :       .ic_eccerr(shadow_core_inputs.ic_eccerr),</span>
<span id="L1118"><span class="lineNum">    1118</span>              :       .ic_parerr(shadow_core_inputs.ic_parerr),</span>
<span id="L1119"><span class="lineNum">    1119</span>              :       .ic_premux_data(shadow_core_outputs.ic_premux_data),</span>
<span id="L1120"><span class="lineNum">    1120</span>              :       .ic_sel_premux_data(shadow_core_outputs.ic_sel_premux_data),</span>
<span id="L1121"><span class="lineNum">    1121</span>              : </span>
<span id="L1122"><span class="lineNum">    1122</span>              :       .ic_debug_addr(shadow_core_outputs.ic_debug_addr),</span>
<span id="L1123"><span class="lineNum">    1123</span>              :       .ic_debug_rd_en(shadow_core_outputs.ic_debug_rd_en),</span>
<span id="L1124"><span class="lineNum">    1124</span>              :       .ic_debug_wr_en(shadow_core_outputs.ic_debug_wr_en),</span>
<span id="L1125"><span class="lineNum">    1125</span>              :       .ic_debug_tag_array(shadow_core_outputs.ic_debug_tag_array),</span>
<span id="L1126"><span class="lineNum">    1126</span>              :       .ic_debug_way(shadow_core_outputs.ic_debug_way),</span>
<span id="L1127"><span class="lineNum">    1127</span>              : </span>
<span id="L1128"><span class="lineNum">    1128</span>              :       .ic_rd_hit  (shadow_core_inputs.ic_rd_hit),</span>
<span id="L1129"><span class="lineNum">    1129</span>              :       .ic_tag_perr(shadow_core_inputs.ic_tag_perr),</span>
<span id="L1130"><span class="lineNum">    1130</span>              : </span>
<span id="L1131"><span class="lineNum">    1131</span>              :       .lsu_axi_awvalid(shadow_core_outputs.lsu_axi_awvalid),</span>
<span id="L1132"><span class="lineNum">    1132</span>              :       .lsu_axi_awready(shadow_core_inputs.lsu_axi_awready),</span>
<span id="L1133"><span class="lineNum">    1133</span>              :       .lsu_axi_awid(shadow_core_outputs.lsu_axi_awid),</span>
<span id="L1134"><span class="lineNum">    1134</span>              :       .lsu_axi_awaddr(shadow_core_outputs.lsu_axi_awaddr),</span>
<span id="L1135"><span class="lineNum">    1135</span>              :       .lsu_axi_awregion(shadow_core_outputs.lsu_axi_awregion),</span>
<span id="L1136"><span class="lineNum">    1136</span>              :       .lsu_axi_awlen(shadow_core_outputs.lsu_axi_awlen),</span>
<span id="L1137"><span class="lineNum">    1137</span>              :       .lsu_axi_awsize(shadow_core_outputs.lsu_axi_awsize),</span>
<span id="L1138"><span class="lineNum">    1138</span>              :       .lsu_axi_awburst(shadow_core_outputs.lsu_axi_awburst),</span>
<span id="L1139"><span class="lineNum">    1139</span>              :       .lsu_axi_awlock(shadow_core_outputs.lsu_axi_awlock),</span>
<span id="L1140"><span class="lineNum">    1140</span>              :       .lsu_axi_awcache(shadow_core_outputs.lsu_axi_awcache),</span>
<span id="L1141"><span class="lineNum">    1141</span>              :       .lsu_axi_awprot(shadow_core_outputs.lsu_axi_awprot),</span>
<span id="L1142"><span class="lineNum">    1142</span>              :       .lsu_axi_awqos(shadow_core_outputs.lsu_axi_awqos),</span>
<span id="L1143"><span class="lineNum">    1143</span>              :       .lsu_axi_wvalid(shadow_core_outputs.lsu_axi_wvalid),</span>
<span id="L1144"><span class="lineNum">    1144</span>              :       .lsu_axi_wready(shadow_core_inputs.lsu_axi_wready),</span>
<span id="L1145"><span class="lineNum">    1145</span>              :       .lsu_axi_wdata(shadow_core_outputs.lsu_axi_wdata),</span>
<span id="L1146"><span class="lineNum">    1146</span>              :       .lsu_axi_wstrb(shadow_core_outputs.lsu_axi_wstrb),</span>
<span id="L1147"><span class="lineNum">    1147</span>              :       .lsu_axi_wlast(shadow_core_outputs.lsu_axi_wlast),</span>
<span id="L1148"><span class="lineNum">    1148</span>              :       .lsu_axi_bvalid(shadow_core_inputs.lsu_axi_bvalid),</span>
<span id="L1149"><span class="lineNum">    1149</span>              :       .lsu_axi_bready(shadow_core_outputs.lsu_axi_bready),</span>
<span id="L1150"><span class="lineNum">    1150</span>              :       .lsu_axi_bresp(shadow_core_inputs.lsu_axi_bresp),</span>
<span id="L1151"><span class="lineNum">    1151</span>              :       .lsu_axi_bid(shadow_core_inputs.lsu_axi_bid),</span>
<span id="L1152"><span class="lineNum">    1152</span>              :       .lsu_axi_arvalid(shadow_core_outputs.lsu_axi_arvalid),</span>
<span id="L1153"><span class="lineNum">    1153</span>              :       .lsu_axi_arready(shadow_core_inputs.lsu_axi_arready),</span>
<span id="L1154"><span class="lineNum">    1154</span>              :       .lsu_axi_arid(shadow_core_outputs.lsu_axi_arid),</span>
<span id="L1155"><span class="lineNum">    1155</span>              :       .lsu_axi_araddr(shadow_core_outputs.lsu_axi_araddr),</span>
<span id="L1156"><span class="lineNum">    1156</span>              :       .lsu_axi_arregion(shadow_core_outputs.lsu_axi_arregion),</span>
<span id="L1157"><span class="lineNum">    1157</span>              :       .lsu_axi_arlen(shadow_core_outputs.lsu_axi_arlen),</span>
<span id="L1158"><span class="lineNum">    1158</span>              :       .lsu_axi_arsize(shadow_core_outputs.lsu_axi_arsize),</span>
<span id="L1159"><span class="lineNum">    1159</span>              :       .lsu_axi_arburst(shadow_core_outputs.lsu_axi_arburst),</span>
<span id="L1160"><span class="lineNum">    1160</span>              :       .lsu_axi_arlock(shadow_core_outputs.lsu_axi_arlock),</span>
<span id="L1161"><span class="lineNum">    1161</span>              :       .lsu_axi_arcache(shadow_core_outputs.lsu_axi_arcache),</span>
<span id="L1162"><span class="lineNum">    1162</span>              :       .lsu_axi_arprot(shadow_core_outputs.lsu_axi_arprot),</span>
<span id="L1163"><span class="lineNum">    1163</span>              :       .lsu_axi_arqos(shadow_core_outputs.lsu_axi_arqos),</span>
<span id="L1164"><span class="lineNum">    1164</span>              :       .lsu_axi_rvalid(shadow_core_inputs.lsu_axi_rvalid),</span>
<span id="L1165"><span class="lineNum">    1165</span>              :       .lsu_axi_rready(shadow_core_outputs.lsu_axi_rready),</span>
<span id="L1166"><span class="lineNum">    1166</span>              :       .lsu_axi_rid(shadow_core_inputs.lsu_axi_rid),</span>
<span id="L1167"><span class="lineNum">    1167</span>              :       .lsu_axi_rdata(shadow_core_inputs.lsu_axi_rdata),</span>
<span id="L1168"><span class="lineNum">    1168</span>              :       .lsu_axi_rresp(shadow_core_inputs.lsu_axi_rresp),</span>
<span id="L1169"><span class="lineNum">    1169</span>              :       .lsu_axi_rlast(shadow_core_inputs.lsu_axi_rlast),</span>
<span id="L1170"><span class="lineNum">    1170</span>              : </span>
<span id="L1171"><span class="lineNum">    1171</span>              :       .ifu_axi_awvalid(shadow_core_outputs.ifu_axi_awvalid),</span>
<span id="L1172"><span class="lineNum">    1172</span>              :       .ifu_axi_awready(shadow_core_inputs.ifu_axi_awready),</span>
<span id="L1173"><span class="lineNum">    1173</span>              :       .ifu_axi_awid(shadow_core_outputs.ifu_axi_awid),</span>
<span id="L1174"><span class="lineNum">    1174</span>              :       .ifu_axi_awaddr(shadow_core_outputs.ifu_axi_awaddr),</span>
<span id="L1175"><span class="lineNum">    1175</span>              :       .ifu_axi_awregion(shadow_core_outputs.ifu_axi_awregion),</span>
<span id="L1176"><span class="lineNum">    1176</span>              :       .ifu_axi_awlen(shadow_core_outputs.ifu_axi_awlen),</span>
<span id="L1177"><span class="lineNum">    1177</span>              :       .ifu_axi_awsize(shadow_core_outputs.ifu_axi_awsize),</span>
<span id="L1178"><span class="lineNum">    1178</span>              :       .ifu_axi_awburst(shadow_core_outputs.ifu_axi_awburst),</span>
<span id="L1179"><span class="lineNum">    1179</span>              :       .ifu_axi_awlock(shadow_core_outputs.ifu_axi_awlock),</span>
<span id="L1180"><span class="lineNum">    1180</span>              :       .ifu_axi_awcache(shadow_core_outputs.ifu_axi_awcache),</span>
<span id="L1181"><span class="lineNum">    1181</span>              :       .ifu_axi_awprot(shadow_core_outputs.ifu_axi_awprot),</span>
<span id="L1182"><span class="lineNum">    1182</span>              :       .ifu_axi_awqos(shadow_core_outputs.ifu_axi_awqos),</span>
<span id="L1183"><span class="lineNum">    1183</span>              :       .ifu_axi_wvalid(shadow_core_outputs.ifu_axi_wvalid),</span>
<span id="L1184"><span class="lineNum">    1184</span>              :       .ifu_axi_wready(shadow_core_inputs.ifu_axi_wready),</span>
<span id="L1185"><span class="lineNum">    1185</span>              :       .ifu_axi_wdata(shadow_core_outputs.ifu_axi_wdata),</span>
<span id="L1186"><span class="lineNum">    1186</span>              :       .ifu_axi_wstrb(shadow_core_outputs.ifu_axi_wstrb),</span>
<span id="L1187"><span class="lineNum">    1187</span>              :       .ifu_axi_wlast(shadow_core_outputs.ifu_axi_wlast),</span>
<span id="L1188"><span class="lineNum">    1188</span>              :       .ifu_axi_bvalid(shadow_core_inputs.ifu_axi_bvalid),</span>
<span id="L1189"><span class="lineNum">    1189</span>              :       .ifu_axi_bready(shadow_core_outputs.ifu_axi_bready),</span>
<span id="L1190"><span class="lineNum">    1190</span>              :       .ifu_axi_bresp(shadow_core_inputs.ifu_axi_bresp),</span>
<span id="L1191"><span class="lineNum">    1191</span>              :       .ifu_axi_bid(shadow_core_inputs.ifu_axi_bid),</span>
<span id="L1192"><span class="lineNum">    1192</span>              :       .ifu_axi_arvalid(shadow_core_outputs.ifu_axi_arvalid),</span>
<span id="L1193"><span class="lineNum">    1193</span>              :       .ifu_axi_arready(shadow_core_inputs.ifu_axi_arready),</span>
<span id="L1194"><span class="lineNum">    1194</span>              :       .ifu_axi_arid(shadow_core_outputs.ifu_axi_arid),</span>
<span id="L1195"><span class="lineNum">    1195</span>              :       .ifu_axi_araddr(shadow_core_outputs.ifu_axi_araddr),</span>
<span id="L1196"><span class="lineNum">    1196</span>              :       .ifu_axi_arregion(shadow_core_outputs.ifu_axi_arregion),</span>
<span id="L1197"><span class="lineNum">    1197</span>              :       .ifu_axi_arlen(shadow_core_outputs.ifu_axi_arlen),</span>
<span id="L1198"><span class="lineNum">    1198</span>              :       .ifu_axi_arsize(shadow_core_outputs.ifu_axi_arsize),</span>
<span id="L1199"><span class="lineNum">    1199</span>              :       .ifu_axi_arburst(shadow_core_outputs.ifu_axi_arburst),</span>
<span id="L1200"><span class="lineNum">    1200</span>              :       .ifu_axi_arlock(shadow_core_outputs.ifu_axi_arlock),</span>
<span id="L1201"><span class="lineNum">    1201</span>              :       .ifu_axi_arcache(shadow_core_outputs.ifu_axi_arcache),</span>
<span id="L1202"><span class="lineNum">    1202</span>              :       .ifu_axi_arprot(shadow_core_outputs.ifu_axi_arprot),</span>
<span id="L1203"><span class="lineNum">    1203</span>              :       .ifu_axi_arqos(shadow_core_outputs.ifu_axi_arqos),</span>
<span id="L1204"><span class="lineNum">    1204</span>              :       .ifu_axi_rvalid(shadow_core_inputs.ifu_axi_rvalid),</span>
<span id="L1205"><span class="lineNum">    1205</span>              :       .ifu_axi_rready(shadow_core_outputs.ifu_axi_rready),</span>
<span id="L1206"><span class="lineNum">    1206</span>              :       .ifu_axi_rid(shadow_core_inputs.ifu_axi_rid),</span>
<span id="L1207"><span class="lineNum">    1207</span>              :       .ifu_axi_rdata(shadow_core_inputs.ifu_axi_rdata),</span>
<span id="L1208"><span class="lineNum">    1208</span>              :       .ifu_axi_rresp(shadow_core_inputs.ifu_axi_rresp),</span>
<span id="L1209"><span class="lineNum">    1209</span>              :       .ifu_axi_rlast(shadow_core_inputs.ifu_axi_rlast),</span>
<span id="L1210"><span class="lineNum">    1210</span>              : </span>
<span id="L1211"><span class="lineNum">    1211</span>              :       .sb_axi_awvalid(shadow_core_outputs.sb_axi_awvalid),</span>
<span id="L1212"><span class="lineNum">    1212</span>              :       .sb_axi_awready(shadow_core_inputs.sb_axi_awready),</span>
<span id="L1213"><span class="lineNum">    1213</span>              :       .sb_axi_awid(shadow_core_outputs.sb_axi_awid),</span>
<span id="L1214"><span class="lineNum">    1214</span>              :       .sb_axi_awaddr(shadow_core_outputs.sb_axi_awaddr),</span>
<span id="L1215"><span class="lineNum">    1215</span>              :       .sb_axi_awregion(shadow_core_outputs.sb_axi_awregion),</span>
<span id="L1216"><span class="lineNum">    1216</span>              :       .sb_axi_awlen(shadow_core_outputs.sb_axi_awlen),</span>
<span id="L1217"><span class="lineNum">    1217</span>              :       .sb_axi_awsize(shadow_core_outputs.sb_axi_awsize),</span>
<span id="L1218"><span class="lineNum">    1218</span>              :       .sb_axi_awburst(shadow_core_outputs.sb_axi_awburst),</span>
<span id="L1219"><span class="lineNum">    1219</span>              :       .sb_axi_awlock(shadow_core_outputs.sb_axi_awlock),</span>
<span id="L1220"><span class="lineNum">    1220</span>              :       .sb_axi_awcache(shadow_core_outputs.sb_axi_awcache),</span>
<span id="L1221"><span class="lineNum">    1221</span>              :       .sb_axi_awprot(shadow_core_outputs.sb_axi_awprot),</span>
<span id="L1222"><span class="lineNum">    1222</span>              :       .sb_axi_awqos(shadow_core_outputs.sb_axi_awqos),</span>
<span id="L1223"><span class="lineNum">    1223</span>              :       .sb_axi_wvalid(shadow_core_outputs.sb_axi_wvalid),</span>
<span id="L1224"><span class="lineNum">    1224</span>              :       .sb_axi_wready(shadow_core_inputs.sb_axi_wready),</span>
<span id="L1225"><span class="lineNum">    1225</span>              :       .sb_axi_wdata(shadow_core_outputs.sb_axi_wdata),</span>
<span id="L1226"><span class="lineNum">    1226</span>              :       .sb_axi_wstrb(shadow_core_outputs.sb_axi_wstrb),</span>
<span id="L1227"><span class="lineNum">    1227</span>              :       .sb_axi_wlast(shadow_core_outputs.sb_axi_wlast),</span>
<span id="L1228"><span class="lineNum">    1228</span>              :       .sb_axi_bvalid(shadow_core_inputs.sb_axi_bvalid),</span>
<span id="L1229"><span class="lineNum">    1229</span>              :       .sb_axi_bready(shadow_core_outputs.sb_axi_bready),</span>
<span id="L1230"><span class="lineNum">    1230</span>              :       .sb_axi_bresp(shadow_core_inputs.sb_axi_bresp),</span>
<span id="L1231"><span class="lineNum">    1231</span>              :       .sb_axi_bid(shadow_core_inputs.sb_axi_bid),</span>
<span id="L1232"><span class="lineNum">    1232</span>              :       .sb_axi_arvalid(shadow_core_outputs.sb_axi_arvalid),</span>
<span id="L1233"><span class="lineNum">    1233</span>              :       .sb_axi_arready(shadow_core_inputs.sb_axi_arready),</span>
<span id="L1234"><span class="lineNum">    1234</span>              :       .sb_axi_arid(shadow_core_outputs.sb_axi_arid),</span>
<span id="L1235"><span class="lineNum">    1235</span>              :       .sb_axi_araddr(shadow_core_outputs.sb_axi_araddr),</span>
<span id="L1236"><span class="lineNum">    1236</span>              :       .sb_axi_arregion(shadow_core_outputs.sb_axi_arregion),</span>
<span id="L1237"><span class="lineNum">    1237</span>              :       .sb_axi_arlen(shadow_core_outputs.sb_axi_arlen),</span>
<span id="L1238"><span class="lineNum">    1238</span>              :       .sb_axi_arsize(shadow_core_outputs.sb_axi_arsize),</span>
<span id="L1239"><span class="lineNum">    1239</span>              :       .sb_axi_arburst(shadow_core_outputs.sb_axi_arburst),</span>
<span id="L1240"><span class="lineNum">    1240</span>              :       .sb_axi_arlock(shadow_core_outputs.sb_axi_arlock),</span>
<span id="L1241"><span class="lineNum">    1241</span>              :       .sb_axi_arcache(shadow_core_outputs.sb_axi_arcache),</span>
<span id="L1242"><span class="lineNum">    1242</span>              :       .sb_axi_arprot(shadow_core_outputs.sb_axi_arprot),</span>
<span id="L1243"><span class="lineNum">    1243</span>              :       .sb_axi_arqos(shadow_core_outputs.sb_axi_arqos),</span>
<span id="L1244"><span class="lineNum">    1244</span>              :       .sb_axi_rvalid(shadow_core_inputs.sb_axi_rvalid),</span>
<span id="L1245"><span class="lineNum">    1245</span>              :       .sb_axi_rready(shadow_core_outputs.sb_axi_rready),</span>
<span id="L1246"><span class="lineNum">    1246</span>              :       .sb_axi_rid(shadow_core_inputs.sb_axi_rid),</span>
<span id="L1247"><span class="lineNum">    1247</span>              :       .sb_axi_rdata(shadow_core_inputs.sb_axi_rdata),</span>
<span id="L1248"><span class="lineNum">    1248</span>              :       .sb_axi_rresp(shadow_core_inputs.sb_axi_rresp),</span>
<span id="L1249"><span class="lineNum">    1249</span>              :       .sb_axi_rlast(shadow_core_inputs.sb_axi_rlast),</span>
<span id="L1250"><span class="lineNum">    1250</span>              : </span>
<span id="L1251"><span class="lineNum">    1251</span>              :       .dma_axi_awvalid(shadow_core_inputs.dma_axi_awvalid),</span>
<span id="L1252"><span class="lineNum">    1252</span>              :       .dma_axi_awready(shadow_core_outputs.dma_axi_awready),</span>
<span id="L1253"><span class="lineNum">    1253</span>              :       .dma_axi_awid(shadow_core_inputs.dma_axi_awid),</span>
<span id="L1254"><span class="lineNum">    1254</span>              :       .dma_axi_awaddr(shadow_core_inputs.dma_axi_awaddr),</span>
<span id="L1255"><span class="lineNum">    1255</span>              :       .dma_axi_awsize(shadow_core_inputs.dma_axi_awsize),</span>
<span id="L1256"><span class="lineNum">    1256</span>              :       .dma_axi_awprot(shadow_core_inputs.dma_axi_awprot),</span>
<span id="L1257"><span class="lineNum">    1257</span>              :       .dma_axi_awlen(shadow_core_inputs.dma_axi_awlen),</span>
<span id="L1258"><span class="lineNum">    1258</span>              :       .dma_axi_awburst(shadow_core_inputs.dma_axi_awburst),</span>
<span id="L1259"><span class="lineNum">    1259</span>              :       .dma_axi_wvalid(shadow_core_inputs.dma_axi_wvalid),</span>
<span id="L1260"><span class="lineNum">    1260</span>              :       .dma_axi_wready(shadow_core_outputs.dma_axi_wready),</span>
<span id="L1261"><span class="lineNum">    1261</span>              :       .dma_axi_wdata(shadow_core_inputs.dma_axi_wdata),</span>
<span id="L1262"><span class="lineNum">    1262</span>              :       .dma_axi_wstrb(shadow_core_inputs.dma_axi_wstrb),</span>
<span id="L1263"><span class="lineNum">    1263</span>              :       .dma_axi_wlast(shadow_core_inputs.dma_axi_wlast),</span>
<span id="L1264"><span class="lineNum">    1264</span>              :       .dma_axi_bvalid(shadow_core_outputs.dma_axi_bvalid),</span>
<span id="L1265"><span class="lineNum">    1265</span>              :       .dma_axi_bready(shadow_core_inputs.dma_axi_bready),</span>
<span id="L1266"><span class="lineNum">    1266</span>              :       .dma_axi_bresp(shadow_core_outputs.dma_axi_bresp),</span>
<span id="L1267"><span class="lineNum">    1267</span>              :       .dma_axi_bid(shadow_core_outputs.dma_axi_bid),</span>
<span id="L1268"><span class="lineNum">    1268</span>              :       .dma_axi_arvalid(shadow_core_inputs.dma_axi_arvalid),</span>
<span id="L1269"><span class="lineNum">    1269</span>              :       .dma_axi_arready(shadow_core_outputs.dma_axi_arready),</span>
<span id="L1270"><span class="lineNum">    1270</span>              :       .dma_axi_arid(shadow_core_inputs.dma_axi_arid),</span>
<span id="L1271"><span class="lineNum">    1271</span>              :       .dma_axi_araddr(shadow_core_inputs.dma_axi_araddr),</span>
<span id="L1272"><span class="lineNum">    1272</span>              :       .dma_axi_arsize(shadow_core_inputs.dma_axi_arsize),</span>
<span id="L1273"><span class="lineNum">    1273</span>              :       .dma_axi_arprot(shadow_core_inputs.dma_axi_arprot),</span>
<span id="L1274"><span class="lineNum">    1274</span>              :       .dma_axi_arlen(shadow_core_inputs.dma_axi_arlen),</span>
<span id="L1275"><span class="lineNum">    1275</span>              :       .dma_axi_arburst(shadow_core_inputs.dma_axi_arburst),</span>
<span id="L1276"><span class="lineNum">    1276</span>              :       .dma_axi_rvalid(shadow_core_outputs.dma_axi_rvalid),</span>
<span id="L1277"><span class="lineNum">    1277</span>              :       .dma_axi_rready(shadow_core_inputs.dma_axi_rready),</span>
<span id="L1278"><span class="lineNum">    1278</span>              :       .dma_axi_rid(shadow_core_outputs.dma_axi_rid),</span>
<span id="L1279"><span class="lineNum">    1279</span>              :       .dma_axi_rdata(shadow_core_outputs.dma_axi_rdata),</span>
<span id="L1280"><span class="lineNum">    1280</span>              :       .dma_axi_rresp(shadow_core_outputs.dma_axi_rresp),</span>
<span id="L1281"><span class="lineNum">    1281</span>              :       .dma_axi_rlast(shadow_core_outputs.dma_axi_rlast),</span>
<span id="L1282"><span class="lineNum">    1282</span>              : </span>
<span id="L1283"><span class="lineNum">    1283</span>              :       .haddr(shadow_core_outputs.haddr),</span>
<span id="L1284"><span class="lineNum">    1284</span>              :       .hburst(shadow_core_outputs.hburst),</span>
<span id="L1285"><span class="lineNum">    1285</span>              :       .hmastlock(shadow_core_outputs.hmastlock),</span>
<span id="L1286"><span class="lineNum">    1286</span>              :       .hprot(shadow_core_outputs.hprot),</span>
<span id="L1287"><span class="lineNum">    1287</span>              :       .hsize(shadow_core_outputs.hsize),</span>
<span id="L1288"><span class="lineNum">    1288</span>              :       .htrans(shadow_core_outputs.htrans),</span>
<span id="L1289"><span class="lineNum">    1289</span>              :       .hwrite(shadow_core_outputs.hwrite),</span>
<span id="L1290"><span class="lineNum">    1290</span>              :       .hrdata(shadow_core_inputs.hrdata),</span>
<span id="L1291"><span class="lineNum">    1291</span>              :       .hready(shadow_core_inputs.hready),</span>
<span id="L1292"><span class="lineNum">    1292</span>              :       .hresp(shadow_core_inputs.hresp),</span>
<span id="L1293"><span class="lineNum">    1293</span>              : </span>
<span id="L1294"><span class="lineNum">    1294</span>              :       .lsu_haddr(shadow_core_outputs.lsu_haddr),</span>
<span id="L1295"><span class="lineNum">    1295</span>              :       .lsu_hburst(shadow_core_outputs.lsu_hburst),</span>
<span id="L1296"><span class="lineNum">    1296</span>              :       .lsu_hmastlock(shadow_core_outputs.lsu_hmastlock),</span>
<span id="L1297"><span class="lineNum">    1297</span>              :       .lsu_hprot(shadow_core_outputs.lsu_hprot),</span>
<span id="L1298"><span class="lineNum">    1298</span>              :       .lsu_hsize(shadow_core_outputs.lsu_hsize),</span>
<span id="L1299"><span class="lineNum">    1299</span>              :       .lsu_htrans(shadow_core_outputs.lsu_htrans),</span>
<span id="L1300"><span class="lineNum">    1300</span>              :       .lsu_hwrite(shadow_core_outputs.lsu_hwrite),</span>
<span id="L1301"><span class="lineNum">    1301</span>              :       .lsu_hwdata(shadow_core_outputs.lsu_hwdata),</span>
<span id="L1302"><span class="lineNum">    1302</span>              :       .lsu_hrdata(shadow_core_inputs.lsu_hrdata),</span>
<span id="L1303"><span class="lineNum">    1303</span>              :       .lsu_hready(shadow_core_inputs.lsu_hready),</span>
<span id="L1304"><span class="lineNum">    1304</span>              :       .lsu_hresp(shadow_core_inputs.lsu_hresp),</span>
<span id="L1305"><span class="lineNum">    1305</span>              : </span>
<span id="L1306"><span class="lineNum">    1306</span>              :       .sb_haddr(shadow_core_outputs.sb_haddr),</span>
<span id="L1307"><span class="lineNum">    1307</span>              :       .sb_hburst(shadow_core_outputs.sb_hburst),</span>
<span id="L1308"><span class="lineNum">    1308</span>              :       .sb_hmastlock(shadow_core_outputs.sb_hmastlock),</span>
<span id="L1309"><span class="lineNum">    1309</span>              :       .sb_hprot(shadow_core_outputs.sb_hprot),</span>
<span id="L1310"><span class="lineNum">    1310</span>              :       .sb_hsize(shadow_core_outputs.sb_hsize),</span>
<span id="L1311"><span class="lineNum">    1311</span>              :       .sb_htrans(shadow_core_outputs.sb_htrans),</span>
<span id="L1312"><span class="lineNum">    1312</span>              :       .sb_hwrite(shadow_core_outputs.sb_hwrite),</span>
<span id="L1313"><span class="lineNum">    1313</span>              :       .sb_hwdata(shadow_core_outputs.sb_hwdata),</span>
<span id="L1314"><span class="lineNum">    1314</span>              :       .sb_hrdata(shadow_core_inputs.sb_hrdata),</span>
<span id="L1315"><span class="lineNum">    1315</span>              :       .sb_hready(shadow_core_inputs.sb_hready),</span>
<span id="L1316"><span class="lineNum">    1316</span>              :       .sb_hresp(shadow_core_inputs.sb_hresp),</span>
<span id="L1317"><span class="lineNum">    1317</span>              : </span>
<span id="L1318"><span class="lineNum">    1318</span>              :       .dma_hsel(shadow_core_inputs.dma_hsel),</span>
<span id="L1319"><span class="lineNum">    1319</span>              :       .dma_haddr(shadow_core_inputs.dma_haddr),</span>
<span id="L1320"><span class="lineNum">    1320</span>              :       .dma_hburst(shadow_core_inputs.dma_hburst),</span>
<span id="L1321"><span class="lineNum">    1321</span>              :       .dma_hmastlock(shadow_core_inputs.dma_hmastlock),</span>
<span id="L1322"><span class="lineNum">    1322</span>              :       .dma_hprot(shadow_core_inputs.dma_hprot),</span>
<span id="L1323"><span class="lineNum">    1323</span>              :       .dma_hsize(shadow_core_inputs.dma_hsize),</span>
<span id="L1324"><span class="lineNum">    1324</span>              :       .dma_htrans(shadow_core_inputs.dma_htrans),</span>
<span id="L1325"><span class="lineNum">    1325</span>              :       .dma_hwrite(shadow_core_inputs.dma_hwrite),</span>
<span id="L1326"><span class="lineNum">    1326</span>              :       .dma_hwdata(shadow_core_inputs.dma_hwdata),</span>
<span id="L1327"><span class="lineNum">    1327</span>              :       .dma_hreadyin(shadow_core_inputs.dma_hreadyin),</span>
<span id="L1328"><span class="lineNum">    1328</span>              :       .dma_hrdata(shadow_core_outputs.dma_hrdata),</span>
<span id="L1329"><span class="lineNum">    1329</span>              :       .dma_hreadyout(shadow_core_outputs.dma_hreadyout),</span>
<span id="L1330"><span class="lineNum">    1330</span>              :       .dma_hresp(shadow_core_outputs.dma_hresp),</span>
<span id="L1331"><span class="lineNum">    1331</span>              : </span>
<span id="L1332"><span class="lineNum">    1332</span>              :       .lsu_bus_clk_en(shadow_core_inputs.lsu_bus_clk_en),</span>
<span id="L1333"><span class="lineNum">    1333</span>              :       .ifu_bus_clk_en(shadow_core_inputs.ifu_bus_clk_en),</span>
<span id="L1334"><span class="lineNum">    1334</span>              :       .dbg_bus_clk_en(shadow_core_inputs.dbg_bus_clk_en),</span>
<span id="L1335"><span class="lineNum">    1335</span>              :       .dma_bus_clk_en(shadow_core_inputs.dma_bus_clk_en),</span>
<span id="L1336"><span class="lineNum">    1336</span>              : </span>
<span id="L1337"><span class="lineNum">    1337</span>              :       .dmi_reg_en(shadow_core_inputs.dmi_reg_en),</span>
<span id="L1338"><span class="lineNum">    1338</span>              :       .dmi_reg_addr(shadow_core_inputs.dmi_reg_addr),</span>
<span id="L1339"><span class="lineNum">    1339</span>              :       .dmi_reg_wr_en(shadow_core_inputs.dmi_reg_wr_en),</span>
<span id="L1340"><span class="lineNum">    1340</span>              :       .dmi_reg_wdata(shadow_core_inputs.dmi_reg_wdata),</span>
<span id="L1341"><span class="lineNum">    1341</span>              :       .dmi_reg_rdata(shadow_core_outputs.dmi_reg_rdata),</span>
<span id="L1342"><span class="lineNum">    1342</span>              : </span>
<span id="L1343"><span class="lineNum">    1343</span>              :       .iccm_ecc_single_error(shadow_core_outputs.iccm_ecc_single_error),</span>
<span id="L1344"><span class="lineNum">    1344</span>              :       .iccm_ecc_double_error(shadow_core_outputs.iccm_ecc_double_error),</span>
<span id="L1345"><span class="lineNum">    1345</span>              :       .dccm_ecc_single_error(shadow_core_outputs.dccm_ecc_single_error),</span>
<span id="L1346"><span class="lineNum">    1346</span>              :       .dccm_ecc_double_error(shadow_core_outputs.dccm_ecc_double_error),</span>
<span id="L1347"><span class="lineNum">    1347</span>              : </span>
<span id="L1348"><span class="lineNum">    1348</span>              :       .extintsrc_req(shadow_core_inputs.extintsrc_req),</span>
<span id="L1349"><span class="lineNum">    1349</span>              :       .timer_int(shadow_core_inputs.timer_int),</span>
<span id="L1350"><span class="lineNum">    1350</span>              :       .soft_int(shadow_core_inputs.soft_int),</span>
<span id="L1351"><span class="lineNum">    1351</span>              :       .scan_mode(shadow_core_inputs.scan_mode)</span>
<span id="L1352"><span class="lineNum">    1352</span>              :   );</span>
<span id="L1353"><span class="lineNum">    1353</span>              : </span>
<span id="L1354"><span class="lineNum">    1354</span>              :   // Equivalence Check</span>
<span id="L1355"><span class="lineNum">    1355</span> <span class="tlaGNC">           2 :   logic detection_enabled;</span></span>
<span id="L1356"><span class="lineNum">    1356</span>              :   assign detection_enabled = rst_shadow &amp; rst_dbg_shadow;</span>
<span id="L1357"><span class="lineNum">    1357</span>              : </span>
<span id="L1358"><span class="lineNum">    1358</span> <span class="tlaGNC">           4 :   logic outputs_corrupted;</span></span>
<span id="L1359"><span class="lineNum">    1359</span>              :   assign outputs_corrupted = delayed_main_core_outputs != shadow_core_outputs;</span>
<span id="L1360"><span class="lineNum">    1360</span>              : </span>
<span id="L1361"><span class="lineNum">    1361</span>              : `ifdef RV_LOCKSTEP_REGFILE_ENABLE</span>
<span id="L1362"><span class="lineNum">    1362</span> <span class="tlaGNC">           4 :   logic regfile_corrupted;</span></span>
<span id="L1363"><span class="lineNum">    1363</span>              :   assign regfile_corrupted   = (delayed_main_core_regfile[LockstepDelay].gpr != shadow_core_regfile.gpr)</span>
<span id="L1364"><span class="lineNum">    1364</span>              :                              | (delayed_main_core_regfile[LockstepDelay].tlu != shadow_core_regfile.tlu);</span>
<span id="L1365"><span class="lineNum">    1365</span>              :   assign corruption_detected = (outputs_corrupted | regfile_corrupted) &amp; detection_enabled;</span>
<span id="L1366"><span class="lineNum">    1366</span>              : `else</span>
<span id="L1367"><span class="lineNum">    1367</span>              :   assign corruption_detected = outputs_corrupted &amp; detection_enabled;</span>
<span id="L1368"><span class="lineNum">    1368</span>              : `endif</span>
<span id="L1369"><span class="lineNum">    1369</span>              : </span>
<span id="L1370"><span class="lineNum">    1370</span>              : endmodule : el2_veer_lockstep</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
