Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 778f2ef899444e5a8ed10da399c9211a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(BANDWIDTH="HIGH",CLKFB...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.glb_clk_src_clk_wiz
Compiling module xil_defaultlib.glb_clk_src
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.syn_block
Compiling module xil_defaultlib.reset
Compiling module xil_defaultlib.debounce(CLK_PERIOD=100)
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen(PRBS_LENGTH=20)
Compiling module xil_defaultlib.para_to_serial
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS_25")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
