{"vcs1":{"timestamp_begin":1731348241.642351157, "rt":15.05, "ut":13.67, "st":0.71}}
{"vcselab":{"timestamp_begin":1731348256.765614240, "rt":3.49, "ut":2.16, "st":0.11}}
{"link":{"timestamp_begin":1731348260.324905896, "rt":0.55, "ut":0.34, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731348241.009337265}
{"VCS_COMP_START_TIME": 1731348241.009337265}
{"VCS_COMP_END_TIME": 1731348899.816038158}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +define+CG +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 494940}}
{"stitch_vcselab": {"peak_mem": 304412}}
