;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @190
	SUB #72, @190
	SUB 0, @12
	MOV -7, <-20
	SLT #-104, @20
	SUB #72, @190
	SUB -100, -100
	SLT #-104, @20
	SUB -100, -100
	MOV -1, <-20
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	CMP #-12, @10
	SLT #-104, @20
	CMP 0, @12
	SUB -7, <-119
	CMP 0, @12
	SUB #-12, @10
	SUB @-127, 100
	SUB #-12, @10
	SUB @-127, 100
	ADD 270, 60
	SUB @-127, 100
	SPL <0, 90
	SUB #72, @190
	CMP 1, @0
	CMP -207, <-120
	SUB @127, 106
	SUB @-127, 100
	SUB 90, @-202
	ADD 4, @29
	JMN 0, -202
	SUB @127, 106
	MOV 0, @-0
	SUB -7, <-119
	JMN 802, #29
	JMN 0, -202
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
