--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/VW/SIFT/source/iseconfig/filter.filter
-intstyle ise -v 100 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd
-o VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf
-ucf timing.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 100 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP "sck" 30 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.274ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 347 paths analyzed, 148 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.812ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_3 (SLICE_X38Y69.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      9.088ns (Levels of Logic = 2)
  Clock Path Skew:      -3.689ns (0.659 - 4.348)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X39Y78.C6      net (fanout=3)        2.548   Inst_SysCon/DcmProgDone
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X38Y69.SR      net (fanout=2)        1.803   ][81267_5911
    SLICE_X38Y69.CLK     Tsrck                 0.439   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      9.088ns (2.457ns logic, 6.631ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.893ns (Levels of Logic = 2)
  Clock Path Skew:      -1.203ns (0.273 - 1.476)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y79.BQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X39Y78.C4      net (fanout=2)        0.462   Inst_SysCon/state_FSM_FFd7
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X38Y69.SR      net (fanout=2)        1.803   ][81267_5911
    SLICE_X38Y69.CLK     Tsrck                 0.439   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      5.893ns (1.348ns logic, 4.545ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.835ns (Levels of Logic = 2)
  Clock Path Skew:      -1.011ns (0.273 - 1.284)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X35Y48.D5      net (fanout=3)        2.158   Inst_SysCon/state_FSM_FFd3
    SLICE_X35Y48.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut8977_5885
    SLICE_X35Y48.B3      net (fanout=6)        0.472   lut8977_5885
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X38Y69.SR      net (fanout=2)        1.803   ][81267_5911
    SLICE_X38Y69.CLK     Tsrck                 0.439   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      5.835ns (1.402ns logic, 4.433ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.925ns (Levels of Logic = 2)
  Clock Path Skew:      -0.851ns (0.273 - 1.124)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y76.AQ      Tcko                  0.391   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X39Y78.C5      net (fanout=2)        0.494   Inst_SysCon/prevRes<0>
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X38Y69.SR      net (fanout=2)        1.803   ][81267_5911
    SLICE_X38Y69.CLK     Tsrck                 0.439   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      5.925ns (1.348ns logic, 4.577ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.381ns (Levels of Logic = 2)
  Clock Path Skew:      0.045ns (0.475 - 0.430)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y70.DQ      Tcko                  0.408   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X39Y78.C3      net (fanout=3)        0.933   Inst_SysCon/prevRes<2>
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X38Y69.SR      net (fanout=2)        1.803   ][81267_5911
    SLICE_X38Y69.CLK     Tsrck                 0.439   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      6.381ns (1.365ns logic, 5.016ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_3 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.590ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_3 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.DQ      Tcko                  0.447   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    SLICE_X35Y48.D3      net (fanout=5)        1.857   Inst_SysCon/bitCount<3>
    SLICE_X35Y48.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut8977_5885
    SLICE_X35Y48.B3      net (fanout=6)        0.472   lut8977_5885
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X38Y69.SR      net (fanout=2)        1.803   ][81267_5911
    SLICE_X38Y69.CLK     Tsrck                 0.439   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (1.458ns logic, 4.132ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_1 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.174ns (0.659 - 0.485)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_1 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.AMUX    Tshcko                0.461   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    SLICE_X35Y48.B4      net (fanout=11)       1.935   Inst_SysCon/bitCount<1>
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X38Y69.SR      net (fanout=2)        1.803   ][81267_5911
    SLICE_X38Y69.CLK     Tsrck                 0.439   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.159ns logic, 3.738ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.877ns (Levels of Logic = 1)
  Clock Path Skew:      0.174ns (0.659 - 0.485)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.AQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X35Y48.B1      net (fanout=11)       1.985   Inst_SysCon/bitCount<0>
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X38Y69.SR      net (fanout=2)        1.803   ][81267_5911
    SLICE_X38Y69.CLK     Tsrck                 0.439   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.089ns logic, 3.788ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_2 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.174ns (0.659 - 0.485)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_2 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.BQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    SLICE_X35Y48.B5      net (fanout=10)       1.534   Inst_SysCon/bitCount<2>
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X38Y69.SR      net (fanout=2)        1.803   ][81267_5911
    SLICE_X38Y69.CLK     Tsrck                 0.439   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.089ns logic, 3.337ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_2 (SLICE_X39Y66.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      8.877ns (Levels of Logic = 2)
  Clock Path Skew:      -3.880ns (0.273 - 4.153)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X39Y78.C6      net (fanout=3)        2.548   Inst_SysCon/DcmProgDone
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      8.877ns (2.420ns logic, 6.457ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.682ns (Levels of Logic = 2)
  Clock Path Skew:      -1.426ns (0.458 - 1.884)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y79.BQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X39Y78.C4      net (fanout=2)        0.462   Inst_SysCon/state_FSM_FFd7
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.682ns (1.311ns logic, 4.371ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.624ns (Levels of Logic = 2)
  Clock Path Skew:      -1.234ns (0.458 - 1.692)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X35Y48.D5      net (fanout=3)        2.158   Inst_SysCon/state_FSM_FFd3
    SLICE_X35Y48.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut8977_5885
    SLICE_X35Y48.B3      net (fanout=6)        0.472   lut8977_5885
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (1.365ns logic, 4.259ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.714ns (Levels of Logic = 2)
  Clock Path Skew:      -1.074ns (0.458 - 1.532)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y76.AQ      Tcko                  0.391   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X39Y78.C5      net (fanout=2)        0.494   Inst_SysCon/prevRes<0>
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.714ns (1.311ns logic, 4.403ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.170ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (0.458 - 0.625)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y70.DQ      Tcko                  0.408   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X39Y78.C3      net (fanout=3)        0.933   Inst_SysCon/prevRes<2>
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      6.170ns (1.328ns logic, 4.842ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_3 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.379ns (Levels of Logic = 2)
  Clock Path Skew:      -0.240ns (0.458 - 0.698)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_3 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.DQ      Tcko                  0.447   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    SLICE_X35Y48.D3      net (fanout=5)        1.857   Inst_SysCon/bitCount<3>
    SLICE_X35Y48.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut8977_5885
    SLICE_X35Y48.B3      net (fanout=6)        0.472   lut8977_5885
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.379ns (1.421ns logic, 3.958ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_1 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_1 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.AMUX    Tshcko                0.461   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    SLICE_X35Y48.B4      net (fanout=11)       1.935   Inst_SysCon/bitCount<1>
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (1.122ns logic, 3.564ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.AQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X35Y48.B1      net (fanout=11)       1.985   Inst_SysCon/bitCount<0>
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.052ns logic, 3.614ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_2 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_2 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.BQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    SLICE_X35Y48.B5      net (fanout=10)       1.534   Inst_SysCon/bitCount<2>
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (1.052ns logic, 3.163ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_0 (SLICE_X39Y66.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/bitCount_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      8.875ns (Levels of Logic = 2)
  Clock Path Skew:      -3.880ns (0.273 - 4.153)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/bitCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X39Y78.C6      net (fanout=3)        2.548   Inst_SysCon/DcmProgDone
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.400   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    -------------------------------------------------  ---------------------------
    Total                                      8.875ns (2.418ns logic, 6.457ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/bitCount_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.680ns (Levels of Logic = 2)
  Clock Path Skew:      -1.426ns (0.458 - 1.884)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/bitCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y79.BQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X39Y78.C4      net (fanout=2)        0.462   Inst_SysCon/state_FSM_FFd7
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.400   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (1.309ns logic, 4.371ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/bitCount_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.622ns (Levels of Logic = 2)
  Clock Path Skew:      -1.234ns (0.458 - 1.692)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/bitCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.CQ      Tcko                  0.391   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X35Y48.D5      net (fanout=3)        2.158   Inst_SysCon/state_FSM_FFd3
    SLICE_X35Y48.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut8977_5885
    SLICE_X35Y48.B3      net (fanout=6)        0.472   lut8977_5885
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.400   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    -------------------------------------------------  ---------------------------
    Total                                      5.622ns (1.363ns logic, 4.259ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/bitCount_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.712ns (Levels of Logic = 2)
  Clock Path Skew:      -1.074ns (0.458 - 1.532)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/bitCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y76.AQ      Tcko                  0.391   Inst_SysCon/prevRes<0>
                                                       Inst_SysCon/prevRes_0
    SLICE_X39Y78.C5      net (fanout=2)        0.494   Inst_SysCon/prevRes<0>
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.400   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    -------------------------------------------------  ---------------------------
    Total                                      5.712ns (1.309ns logic, 4.403ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/bitCount_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.168ns (Levels of Logic = 2)
  Clock Path Skew:      -0.167ns (0.458 - 0.625)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/bitCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y70.DQ      Tcko                  0.408   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X39Y78.C3      net (fanout=3)        0.933   Inst_SysCon/prevRes<2>
    SLICE_X39Y78.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       lut9002_5899
    SLICE_X35Y48.B6      net (fanout=8)        2.280   lut9002_5899
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.400   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    -------------------------------------------------  ---------------------------
    Total                                      6.168ns (1.326ns logic, 4.842ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_3 (FF)
  Destination:          Inst_SysCon/bitCount_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.377ns (Levels of Logic = 2)
  Clock Path Skew:      -0.240ns (0.458 - 0.698)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_3 to Inst_SysCon/bitCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.DQ      Tcko                  0.447   Inst_SysCon/bitCount<3>
                                                       Inst_SysCon/bitCount_3
    SLICE_X35Y48.D3      net (fanout=5)        1.857   Inst_SysCon/bitCount<3>
    SLICE_X35Y48.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut8977_5885
    SLICE_X35Y48.B3      net (fanout=6)        0.472   lut8977_5885
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.400   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    -------------------------------------------------  ---------------------------
    Total                                      5.377ns (1.419ns logic, 3.958ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_1 (FF)
  Destination:          Inst_SysCon/bitCount_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_1 to Inst_SysCon/bitCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.AMUX    Tshcko                0.461   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    SLICE_X35Y48.B4      net (fanout=11)       1.935   Inst_SysCon/bitCount<1>
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.400   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (1.120ns logic, 3.564ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/bitCount_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/bitCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.AQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X35Y48.B1      net (fanout=11)       1.985   Inst_SysCon/bitCount<0>
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.400   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (1.050ns logic, 3.614ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_2 (FF)
  Destination:          Inst_SysCon/bitCount_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_2 to Inst_SysCon/bitCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.BQ      Tcko                  0.391   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    SLICE_X35Y48.B5      net (fanout=10)       1.534   Inst_SysCon/bitCount<2>
    SLICE_X35Y48.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busState<1>
                                                       lut9017_5910
    SLICE_X39Y66.SR      net (fanout=2)        1.629   ][81267_5911
    SLICE_X39Y66.CLK     Tsrck                 0.400   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    -------------------------------------------------  ---------------------------
    Total                                      4.213ns (1.050ns logic, 3.163ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd6 (SLICE_X39Y79.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/Start_Up_Rst (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.341ns (Levels of Logic = 1)
  Clock Path Skew:      1.195ns (1.497 - 0.302)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/Start_Up_Rst to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.CQ      Tcko                  0.234   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/Start_Up_Rst
    SLICE_X40Y70.C6      net (fanout=1)        0.359   Inst_SysCon/Start_Up_Rst
    SLICE_X40Y70.C       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       lut4510_4
    SLICE_X39Y79.SR      net (fanout=8)        0.737   ][93499_5
    SLICE_X39Y79.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.245ns logic, 1.096ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Clock Path Skew:      1.411ns (1.674 - 0.263)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.CQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X40Y70.C4      net (fanout=2)        0.767   Inst_SysCon/RstQ<98>
    SLICE_X40Y70.C       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       lut4510_4
    SLICE_X39Y79.SR      net (fanout=8)        0.737   ][93499_5
    SLICE_X39Y79.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.245ns logic, 1.504ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.811ns (Levels of Logic = 1)
  Clock Path Skew:      1.411ns (1.674 - 0.263)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.BQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X40Y70.C3      net (fanout=2)        0.829   Inst_SysCon/RstQ<96>
    SLICE_X40Y70.C       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       lut4510_4
    SLICE_X39Y79.SR      net (fanout=8)        0.737   ][93499_5
    SLICE_X39Y79.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.245ns logic, 1.566ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 1)
  Clock Path Skew:      1.411ns (1.674 - 0.263)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X40Y70.C1      net (fanout=2)        0.897   Inst_SysCon/RstQ<97>
    SLICE_X40Y70.C       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       lut4510_4
    SLICE_X39Y79.SR      net (fanout=8)        0.737   ][93499_5
    SLICE_X39Y79.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.245ns logic, 1.634ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X39Y85.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/DcmProgReg_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.156ns (Levels of Logic = 1)
  Clock Path Skew:      1.007ns (1.979 - 0.972)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/DcmProgReg_2 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.AQ      Tcko                  0.198   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_2
    SLICE_X39Y85.A1      net (fanout=1)        0.743   Inst_SysCon/DcmProgReg<2>
    SLICE_X39Y85.CLK     Tah         (-Th)    -0.215   Inst_SysCon/DcmProgReg<1>
                                                       lut9127_5958
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.413ns logic, 0.743ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd1 (SLICE_X39Y77.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/Start_Up_Rst (FF)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.230ns (Levels of Logic = 1)
  Clock Path Skew:      1.072ns (1.374 - 0.302)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/Start_Up_Rst to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.CQ      Tcko                  0.234   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/Start_Up_Rst
    SLICE_X40Y70.C6      net (fanout=1)        0.359   Inst_SysCon/Start_Up_Rst
    SLICE_X40Y70.C       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       lut4510_4
    SLICE_X39Y77.SR      net (fanout=8)        0.626   ][93499_5
    SLICE_X39Y77.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.230ns (0.245ns logic, 0.985ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Clock Path Skew:      1.288ns (1.551 - 0.263)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.CQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X40Y70.C4      net (fanout=2)        0.767   Inst_SysCon/RstQ<98>
    SLICE_X40Y70.C       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       lut4510_4
    SLICE_X39Y77.SR      net (fanout=8)        0.626   ][93499_5
    SLICE_X39Y77.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.245ns logic, 1.393ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.700ns (Levels of Logic = 1)
  Clock Path Skew:      1.288ns (1.551 - 0.263)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.BQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X40Y70.C3      net (fanout=2)        0.829   Inst_SysCon/RstQ<96>
    SLICE_X40Y70.C       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       lut4510_4
    SLICE_X39Y77.SR      net (fanout=8)        0.626   ][93499_5
    SLICE_X39Y77.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (0.245ns logic, 1.455ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.768ns (Levels of Logic = 1)
  Clock Path Skew:      1.288ns (1.551 - 0.263)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X40Y70.C1      net (fanout=2)        0.897   Inst_SysCon/RstQ<97>
    SLICE_X40Y70.C       Tilo                  0.142   Inst_SysCon/prevRes<2>
                                                       lut4510_4
    SLICE_X39Y77.SR      net (fanout=8)        0.626   ][93499_5
    SLICE_X39Y77.CLK     Tcksr       (-Th)     0.131   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.245ns logic, 1.523ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.331ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 8.149ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_2/CLK
  Location pin: SLICE_X48Y61.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_1/CLK
  Location pin: SLICE_X48Y61.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/Mshreg_RstQ_96_0/CLK
  Location pin: SLICE_X48Y61.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Mshreg_Start_Up_Rst/CLK
  Location pin: SLICE_X48Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<2>/CLK
  Logical resource: Inst_SysCon/prevRes_2/CK
  Location pin: SLICE_X40Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_1/CLK
  Logical resource: Inst_SysCon/RstDbncQ_1/CK
  Location pin: SLICE_X58Y28.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_6/CK
  Location pin: SLICE_X58Y42.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_7/CK
  Location pin: SLICE_X58Y42.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_8/CK
  Location pin: SLICE_X58Y42.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.571ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_9/CLK
  Logical resource: Inst_SysCon/RstDbncQ_9/CK
  Location pin: SLICE_X58Y42.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<3>/CLK
  Logical resource: Inst_SysCon/bitCount_3/CK
  Location pin: SLICE_X38Y69.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4-In/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd5/CK
  Location pin: SLICE_X38Y72.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<99>/CLK
  Logical resource: Inst_SysCon/RstQ_99/CK
  Location pin: SLICE_X48Y50.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_97/CK
  Location pin: SLICE_X48Y61.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_96/CK
  Location pin: SLICE_X48Y61.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/RstQ<98>/CLK
  Logical resource: Inst_SysCon/RstQ_98/CK
  Location pin: SLICE_X48Y61.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.596ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_SysCon/Start_Up_Rst/CLK
  Logical resource: Inst_SysCon/Start_Up_Rst/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_3/SR
  Location pin: SLICE_X21Y55.SR
  Clock network: ][IN_virtPIBox_5460_14510
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_2/SR
  Location pin: SLICE_X21Y55.SR
  Clock network: ][IN_virtPIBox_5460_14510
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_4/SR
  Location pin: SLICE_X21Y55.SR
  Clock network: ][IN_virtPIBox_5460_14510
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_6/SR
  Location pin: SLICE_X21Y55.SR
  Clock network: ][IN_virtPIBox_5460_14510
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_1/SR
  Logical resource: Inst_SysCon/RstD_1/SR
  Location pin: SLICE_X21Y55.SR
  Clock network: ][IN_virtPIBox_5460_14510
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_7/SR
  Location pin: SLICE_X27Y48.SR
  Clock network: ][IN_virtPIBox_5460_14510
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_5/SR
  Location pin: SLICE_X27Y48.SR
  Clock network: ][IN_virtPIBox_5460_14510
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/RstD_7/SR
  Logical resource: Inst_SysCon/RstD_0/SR
  Location pin: SLICE_X27Y48.SR
  Clock network: ][IN_virtPIBox_5460_14510
--------------------------------------------------------------------------------
Slack: 9.607ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 0.197ns (Trpw)
  Physical resource: Inst_SysCon/bitCount<2>/SR
  Logical resource: Inst_SysCon/bitCount_1/SR
  Location pin: SLICE_X39Y66.SR
  Clock network: ][81267_5911
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_3/CK
  Location pin: SLICE_X21Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_2/CK
  Location pin: SLICE_X21Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_4/CK
  Location pin: SLICE_X21Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_6/CK
  Location pin: SLICE_X21Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_1/CLK
  Logical resource: Inst_SysCon/RstD_1/CK
  Location pin: SLICE_X21Y55.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_7/CK
  Location pin: SLICE_X27Y48.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_5/CK
  Location pin: SLICE_X27Y48.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstD_7/CLK
  Logical resource: Inst_SysCon/RstD_0/CK
  Location pin: SLICE_X27Y48.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<0>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_0/CK
  Location pin: SLICE_X37Y85.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_1/CK
  Location pin: SLICE_X39Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_0/CK
  Location pin: SLICE_X39Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/bitCount<2>/CLK
  Logical resource: Inst_SysCon/bitCount_2/CK
  Location pin: SLICE_X39Y66.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/prevRes<0>/CLK
  Logical resource: Inst_SysCon/prevRes_0/CK
  Location pin: SLICE_X39Y76.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd1/CK
  Location pin: SLICE_X39Y77.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd2/CK
  Location pin: SLICE_X39Y77.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd3/CK
  Location pin: SLICE_X39Y77.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd4/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd4/CK
  Location pin: SLICE_X39Y77.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_2/CK
  Location pin: SLICE_X39Y78.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_3/CK
  Location pin: SLICE_X39Y78.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<4>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_4/CK
  Location pin: SLICE_X39Y78.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd6/CK
  Location pin: SLICE_X39Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/state_FSM_FFd7/CLK
  Logical resource: Inst_SysCon/state_FSM_FFd7/CK
  Location pin: SLICE_X39Y79.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/DcmProgReg<1>/CLK
  Logical resource: Inst_SysCon/DcmProgReg_1/CK
  Location pin: SLICE_X39Y85.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_2/CK
  Location pin: SLICE_X55Y41.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_3/CK
  Location pin: SLICE_X55Y41.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_4/CK
  Location pin: SLICE_X55Y41.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 9.607ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_SysCon/RstDbncQ_5/CLK
  Logical resource: Inst_SysCon/RstDbncQ_5/CK
  Location pin: SLICE_X55Y41.CLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 22.627ns (max period limit - period)
  Period: 30.003ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 28.151ns (period - min period limit)
  Period: 30.003ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: Inst_SysCon/mcb_intfb
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.671ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 42.629ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: Inst_SysCon/Inst_pll_mcb/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 158.329ns (max period limit - period)
  Period: 41.671ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKFX180
  Location pin: DCM_X0Y1.CLKFX180
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 319.000ns (max period limit - period)
  Period: 1.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 1000.000ns (1.000MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1989.999ns (max period limit - period)
  Period: 10.001ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3409 paths analyzed, 663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.683ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA21), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.504 - 0.513)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.BMUX     Tshcko                0.455   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_5
    SLICE_X1Y68.B4       net (fanout=3)        6.986   Inst_camctlA/D_O<5>
    SLICE_X1Y68.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4767_118
    MCB_X0Y1.P1WRDATA21  net (fanout=1)        1.428   ][93667_119
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.639ns (1.225ns logic, 8.414ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA22), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.140ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.504 - 0.513)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.CMUX     Tshcko                0.455   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_6
    SLICE_X1Y68.C6       net (fanout=5)        6.522   Inst_camctlA/D_O<6>
    SLICE_X1Y68.C        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4765_116
    MCB_X0Y1.P1WRDATA22  net (fanout=1)        1.393   ][93666_117
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.140ns (1.225ns logic, 7.915ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA23), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      9.052ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.504 - 0.513)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y2.DMUX     Tshcko                0.455   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/D_O_7
    SLICE_X1Y68.D5       net (fanout=4)        6.434   Inst_camctlA/D_O<7>
    SLICE_X1Y68.D        Tilo                  0.259   Inst_FBCtl/p1_wr_data_7
                                                       lut4763_114
    MCB_X0Y1.P1WRDATA23  net (fanout=1)        1.393   ][93665_115
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      9.052ns (1.225ns logic, 7.827ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/rd_data_sel0 (SLICE_X7Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRst0/RstQ_4 (FF)
  Destination:          Inst_FBCtl/rd_data_sel0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.076 - 0.069)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRst0/RstQ_4 to Inst_FBCtl/rd_data_sel0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y67.BQ       Tcko                  0.200   Inst_FBCtl/Inst_LocalRst0/RstQ_2
                                                       Inst_FBCtl/Inst_LocalRst0/RstQ_4
    SLICE_X7Y66.SR       net (fanout=3)        0.291   Inst_FBCtl/Inst_LocalRst0/RstQ_4
    SLICE_X7Y66.CLK      Tcksr       (-Th)     0.131   Inst_FBCtl/rd_data_sel0
                                                       Inst_FBCtl/rd_data_sel0
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.069ns logic, 0.291ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pa_wr_addr_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pa_wr_addr_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.200   Inst_FBCtl/pa_wr_addr<11>
                                                       Inst_FBCtl/pa_wr_addr_11
    MCB_X0Y1.P1CMDRA4    net (fanout=3)        0.137   Inst_FBCtl/pa_wr_addr<11>
    MCB_X0Y1.P1CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.229ns logic, 0.137ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/pa_wr_addr_14 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/pa_wr_addr_14 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.CQ       Tcko                  0.200   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_14
    MCB_X0Y1.P1CMDRA7    net (fanout=3)        0.165   Inst_FBCtl/pa_wr_addr<14>
    MCB_X0Y1.P1CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.229ns logic, 0.165ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_PORDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0RDCLK
  Location pin: MCB_X0Y1.P0RDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_0/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_1/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_2/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_3/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_4/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_5/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_6/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_7/CK
  Location pin: SLICE_X0Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_8/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_9/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_10/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_11/CK
  Location pin: SLICE_X0Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_12/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_13/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_14/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_15/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_16/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_17/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_18/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_addr<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_19/CK
  Location pin: SLICE_X0Y83.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_20/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_21/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pa_wr_addr_xor<22>_rt/CLK
  Logical resource: Inst_FBCtl/pa_wr_addr_22/CK
  Location pin: SLICE_X0Y84.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_0/CK
  Location pin: SLICE_X4Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_1/CK
  Location pin: SLICE_X4Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_2/CK
  Location pin: SLICE_X4Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_3/CK
  Location pin: SLICE_X4Y79.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_4/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_5/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_6/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_7/CK
  Location pin: SLICE_X4Y80.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_8/CK
  Location pin: SLICE_X4Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_9/CK
  Location pin: SLICE_X4Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_10/CK
  Location pin: SLICE_X4Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr1<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_11/CK
  Location pin: SLICE_X4Y81.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_12/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr1_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr1_13/CK
  Location pin: SLICE_X4Y82.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_0/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_1/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_2/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<3>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_3/CK
  Location pin: SLICE_X0Y68.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_4/CK
  Location pin: SLICE_X0Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_5/CK
  Location pin: SLICE_X0Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_6/CK
  Location pin: SLICE_X0Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<7>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_7/CK
  Location pin: SLICE_X0Y69.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_8/CK
  Location pin: SLICE_X0Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_9/CK
  Location pin: SLICE_X0Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_10/CK
  Location pin: SLICE_X0Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<11>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_11/CK
  Location pin: SLICE_X0Y70.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_12/CK
  Location pin: SLICE_X0Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_13/CK
  Location pin: SLICE_X0Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_14/CK
  Location pin: SLICE_X0Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<15>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_15/CK
  Location pin: SLICE_X0Y71.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_16/CK
  Location pin: SLICE_X0Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_17/CK
  Location pin: SLICE_X0Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_18/CK
  Location pin: SLICE_X0Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<19>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_19/CK
  Location pin: SLICE_X0Y72.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_20/CK
  Location pin: SLICE_X0Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_21/CK
  Location pin: SLICE_X0Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_22/CK
  Location pin: SLICE_X0Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<23>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_23/CK
  Location pin: SLICE_X0Y73.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_24/CK
  Location pin: SLICE_X0Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_25/CK
  Location pin: SLICE_X0Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_26/CK
  Location pin: SLICE_X0Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<27>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_27/CK
  Location pin: SLICE_X0Y74.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_28/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_29/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pa_wr_cnt<30>/CLK
  Logical resource: Inst_FBCtl/pa_wr_cnt_30/CK
  Location pin: SLICE_X0Y75.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/DV_O/CLK
  Logical resource: Inst_camctlA/DV_O/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlA/DV_O/SR
  Logical resource: Inst_camctlA/DV_O/SR
  Location pin: SLICE_X8Y59.SR
  Clock network: Inst_camctlB/intRst
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_1/CK
  Location pin: SLICE_X8Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_1/SR
  Location pin: SLICE_X8Y67.SR
  Clock network: ][IN_virtPIBox_5465_14516
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/CK
  Location pin: SLICE_X8Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_4/SR
  Location pin: SLICE_X8Y67.SR
  Clock network: ][IN_virtPIBox_5465_14516
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_3/CK
  Location pin: SLICE_X8Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_3/SR
  Location pin: SLICE_X8Y67.SR
  Clock network: ][IN_virtPIBox_5465_14516
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/CK
  Location pin: SLICE_X8Y67.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRst0/RstQ_2/SR
  Location pin: SLICE_X8Y67.SR
  Clock network: ][IN_virtPIBox_5465_14516
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd1/CLK
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd1/CK
  Location pin: SLICE_X8Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd1/CLK
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd2/CK
  Location pin: SLICE_X8Y78.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/state0Rd_FSM_FFd1/SR
  Logical resource: Inst_FBCtl/state0Rd_FSM_FFd2/SR
  Location pin: SLICE_X8Y78.SR
  Clock network: Inst_FBCtl/Inst_LocalRst0/RstQ_4
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_1/CK
  Location pin: SLICE_X12Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_1/SR
  Location pin: SLICE_X12Y63.SR
  Clock network: ][IN_virtPIBox_5468_14520
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/CK
  Location pin: SLICE_X12Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_4/SR
  Location pin: SLICE_X12Y63.SR
  Clock network: ][IN_virtPIBox_5468_14520
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_3/CK
  Location pin: SLICE_X12Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_3/SR
  Location pin: SLICE_X12Y63.SR
  Clock network: ][IN_virtPIBox_5468_14520
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/CK
  Location pin: SLICE_X12Y63.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstA1/RstQ_2/SR
  Location pin: SLICE_X12Y63.SR
  Clock network: ][IN_virtPIBox_5468_14520
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_4/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_12/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_5/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_13/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_6/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 12.070ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/D_O<15>/CLK
  Logical resource: Inst_camctlA/D_O_14/CK
  Location pin: SLICE_X42Y2.CLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31309717 paths analyzed, 10158 endpoints analyzed, 282 failing endpoints
 282 timing errors detected. (282 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.582ns.
--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (SLICE_X24Y109.B6), 122407 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.515ns (Levels of Logic = 14)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.515ns (4.459ns logic, 11.056ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.508ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.508ns (4.591ns logic, 10.917ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.494ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.A6     net (fanout=2)        0.689   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<11>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.494ns (4.591ns logic, 10.903ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.471ns (Levels of Logic = 14)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.471ns (4.279ns logic, 11.192ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.464ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.464ns (4.411ns logic, 11.053ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.464ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.464ns (4.411ns logic, 11.053ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.450ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.A6     net (fanout=2)        0.689   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<11>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.450ns (4.411ns logic, 11.039ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.450ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.AX     net (fanout=2)        0.825   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.450ns (4.411ns logic, 11.039ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.431ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.C6     net (fanout=2)        0.718   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.431ns (4.499ns logic, 10.932ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.426ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.426ns (4.499ns logic, 10.927ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.420ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.420ns (4.231ns logic, 11.189ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.406ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.AX     net (fanout=2)        0.825   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.406ns (4.231ns logic, 11.175ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.392ns (Levels of Logic = 14)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_xor<14>
    SLICE_X30Y118.DX     net (fanout=2)        0.890   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
    SLICE_X30Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.392ns (4.285ns logic, 11.107ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.387ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.C6     net (fanout=2)        0.718   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.387ns (4.319ns logic, 11.068ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.387ns (Levels of Logic = 14)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.DX     net (fanout=2)        0.885   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.387ns (4.285ns logic, 11.102ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.382ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.382ns (4.319ns logic, 11.063ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.367ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.CX     net (fanout=2)        0.838   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.367ns (4.315ns logic, 11.052ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.348ns (Levels of Logic = 14)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_xor<14>
    SLICE_X30Y118.DX     net (fanout=2)        0.890   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
    SLICE_X30Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.348ns (4.105ns logic, 11.243ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.346ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.CX     net (fanout=2)        0.817   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.346ns (4.315ns logic, 11.031ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.343ns (Levels of Logic = 14)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.DX     net (fanout=2)        0.885   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.343ns (4.105ns logic, 11.238ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.342ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.BX     net (fanout=2)        0.822   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_127
    SLICE_X30Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.342ns (4.306ns logic, 11.036ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.335ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.335ns (4.306ns logic, 11.029ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.326ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.B6     net (fanout=2)        0.551   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_127
    SLICE_X30Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<12>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.326ns (4.561ns logic, 10.765ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.326ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.B6     net (fanout=2)        0.551   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<8>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.326ns (4.561ns logic, 10.765ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.323ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.CX     net (fanout=2)        0.838   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.323ns (4.135ns logic, 11.188ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.302ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.CX     net (fanout=2)        0.817   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.302ns (4.135ns logic, 11.167ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.298ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.BX     net (fanout=2)        0.822   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_127
    SLICE_X30Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.298ns (4.126ns logic, 11.172ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.298ns (Levels of Logic = 14)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_xor<14>
    SLICE_X30Y118.D5     net (fanout=2)        0.622   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
    SLICE_X30Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.298ns (4.459ns logic, 10.839ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.291ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.291ns (4.126ns logic, 11.165ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.282ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.B6     net (fanout=2)        0.551   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_127
    SLICE_X30Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<12>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.282ns (4.381ns logic, 10.901ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.282ns (Levels of Logic = 13)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.B6     net (fanout=2)        0.551   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<8>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.282ns (4.381ns logic, 10.901ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.254ns (Levels of Logic = 14)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_xor<14>
    SLICE_X30Y118.D5     net (fanout=2)        0.622   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
    SLICE_X30Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.254ns (4.279ns logic, 10.975ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.128ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.128ns (4.357ns logic, 10.771ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.126ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.126ns (4.167ns logic, 10.959ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.121ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.121ns (4.489ns logic, 10.632ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.119ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.119ns (4.299ns logic, 10.820ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.115ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.115ns (4.205ns logic, 10.910ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.108ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.108ns (4.337ns logic, 10.771ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.107ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.A6     net (fanout=2)        0.689   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<11>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.107ns (4.489ns logic, 10.618ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.105ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.A6     net (fanout=2)        0.689   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<11>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.105ns (4.299ns logic, 10.806ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.094ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.A6     net (fanout=2)        0.689   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<11>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.094ns (4.337ns logic, 10.757ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.079ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.079ns (4.460ns logic, 10.619ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.077ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.077ns (4.309ns logic, 10.768ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.077ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.077ns (4.248ns logic, 10.829ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.075ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.075ns (4.119ns logic, 10.956ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.072ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.072ns (4.592ns logic, 10.480ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.070ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.070ns (4.380ns logic, 10.690ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.064ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.064ns (4.157ns logic, 10.907ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.063ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.AX     net (fanout=2)        0.825   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.063ns (4.309ns logic, 10.754ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.061ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.AX     net (fanout=2)        0.825   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.061ns (4.119ns logic, 10.942ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.058ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.A6     net (fanout=2)        0.689   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<11>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.058ns (4.592ns logic, 10.466ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.056ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.A6     net (fanout=2)        0.689   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<11>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.056ns (4.380ns logic, 10.676ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.050ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.AX     net (fanout=2)        0.825   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.050ns (4.157ns logic, 10.893ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.044ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.C6     net (fanout=2)        0.718   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.044ns (4.397ns logic, 10.647ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.042ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.C6     net (fanout=2)        0.718   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.042ns (4.207ns logic, 10.835ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.039ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.039ns (4.397ns logic, 10.642ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.037ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.037ns (4.207ns logic, 10.830ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.032ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.032ns (4.341ns logic, 10.691ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.031ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.C6     net (fanout=2)        0.718   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.031ns (4.245ns logic, 10.786ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.028ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.028ns (4.412ns logic, 10.616ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.026ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.026ns (4.245ns logic, 10.781ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.026ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.026ns (4.200ns logic, 10.826ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.025ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.025ns (4.473ns logic, 10.552ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.024ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.024ns (4.173ns logic, 10.851ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.017ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.017ns (4.305ns logic, 10.712ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.014ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.AX     net (fanout=2)        0.825   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.014ns (4.412ns logic, 10.602ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.012ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.AX     net (fanout=2)        0.825   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.012ns (4.200ns logic, 10.812ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.011ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.A6     net (fanout=2)        0.689   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<11>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.011ns (4.473ns logic, 10.538ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.005ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_xor<14>
    SLICE_X30Y118.DX     net (fanout=2)        0.890   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
    SLICE_X30Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.005ns (4.183ns logic, 10.822ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.003ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_xor<14>
    SLICE_X30Y118.DX     net (fanout=2)        0.890   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
    SLICE_X30Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.003ns (3.993ns logic, 11.010ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.003ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.A6     net (fanout=2)        0.689   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<11>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.003ns (4.305ns logic, 10.698ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      15.000ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.DX     net (fanout=2)        0.885   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     15.000ns (4.183ns logic, 10.817ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.998ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.DX     net (fanout=2)        0.885   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.998ns (3.993ns logic, 11.005ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.995ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.C6     net (fanout=2)        0.718   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.995ns (4.500ns logic, 10.495ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.993ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.C6     net (fanout=2)        0.718   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.993ns (4.288ns logic, 10.705ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.992ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_xor<14>
    SLICE_X30Y118.DX     net (fanout=2)        0.890   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
    SLICE_X30Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.992ns (4.031ns logic, 10.961ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.990ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.990ns (4.500ns logic, 10.490ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.988ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.988ns (4.288ns logic, 10.700ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.987ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.DX     net (fanout=2)        0.885   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.987ns (4.031ns logic, 10.956ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.981ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.981ns (4.293ns logic, 10.688ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.980ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.CX     net (fanout=2)        0.838   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.980ns (4.213ns logic, 10.767ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.978ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.CX     net (fanout=2)        0.838   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.978ns (4.023ns logic, 10.955ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.973ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.973ns (4.125ns logic, 10.848ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.967ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.CX     net (fanout=2)        0.838   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.967ns (4.061ns logic, 10.906ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.967ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.AX     net (fanout=2)        0.825   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.967ns (4.293ns logic, 10.674ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.959ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.CX     net (fanout=2)        0.817   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.959ns (4.213ns logic, 10.746ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.959ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.AX     net (fanout=2)        0.825   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_1110
    SLICE_X30Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.959ns (4.125ns logic, 10.834ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.957ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.CX     net (fanout=2)        0.817   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.957ns (4.023ns logic, 10.934ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.956ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_xor<14>
    SLICE_X30Y118.DX     net (fanout=2)        0.890   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
    SLICE_X30Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.956ns (4.286ns logic, 10.670ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.955ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.BX     net (fanout=2)        0.822   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_127
    SLICE_X30Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.955ns (4.204ns logic, 10.751ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.954ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y123.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_xor<14>
    SLICE_X30Y118.DX     net (fanout=2)        0.890   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_146
    SLICE_X30Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.954ns (4.074ns logic, 10.880ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.953ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.BX     net (fanout=2)        0.822   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_127
    SLICE_X30Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.953ns (4.014ns logic, 10.939ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.951ns (Levels of Logic = 14)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.DX     net (fanout=2)        0.885   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.951ns (4.286ns logic, 10.665ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.949ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.DX     net (fanout=2)        0.885   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.949ns (4.074ns logic, 10.875ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.948ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.948ns (4.204ns logic, 10.744ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.948ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.C6     net (fanout=2)        0.718   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.948ns (4.381ns logic, 10.567ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.946ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.946ns (4.014ns logic, 10.932ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.946ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.CX     net (fanout=2)        0.817   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_136
    SLICE_X30Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.946ns (4.061ns logic, 10.885ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.943ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.943ns (4.381ns logic, 10.562ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.942ns (Levels of Logic = 13)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y118.BX     net (fanout=2)        0.822   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_127
    SLICE_X30Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X30Y119.AQ     Tito_logic            0.611   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<15>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>_rt
    SLICE_X30Y119.A5     net (fanout=1)        0.390   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
    SLICE_X30Y119.AMUX   Tilo                  0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<15>
                                                       lut44124_3274
    SLICE_X28Y115.B3     net (fanout=1)        1.147   ][53128_3275
    SLICE_X28Y115.BMUX   Topbb                 0.368   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
                                                       ][53128_3275_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
    SLICE_X28Y118.A5     net (fanout=1)        0.547   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<9>
    SLICE_X28Y118.AMUX   Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[7].m1/n0006<15>
                                                       lut44128_3270
    SLICE_X24Y109.B6     net (fanout=1)        1.131   ][53035_3271
    SLICE_X24Y109.CLK    Tas                   0.437   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       ][53035_3271_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.942ns (4.052ns logic, 10.890ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (SLICE_X24Y109.CIN), 176270 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      14.043ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     14.043ns (4.160ns logic, 9.883ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.999ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.999ns (3.980ns logic, 10.019ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.983ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.983ns (4.092ns logic, 9.891ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.960ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.960ns (4.097ns logic, 9.863ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.939ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.939ns (3.912ns logic, 10.027ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.925ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.925ns (4.034ns logic, 9.891ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.916ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.916ns (3.917ns logic, 9.999ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.896ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.896ns (4.013ns logic, 9.883ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.885ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.885ns (4.057ns logic, 9.828ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.881ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.881ns (3.854ns logic, 10.027ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.852ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.852ns (3.833ns logic, 10.019ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.841ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.841ns (3.877ns logic, 9.964ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.840ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.840ns (4.016ns logic, 9.824ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.837ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.AMUX   Topaa                 0.377   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.A4     net (fanout=1)        0.903   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<0>
    SLICE_X24Y107.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.837ns (3.978ns logic, 9.859ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.796ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.796ns (3.836ns logic, 9.960ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.793ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.AMUX   Topaa                 0.377   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.A4     net (fanout=1)        0.903   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<0>
    SLICE_X24Y107.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.793ns (3.798ns logic, 9.995ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.669ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.669ns (3.969ns logic, 9.700ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.656ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.656ns (4.058ns logic, 9.598ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.654ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.654ns (3.868ns logic, 9.786ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.643ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.643ns (3.906ns logic, 9.737ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.625ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.625ns (3.789ns logic, 9.836ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.616ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.616ns (3.780ns logic, 9.836ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.609ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.609ns (3.901ns logic, 9.708ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.607ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.607ns (4.161ns logic, 9.446ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.605ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.605ns (3.949ns logic, 9.656ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.596ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.596ns (3.990ns logic, 9.606ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.594ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.594ns (3.800ns logic, 9.794ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.586ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.586ns (3.906ns logic, 9.680ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.583ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.583ns (3.838ns logic, 9.745ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.572ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.572ns (3.600ns logic, 9.972ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.573ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.573ns (3.995ns logic, 9.578ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.565ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.565ns (3.721ns logic, 9.844ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.565ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.565ns (3.855ns logic, 9.710ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.571ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.571ns (3.805ns logic, 9.766ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.556ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.556ns (3.712ns logic, 9.844ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.560ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.560ns (3.843ns logic, 9.717ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.560ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.560ns (4.042ns logic, 9.518ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.552ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.552ns (3.874ns logic, 9.678ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.542ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.542ns (3.726ns logic, 9.816ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.547ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.547ns (4.093ns logic, 9.454ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.545ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.545ns (3.881ns logic, 9.664ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.533ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.533ns (3.717ns logic, 9.816ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.538ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.538ns (3.932ns logic, 9.606ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.536ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.536ns (3.742ns logic, 9.794ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.523ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.523ns (3.711ns logic, 9.812ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.521ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.521ns (3.675ns logic, 9.846ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.525ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.525ns (3.780ns logic, 9.745ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.524ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.524ns (4.098ns logic, 9.426ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.522ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.522ns (3.886ns logic, 9.636ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.512ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.512ns (3.532ns logic, 9.980ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.511ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.511ns (3.866ns logic, 9.645ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.505ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.505ns (3.787ns logic, 9.718ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.509ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.509ns (3.911ns logic, 9.598ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.507ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.507ns (3.721ns logic, 9.786ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.500ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.500ns (3.974ns logic, 9.526ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.498ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.498ns (3.955ns logic, 9.543ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.489ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.489ns (3.537ns logic, 9.952ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.496ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.496ns (3.765ns logic, 9.731ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.496ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.496ns (3.759ns logic, 9.737ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.492ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.492ns (3.806ns logic, 9.686ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.482ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.482ns (3.792ns logic, 9.690ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.489ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.489ns (4.035ns logic, 9.454ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.487ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.487ns (3.823ns logic, 9.664ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.479ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.479ns (3.531ns logic, 9.948ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.485ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.485ns (3.803ns logic, 9.682ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.475ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.B6     net (fanout=2)        0.551   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Topbc                 0.526   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<8>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.475ns (3.927ns logic, 9.548ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.477ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.477ns (3.979ns logic, 9.498ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.467ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.467ns (3.686ns logic, 9.781ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.463ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.463ns (3.643ns logic, 9.820ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.469ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.469ns (3.811ns logic, 9.658ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.461ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.461ns (3.607ns logic, 9.854ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.458ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.458ns (3.677ns logic, 9.781ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.460ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.460ns (4.014ns logic, 9.446ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.458ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.458ns (3.802ns logic, 9.656ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.453ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.453ns (3.914ns logic, 9.539ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.451ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.451ns (3.724ns logic, 9.727ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.450ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.AMUX   Topaa                 0.377   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.A4     net (fanout=1)        0.903   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<0>
    SLICE_X24Y107.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.450ns (3.876ns logic, 9.574ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.449ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.449ns (4.058ns logic, 9.391ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.448ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.AMUX   Topaa                 0.377   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.A4     net (fanout=1)        0.903   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<0>
    SLICE_X24Y107.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.448ns (3.686ns logic, 9.762ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.440ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.440ns (3.648ns logic, 9.792ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.447ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.447ns (3.846ns logic, 9.601ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.438ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.438ns (3.612ns logic, 9.826ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.442ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.442ns (3.916ns logic, 9.526ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.440ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.440ns (3.762ns logic, 9.678ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.431ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.B6     net (fanout=2)        0.551   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Topbc                 0.526   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<8>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.431ns (3.747ns logic, 9.684ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.437ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.AMUX   Topaa                 0.377   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.A4     net (fanout=1)        0.903   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<0>
    SLICE_X24Y107.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.437ns (3.724ns logic, 9.713ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.434ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.434ns (3.748ns logic, 9.686ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.425ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.DMUX   Topdd                 0.374   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.425ns (3.784ns logic, 9.641ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.419ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.419ns (3.463ns logic, 9.956ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.418ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X28Y114.D5     net (fanout=1)        1.026   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<13>
    SLICE_X28Y114.DMUX   Topdd                 0.374   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.418ns (3.679ns logic, 9.739ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.415ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.B6     net (fanout=2)        0.551   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Topbc                 0.526   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<8>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.415ns (3.859ns logic, 9.556ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.414ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.414ns (3.497ns logic, 9.917ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.411ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X28Y114.D5     net (fanout=1)        1.026   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<13>
    SLICE_X28Y114.DMUX   Topdd                 0.374   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.411ns (3.811ns logic, 9.600ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.407ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.407ns (3.752ns logic, 9.655ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.413ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.413ns (3.895ns logic, 9.518ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.400ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X28Y114.B5     net (fanout=1)        0.829   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<11>
    SLICE_X28Y114.CMUX   Topbc                 0.514   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.400ns (3.795ns logic, 9.605ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.405ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.405ns (3.727ns logic, 9.678ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.404ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.404ns (4.017ns logic, 9.387ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.396ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.396ns (3.468ns logic, 9.928ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.402ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.329   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.402ns (3.939ns logic, 9.463ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (SLICE_X24Y109.CIN), 176270 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.960ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.960ns (4.077ns logic, 9.883ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.916ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.916ns (3.897ns logic, 10.019ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.900ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.900ns (4.009ns logic, 9.891ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.877ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.877ns (4.014ns logic, 9.863ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.856ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.856ns (3.829ns logic, 10.027ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.842ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.842ns (3.951ns logic, 9.891ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.833ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.833ns (3.834ns logic, 9.999ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.813ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.813ns (3.930ns logic, 9.883ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.802ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.802ns (3.974ns logic, 9.828ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.798ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.798ns (3.771ns logic, 10.027ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.769ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.769ns (3.750ns logic, 10.019ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.758ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.758ns (3.794ns logic, 9.964ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.757ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.757ns (3.933ns logic, 9.824ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.754ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.AMUX   Topaa                 0.377   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.A4     net (fanout=1)        0.903   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<0>
    SLICE_X24Y107.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.754ns (3.895ns logic, 9.859ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.713ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.713ns (3.753ns logic, 9.960ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.710ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.AMUX   Topaa                 0.377   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.A4     net (fanout=1)        0.903   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<0>
    SLICE_X24Y107.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.710ns (3.715ns logic, 9.995ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.586ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.586ns (3.886ns logic, 9.700ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.573ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.573ns (3.975ns logic, 9.598ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.571ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.571ns (3.785ns logic, 9.786ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.560ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.560ns (3.823ns logic, 9.737ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.542ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.542ns (3.706ns logic, 9.836ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.533ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.533ns (3.697ns logic, 9.836ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.526ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.526ns (3.818ns logic, 9.708ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.524ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.524ns (4.078ns logic, 9.446ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.522ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.522ns (3.866ns logic, 9.656ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.513ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.513ns (3.907ns logic, 9.606ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.511ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.511ns (3.717ns logic, 9.794ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.503ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.503ns (3.823ns logic, 9.680ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.500ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.500ns (3.755ns logic, 9.745ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.489ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.489ns (3.517ns logic, 9.972ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.490ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.490ns (3.912ns logic, 9.578ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.482ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.482ns (3.638ns logic, 9.844ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.482ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.482ns (3.772ns logic, 9.710ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.488ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.488ns (3.722ns logic, 9.766ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.473ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.473ns (3.629ns logic, 9.844ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.477ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.477ns (3.760ns logic, 9.717ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.477ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.477ns (3.959ns logic, 9.518ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.469ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.469ns (3.791ns logic, 9.678ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.459ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.459ns (3.643ns logic, 9.816ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.464ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.464ns (4.010ns logic, 9.454ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.462ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.462ns (3.798ns logic, 9.664ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.450ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.450ns (3.634ns logic, 9.816ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.455ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.455ns (3.849ns logic, 9.606ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.453ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.453ns (3.659ns logic, 9.794ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.440ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.440ns (3.628ns logic, 9.812ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.438ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.438ns (3.592ns logic, 9.846ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.442ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.442ns (3.697ns logic, 9.745ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.441ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.441ns (4.015ns logic, 9.426ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.439ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.439ns (3.803ns logic, 9.636ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.429ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.429ns (3.449ns logic, 9.980ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.428ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.428ns (3.783ns logic, 9.645ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.422ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.422ns (3.704ns logic, 9.718ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.426ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.426ns (3.828ns logic, 9.598ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.424ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.424ns (3.638ns logic, 9.786ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.417ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.417ns (3.891ns logic, 9.526ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.415ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.415ns (3.872ns logic, 9.543ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.406ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (3.454ns logic, 9.952ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.413ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.413ns (3.682ns logic, 9.731ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.413ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.413ns (3.676ns logic, 9.737ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.409ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.409ns (3.723ns logic, 9.686ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.399ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.399ns (3.709ns logic, 9.690ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.406ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.406ns (3.952ns logic, 9.454ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.404ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.404ns (3.740ns logic, 9.664ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.396ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.396ns (3.448ns logic, 9.948ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.402ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.402ns (3.720ns logic, 9.682ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.392ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.B6     net (fanout=2)        0.551   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Topbc                 0.526   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<8>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.392ns (3.844ns logic, 9.548ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.394ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.394ns (3.896ns logic, 9.498ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.384ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.384ns (3.603ns logic, 9.781ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.380ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.380ns (3.560ns logic, 9.820ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.386ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.386ns (3.728ns logic, 9.658ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.378ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.378ns (3.524ns logic, 9.854ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.375ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.375ns (3.594ns logic, 9.781ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.377ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.377ns (3.931ns logic, 9.446ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.375ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.375ns (3.719ns logic, 9.656ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.370ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.370ns (3.831ns logic, 9.539ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.368ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.368ns (3.641ns logic, 9.727ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.367ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.C4     net (fanout=11)       0.459   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Topcyc                0.277   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<74>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.AMUX   Topaa                 0.377   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.A4     net (fanout=1)        0.903   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<0>
    SLICE_X24Y107.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.367ns (3.793ns logic, 9.574ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.366ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.366ns (3.975ns logic, 9.391ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.365ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.DX     net (fanout=10)       0.647   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Tdxcy                 0.087   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.AMUX   Topaa                 0.377   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.A4     net (fanout=1)        0.903   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<0>
    SLICE_X24Y107.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.365ns (3.603ns logic, 9.762ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.357ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.357ns (3.565ns logic, 9.792ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_76 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.364ns (Levels of Logic = 11)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_76 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_76
    SLICE_X34Y119.A6     net (fanout=9)        0.520   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
    SLICE_X34Y119.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<76>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.364ns (3.763ns logic, 9.601ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.355ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.355ns (3.529ns logic, 9.826ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.359ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.359ns (3.833ns logic, 9.526ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.357ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.357ns (3.679ns logic, 9.678ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.348ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.B6     net (fanout=2)        0.551   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Topbc                 0.526   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<8>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.BMUX   Tcinb                 0.260   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<5>
    SLICE_X24Y108.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.348ns (3.664ns logic, 9.684ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.354ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.BX     net (fanout=13)       0.598   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Tbxcy                 0.125   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.AMUX   Topaa                 0.377   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.A4     net (fanout=1)        0.903   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<0>
    SLICE_X24Y107.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.354ns (3.641ns logic, 9.713ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.351ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.CMUX   Topac                 0.533   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<2>
    SLICE_X24Y107.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<2>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.351ns (3.665ns logic, 9.686ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.342ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Topac                 0.537   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.DMUX   Topdd                 0.374   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.342ns (3.701ns logic, 9.641ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.336ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.336ns (3.380ns logic, 9.956ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.335ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X28Y114.D5     net (fanout=1)        1.026   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<13>
    SLICE_X28Y114.DMUX   Topdd                 0.374   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.335ns (3.596ns logic, 9.739ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.332ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.B6     net (fanout=2)        0.551   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Topbc                 0.526   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<8>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CMUX   Tcinc                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.332ns (3.776ns logic, 9.556ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.331ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.AX     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.CMUX   Taxc                  0.348   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.331ns (3.414ns logic, 9.917ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.328ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.BMUX   Tcinb                 0.292   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.A6     net (fanout=2)        0.703   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_77
    SLICE_X30Y117.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X28Y114.D5     net (fanout=1)        1.026   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<13>
    SLICE_X28Y114.DMUX   Topdd                 0.374   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.328ns (3.728ns logic, 9.600ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.324ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.DMUX   Tcind                 0.302   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.C6     net (fanout=2)        0.713   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_97
    SLICE_X30Y117.CMUX   Topcc                 0.413   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.324ns (3.669ns logic, 9.655ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.330ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.330ns (3.812ns logic, 9.518ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.317ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.A6     net (fanout=7)        0.744   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Topcya                0.379   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<72>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y122.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<13>
    SLICE_X30Y117.D5     net (fanout=2)        0.839   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_107
    SLICE_X30Y117.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_lut<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X30Y118.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<14>
    SLICE_X28Y114.B5     net (fanout=1)        0.829   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<11>
    SLICE_X28Y114.CMUX   Topbc                 0.514   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.C6     net (fanout=1)        0.935   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<6>
    SLICE_X24Y108.COUT   Topcyc                0.295   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<6>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.317ns (3.712ns logic, 9.605ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_74 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.322ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_74 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.BQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_74
    SLICE_X34Y118.CX     net (fanout=11)       0.539   hijacker1/OM1/FilterL[2].HerizontalBuff<74>
    SLICE_X34Y118.COUT   Tcxcy                 0.093   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.BMUX   Topab                 0.432   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.B6     net (fanout=1)        0.927   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<1>
    SLICE_X24Y107.COUT   Topcyb                0.375   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<1>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.322ns (3.644ns logic, 9.678ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_73 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.321ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_73 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.AQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_73
    SLICE_X34Y118.B6     net (fanout=13)       0.307   hijacker1/OM1/FilterL[2].HerizontalBuff<73>
    SLICE_X34Y118.COUT   Topcyb                0.380   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<73>_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.DMUX   Topad                 0.550   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y107.D5     net (fanout=1)        0.868   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<3>
    SLICE_X24Y107.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X24Y108.COUT   Tbyp                  0.076   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.321ns (3.934ns logic, 9.387ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_72 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.313ns (Levels of Logic = 11)
  Clock Path Skew:      -0.032ns (0.466 - 0.498)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_72 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y114.DQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_72
    SLICE_X34Y118.AX     net (fanout=7)        0.880   hijacker1/OM1/FilterL[2].HerizontalBuff<72>
    SLICE_X34Y118.COUT   Taxcy                 0.199   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CMUX   Tcinc                 0.261   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X30Y117.BX     net (fanout=2)        0.815   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_87
    SLICE_X30Y117.CMUX   Taxc                  0.310   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_cy<10>
    SLICE_X28Y113.D6     net (fanout=1)        1.071   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<9>
    SLICE_X28Y113.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.AMUX   Tcina                 0.177   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.A4     net (fanout=1)        0.907   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<4>
    SLICE_X24Y108.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<4>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.313ns (3.385ns logic, 9.928ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hijacker1/OM1/FilterL[2].HerizontalBuff_75 (FF)
  Destination:          hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.319ns (Levels of Logic = 12)
  Clock Path Skew:      -0.025ns (0.466 - 0.491)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hijacker1/OM1/FilterL[2].HerizontalBuff_75 to hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y117.CQ     Tcko                  0.391   hijacker1/OM1/FilterL[2].HerizontalBuff<76>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff_75
    SLICE_X34Y118.D5     net (fanout=10)       0.379   hijacker1/OM1/FilterL[2].HerizontalBuff<75>
    SLICE_X34Y118.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
                                                       hijacker1/OM1/FilterL[2].HerizontalBuff<75>_rt.1
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_cy<4>
    SLICE_X34Y119.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_74
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd4_xor<7>
    SLICE_X53Y121.D4     net (fanout=1)        2.405   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_54
    SLICE_X53Y121.DMUX   Tilo                  0.313   ][58492_3659
                                                       ][58492_3659_INV_0
    SLICE_X30Y124.A6     net (fanout=1)        3.313   ][58492_3659
    SLICE_X30Y124.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
                                                       ][58492_3659_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd6_xor<5>
    SLICE_X30Y120.D6     net (fanout=1)        0.525   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_56
    SLICE_X30Y120.COUT   Topcyd                0.261   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_lut<5>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<5>
    SLICE_X30Y121.AMUX   Tcina                 0.202   hijacker1/OM1/FilterL[2].HerizontalBuff<77>
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd7_cy<9>
    SLICE_X31Y121.B1     net (fanout=1)        0.609   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd_67
    SLICE_X31Y121.BMUX   Tilo                  0.313   ][58290_3654
                                                       ][58290_3654_INV_0
    SLICE_X26Y118.A6     net (fanout=1)        0.650   ][58290_3654
    SLICE_X26Y118.AMUX   Topaa                 0.370   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
                                                       ][58290_3654_rt
                                                       hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/Mmult_n0006_Madd8_xor<6>
    SLICE_X28Y113.A4     net (fanout=1)        0.698   hijacker1/OM1/FilterL[2].MACpH/MACLOOP[8].m1/n0006<6>
    SLICE_X28Y113.COUT   Topcya                0.395   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_lut<0>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<3>
    SLICE_X28Y114.DMUX   Tcind                 0.272   hijacker1/OM1/FilterL[2].HerizontalBuff<61>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y108.D5     net (fanout=1)        0.872   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/ATI1/Sum_<7>
    SLICE_X24Y108.COUT   Topcyd                0.260   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_lut<7>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CIN    net (fanout=1)        0.003   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_cy<7>
    SLICE_X24Y109.CLK    Tcinck                0.246   hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/aS/Madd_TestAdd_xor<9>
                                                       hijacker1/OM1/FilterL[2].MACpH/ATFP/_i000001/ATI1/ATI1/RoW/in_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.319ns (3.856ns logic, 9.463ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAMB8_X1Y14.DIADI13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/win1/Window_461 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/win1/Window_461 to hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.CQ      Tcko                  0.198   hijacker1/OM1/win1/Window<462>
                                                       hijacker1/OM1/win1/Window_461
    RAMB8_X1Y14.DIADI13  net (fanout=2)        0.128   hijacker1/OM1/win1/Window<461>
    RAMB8_X1Y14.CLKAWRCLKTrckd_DIA   (-Th)     0.053   hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.145ns logic, 0.128ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAMB8_X1Y14.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/win1/Window_460 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/win1/Window_460 to hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.BQ      Tcko                  0.198   hijacker1/OM1/win1/Window<462>
                                                       hijacker1/OM1/win1/Window_460
    RAMB8_X1Y14.DIADI12  net (fanout=2)        0.131   hijacker1/OM1/win1/Window<460>
    RAMB8_X1Y14.CLKAWRCLKTrckd_DIA   (-Th)     0.053   hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.145ns logic, 0.131ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X3Y29.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hijacker1/OM1/win1/Window_218 (FF)
  Destination:          hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.069 - 0.065)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hijacker1/OM1/win1/Window_218 to hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y58.DQ      Tcko                  0.198   hijacker1/OM1/win1/Window<218>
                                                       hijacker1/OM1/win1/Window_218
    RAMB8_X3Y29.DIADI9   net (fanout=2)        0.131   hijacker1/OM1/win1/Window<218>
    RAMB8_X3Y29.CLKAWRCLKTrckd_DIA   (-Th)     0.053   hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
                                                       hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.145ns logic, 0.131ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y4.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y4.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y8.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y8.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y10.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y10.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y14.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y16.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y16.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y18.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y22.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y22.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y26.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y26.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y28.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y31.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y31.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y33.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y33.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y27.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y26.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y26.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y25.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y25.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y27.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y24.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y24.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y21.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y21.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y18.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y18.CLKBRDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[17].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y5.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y7.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[16].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y11.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y13.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[15].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y10.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[14].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y12.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[13].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[12].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y21.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[11].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y24.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[10].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y25.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y29.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[9].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y27.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y30.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[8].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y32.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y34.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[7].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y35.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y29.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[6].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y33.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y30.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[5].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y31.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[4].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y24.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y28.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[3].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y26.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y25.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y23.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y22.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y20.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y19.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: hijacker1/OM1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y17.CLKAWRCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mosi_IBUF/CLK0
  Logical resource: hijacker1/SPI_S1/RSReg_0/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: css_IBUF/CLK0
  Logical resource: hijacker1/misoGate/CLK0
  Location pin: ILOGIC_X13Y2.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.441ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: hijacker1/SPI_S1/presck/CLK0
  Logical resource: hijacker1/SPI_S1/presck/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<2>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_3/CLK
  Location pin: SLICE_X6Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<2>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_1/CLK
  Location pin: SLICE_X6Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<2>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_7/CLK
  Location pin: SLICE_X6Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<2>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_0/CLK
  Location pin: SLICE_X6Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<2>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_5/CLK
  Location pin: SLICE_X6Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<2>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_4/CLK
  Location pin: SLICE_X6Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<2>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_6/CLK
  Location pin: SLICE_X6Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/Gaussian1<2>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_2/CLK
  Location pin: SLICE_X6Y61.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_36/CLK
  Location pin: SLICE_X10Y27.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_39/CLK
  Location pin: SLICE_X10Y27.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_35/CLK
  Location pin: SLICE_X10Y27.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_38/CLK
  Location pin: SLICE_X10Y27.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_33/CLK
  Location pin: SLICE_X10Y27.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_37/CLK
  Location pin: SLICE_X10Y27.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_32/CLK
  Location pin: SLICE_X10Y27.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/dat_PixK<42>/CLK
  Logical resource: hijacker1/Mshreg_dataG_34/CLK
  Location pin: SLICE_X10Y27.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL[2].HerizontalBuff<2>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL[2].HerizontalBuff_3/CLK
  Location pin: SLICE_X18Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL[2].HerizontalBuff<2>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL[2].HerizontalBuff_1/CLK
  Location pin: SLICE_X18Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL[2].HerizontalBuff<2>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL[2].HerizontalBuff_5/CLK
  Location pin: SLICE_X18Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL[2].HerizontalBuff<2>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL[2].HerizontalBuff_0/CLK
  Location pin: SLICE_X18Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL[2].HerizontalBuff<2>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_24/CLK
  Location pin: SLICE_X18Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL[2].HerizontalBuff<2>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL[2].HerizontalBuff_4/CLK
  Location pin: SLICE_X18Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL[2].HerizontalBuff<2>/CLK
  Logical resource: hijacker1/Mshreg_Gaussian1_25/CLK
  Location pin: SLICE_X18Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hijacker1/OM1/FilterL[2].HerizontalBuff<2>/CLK
  Logical resource: hijacker1/OM1/Mshreg_FilterL[2].HerizontalBuff_2/CLK
  Location pin: SLICE_X18Y75.CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6235 paths analyzed, 1479 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.418ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X50Y26.B4), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.806ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.454 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y13.DQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd3
    SLICE_X54Y48.D2      net (fanout=35)       5.765   Inst_camctlA/state_FSM_FFd3
    SLICE_X54Y48.DMUX    Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpV/ATFP/_i000001/ATI1/_i000001/RoW/in_reg<7>
                                                       lut8492_5592
    SLICE_X55Y33.B5      net (fanout=2)        1.402   lut8492_5592
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.806ns (1.706ns logic, 9.100ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.554ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.454 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y13.CQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd2
    SLICE_X54Y48.D1      net (fanout=35)       4.513   Inst_camctlA/state_FSM_FFd2
    SLICE_X54Y48.DMUX    Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpV/ATFP/_i000001/ATI1/_i000001/RoW/in_reg<7>
                                                       lut8492_5592
    SLICE_X55Y33.B5      net (fanout=2)        1.402   lut8492_5592
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.554ns (1.706ns logic, 7.848ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.544ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.454 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y13.BQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd1
    SLICE_X55Y33.B1      net (fanout=29)       3.156   Inst_camctlA/state_FSM_FFd1
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.544ns (1.455ns logic, 5.089ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.373ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.454 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y39.AMUX    Tshcko                0.461   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_2
    SLICE_X48Y33.D3      net (fanout=21)       1.600   Inst_camctlA/initA<2>
    SLICE_X48Y33.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y33.B2      net (fanout=8)        1.112   Inst_camctlA/_n0130<32>
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.373ns (1.728ns logic, 4.645ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.804ns (Levels of Logic = 3)
  Clock Path Skew:      -0.540ns (0.454 - 0.994)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dScl to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X17Y2.Q4      Tickq                 0.992   Inst_camctlA/Inst_TWICtl/dScl
                                                       Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X46Y23.A1      net (fanout=8)        2.741   Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X46Y23.AMUX    Tilo                  0.251   hijacker1/OM1/FilterL[3].MACpV/MACLOOP[16].m1/n0006<16>
                                                       lut8502_5051
    SLICE_X50Y26.A4      net (fanout=5)        0.895   lut8502_5051
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (1.789ns logic, 4.015ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.284ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.454 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y39.BMUX    Tshcko                0.461   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_3
    SLICE_X48Y33.D4      net (fanout=20)       1.511   Inst_camctlA/initA<3>
    SLICE_X48Y33.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y33.B2      net (fanout=8)        1.112   Inst_camctlA/_n0130<32>
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (1.728ns logic, 4.556ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.221ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.454 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y39.AQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_0
    SLICE_X48Y33.D1      net (fanout=22)       1.518   Inst_camctlA/initA<0>
    SLICE_X48Y33.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y33.B2      net (fanout=8)        1.112   Inst_camctlA/_n0130<32>
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (1.658ns logic, 4.563ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.454 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y39.BQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_1
    SLICE_X48Y33.D2      net (fanout=22)       1.342   Inst_camctlA/initA<1>
    SLICE_X48Y33.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y33.B2      net (fanout=8)        1.112   Inst_camctlA/_n0130<32>
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (1.658ns logic, 4.387ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.029ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.454 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y39.DQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X48Y33.D5      net (fanout=19)       1.326   Inst_camctlA/initA<4>
    SLICE_X48Y33.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y33.B2      net (fanout=8)        1.112   Inst_camctlA/_n0130<32>
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (1.658ns logic, 4.371ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.465ns (Levels of Logic = 3)
  Clock Path Skew:      -0.540ns (0.454 - 0.994)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X16Y0.Q4      Tickq                 0.992   Inst_camctlA/Inst_TWICtl/dSda
                                                       Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X46Y23.A3      net (fanout=12)       2.402   Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X46Y23.AMUX    Tilo                  0.251   hijacker1/OM1/FilterL[3].MACpV/MACLOOP[16].m1/n0006<16>
                                                       lut8502_5051
    SLICE_X50Y26.A4      net (fanout=5)        0.895   lut8502_5051
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.465ns (1.789ns logic, 3.676ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.939ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/int_Rst to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y18.BMUX    Tshcko                0.461   lut10622_6546
                                                       Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X55Y33.B4      net (fanout=11)       2.481   Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.939ns (1.525ns logic, 4.414ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.389ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.454 - 0.508)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y61.DQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/subState<1>
                                                       Inst_camctlA/Inst_TWICtl/subState_1
    SLICE_X50Y26.A5      net (fanout=10)       4.056   Inst_camctlA/Inst_TWICtl/subState<1>
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.389ns (0.954ns logic, 4.435ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.976ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.454 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM33 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.D       Tshcko                0.867   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y33.B2      net (fanout=8)        1.112   Inst_camctlA/_n0130<32>
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.976ns (1.931ns logic, 3.045ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.664ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.454 - 0.479)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/currAddr_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y43.DQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/currAddr_0
    SLICE_X55Y33.B3      net (fanout=5)        1.220   Inst_camctlA/Inst_TWICtl/currAddr<0>
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (1.511ns logic, 3.153ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.657ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.454 - 0.482)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.AMUX    Tshcko                0.461   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_0
    SLICE_X43Y35.C1      net (fanout=4)        1.133   Inst_camctlA/Inst_TWICtl/sclCnt<0>
    SLICE_X43Y35.C       Tilo                  0.259   lut8398_5038
                                                       lut8387_5037
    SLICE_X50Y26.A1      net (fanout=8)        1.879   lut8387_5037
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (1.266ns logic, 3.391ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.472ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.454 - 0.482)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.CQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_4
    SLICE_X43Y35.C2      net (fanout=3)        1.018   Inst_camctlA/Inst_TWICtl/sclCnt<4>
    SLICE_X43Y35.C       Tilo                  0.259   lut8398_5038
                                                       lut8387_5037
    SLICE_X50Y26.A1      net (fanout=8)        1.879   lut8387_5037
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (1.196ns logic, 3.276ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.454 - 0.482)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_1
    SLICE_X43Y35.C4      net (fanout=4)        0.869   Inst_camctlA/Inst_TWICtl/sclCnt<1>
    SLICE_X43Y35.C       Tilo                  0.259   lut8398_5038
                                                       lut8387_5037
    SLICE_X50Y26.A1      net (fanout=8)        1.879   lut8387_5037
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (1.196ns logic, 3.127ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.454 - 0.482)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.BQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_2
    SLICE_X43Y35.C5      net (fanout=3)        0.729   Inst_camctlA/Inst_TWICtl/sclCnt<2>
    SLICE_X43Y35.C       Tilo                  0.259   lut8398_5038
                                                       lut8387_5037
    SLICE_X50Y26.A1      net (fanout=8)        1.879   lut8387_5037
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (1.196ns logic, 2.987ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.235 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/addrNData to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y29.AMUX    Tshcko                0.461   lut8582_5625
                                                       Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X55Y33.B6      net (fanout=6)        0.718   Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X55Y33.B       Tilo                  0.259   lut8503_5599
                                                       lut8503_5599
    SLICE_X55Y33.A3      net (fanout=1)        0.458   lut8503_5599
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (1.525ns logic, 2.651ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.454 - 0.482)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_5 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y35.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_5
    SLICE_X43Y35.C3      net (fanout=3)        0.669   Inst_camctlA/Inst_TWICtl/sclCnt<5>
    SLICE_X43Y35.C       Tilo                  0.259   lut8398_5038
                                                       lut8387_5037
    SLICE_X50Y26.A1      net (fanout=8)        1.879   lut8387_5037
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (1.196ns logic, 2.927ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.235 - 0.244)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y23.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X55Y33.A1      net (fanout=31)       1.427   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (1.196ns logic, 2.902ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.094ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.CQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X55Y33.A2      net (fanout=31)       1.406   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (1.213ns logic, 2.881ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.017ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.454 - 0.482)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y35.BMUX    Tshcko                0.461   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_3
    SLICE_X43Y35.C6      net (fanout=2)        0.493   Inst_camctlA/Inst_TWICtl/sclCnt<3>
    SLICE_X43Y35.C       Tilo                  0.259   lut8398_5038
                                                       lut8387_5037
    SLICE_X50Y26.A1      net (fanout=8)        1.879   lut8387_5037
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.266ns logic, 2.751ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.778ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.235 - 0.253)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.CQ      Tcko                  0.447   Inst_camctlA/initFb<0>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_0
    SLICE_X55Y33.A4      net (fanout=7)        1.051   Inst_camctlA/initFb<0>
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (1.252ns logic, 2.526ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.494ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.454 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/subState<0>
                                                       Inst_camctlA/Inst_TWICtl/subState_0
    SLICE_X55Y33.A5      net (fanout=12)       0.823   Inst_camctlA/Inst_TWICtl/subState<0>
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (1.196ns logic, 2.298ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.483ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y25.CMUX    Tshcko                0.461   lut8506_5053
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    SLICE_X55Y33.A6      net (fanout=10)       0.742   Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    SLICE_X55Y33.A       Tilo                  0.259   lut8503_5599
                                                       lut8504_5600
    SLICE_X50Y26.A2      net (fanout=1)        1.096   lut8504_5600
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.266ns logic, 2.217ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.477ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.454 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/subState_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/subState<0>
                                                       Inst_camctlA/Inst_TWICtl/subState_0
    SLICE_X50Y26.A3      net (fanout=12)       2.161   Inst_camctlA/Inst_TWICtl/subState<0>
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (0.937ns logic, 2.540ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.389ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/rSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y29.CQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/rSda
                                                       Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X46Y23.A4      net (fanout=3)        0.910   Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X46Y23.AMUX    Tilo                  0.251   hijacker1/OM1/FilterL[3].MACpV/MACLOOP[16].m1/n0006<16>
                                                       lut8502_5051
    SLICE_X50Y26.A4      net (fanout=5)        0.895   lut8502_5051
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.205ns logic, 2.184ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      1.649ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.CQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X50Y26.A6      net (fanout=31)       0.316   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X50Y26.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8505_5601
    SLICE_X50Y26.B4      net (fanout=1)        0.379   lut8505_5601
    SLICE_X50Y26.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       lut8509_5604
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (0.954ns logic, 0.695ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X33Y9.C2), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      10.266ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y2.AQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X55Y13.D5      net (fanout=14)       2.948   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X55Y13.D       Tilo                  0.259   lut8719_5703
                                                       lut8719_5703
    SLICE_X13Y19.A3      net (fanout=13)       3.906   lut8719_5703
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.266ns (1.231ns logic, 9.035ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.981ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y2.CQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X55Y13.D4      net (fanout=14)       2.663   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X55Y13.D       Tilo                  0.259   lut8719_5703
                                                       lut8719_5703
    SLICE_X13Y19.A3      net (fanout=13)       3.906   lut8719_5703
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.981ns (1.231ns logic, 8.750ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.945ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y15.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<3>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X43Y15.B2      net (fanout=3)        1.186   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X55Y13.D1      net (fanout=14)       1.182   lut8706_5695
    SLICE_X55Y13.D       Tilo                  0.259   lut8719_5703
                                                       lut8719_5703
    SLICE_X13Y19.A3      net (fanout=13)       3.906   lut8719_5703
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.945ns (1.490ns logic, 8.455ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.732ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y15.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<3>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X43Y15.B3      net (fanout=5)        0.903   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X55Y13.D1      net (fanout=14)       1.182   lut8706_5695
    SLICE_X55Y13.D       Tilo                  0.259   lut8719_5703
                                                       lut8719_5703
    SLICE_X13Y19.A3      net (fanout=13)       3.906   lut8719_5703
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.732ns (1.560ns logic, 8.172ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.686ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y15.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<3>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X43Y15.B4      net (fanout=4)        0.927   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X55Y13.D1      net (fanout=14)       1.182   lut8706_5695
    SLICE_X55Y13.D       Tilo                  0.259   lut8719_5703
                                                       lut8719_5703
    SLICE_X13Y19.A3      net (fanout=13)       3.906   lut8719_5703
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.686ns (1.490ns logic, 8.196ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.589ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.481 - 0.479)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/bitCount<1>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_1
    SLICE_X43Y15.A2      net (fanout=3)        2.249   Inst_camctlB/Inst_TWICtl/bitCount<1>
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.589ns (1.287ns logic, 8.302ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.550ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y15.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<3>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X43Y15.B5      net (fanout=5)        0.791   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X55Y13.D1      net (fanout=14)       1.182   lut8706_5695
    SLICE_X55Y13.D       Tilo                  0.259   lut8719_5703
                                                       lut8719_5703
    SLICE_X13Y19.A3      net (fanout=13)       3.906   lut8719_5703
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.550ns (1.490ns logic, 8.060ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.549ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.481 - 0.486)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y17.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X43Y15.B1      net (fanout=3)        0.790   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X55Y13.D1      net (fanout=14)       1.182   lut8706_5695
    SLICE_X55Y13.D       Tilo                  0.259   lut8719_5703
                                                       lut8719_5703
    SLICE_X13Y19.A3      net (fanout=13)       3.906   lut8719_5703
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.549ns (1.490ns logic, 8.059ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.409ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y2.AQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_0
    SLICE_X43Y15.A3      net (fanout=14)       2.125   Inst_camctlB/Inst_TWICtl/subState<0>
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.409ns (1.231ns logic, 8.178ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/subState_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.217ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.234 - 0.257)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/subState_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y2.CQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/subState<1>
                                                       Inst_camctlB/Inst_TWICtl/subState_1
    SLICE_X43Y15.A4      net (fanout=14)       1.933   Inst_camctlB/Inst_TWICtl/subState<1>
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.217ns (1.231ns logic, 7.986ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.104ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.481 - 0.479)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.CQ      Tcko                  0.447   Inst_camctlB/Inst_TWICtl/bitCount<1>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_1
    SLICE_X50Y21.D2      net (fanout=3)        1.566   Inst_camctlB/Inst_TWICtl/bitCount<1>
    SLICE_X50Y21.DMUX    Tilo                  0.251   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       lut8825_5783
    SLICE_X13Y19.B3      net (fanout=3)        3.632   lut8825_5783
    SLICE_X13Y19.B       Tilo                  0.259   lut8826_5784
                                                       lut8826_5784
    SLICE_X13Y19.A5      net (fanout=1)        0.187   lut8826_5784
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.104ns (1.538ns logic, 7.566ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.552ns (Levels of Logic = 4)
  Clock Path Skew:      -0.534ns (0.481 - 1.015)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y2.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X33Y9.D1       net (fanout=11)       2.030   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X33Y9.D        Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8822_5780
    SLICE_X13Y19.B4      net (fanout=4)        2.063   lut8822_5780
    SLICE_X13Y19.B       Tilo                  0.259   lut8826_5784
                                                       lut8826_5784
    SLICE_X13Y19.A5      net (fanout=1)        0.187   lut8826_5784
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.552ns (2.091ns logic, 6.461ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.073ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.481 - 0.486)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y17.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X43Y15.B6      net (fanout=3)        0.314   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X55Y13.D1      net (fanout=14)       1.182   lut8706_5695
    SLICE_X55Y13.D       Tilo                  0.259   lut8719_5703
                                                       lut8719_5703
    SLICE_X13Y19.A3      net (fanout=13)       3.906   lut8719_5703
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.073ns (1.490ns logic, 7.583ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.937ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y15.CQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<3>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_3
    SLICE_X43Y15.B2      net (fanout=3)        1.186   Inst_camctlB/Inst_TWICtl/sclCnt<3>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X43Y15.A5      net (fanout=14)       0.208   lut8706_5695
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.937ns (1.490ns logic, 7.447ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.535ns (0.481 - 1.016)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y0.Q4      Tickq                 0.992   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X33Y9.D3       net (fanout=8)        1.785   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X33Y9.D        Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8822_5780
    SLICE_X13Y19.B4      net (fanout=4)        2.063   lut8822_5780
    SLICE_X13Y19.B       Tilo                  0.259   lut8826_5784
                                                       lut8826_5784
    SLICE_X13Y19.A5      net (fanout=1)        0.187   lut8826_5784
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.307ns (2.091ns logic, 6.216ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.724ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y15.AMUX    Tshcko                0.461   Inst_camctlB/Inst_TWICtl/sclCnt<3>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_0
    SLICE_X43Y15.B3      net (fanout=5)        0.903   Inst_camctlB/Inst_TWICtl/sclCnt<0>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X43Y15.A5      net (fanout=14)       0.208   lut8706_5695
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.724ns (1.560ns logic, 7.164ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.678ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y15.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<3>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_2
    SLICE_X43Y15.B4      net (fanout=4)        0.927   Inst_camctlB/Inst_TWICtl/sclCnt<2>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X43Y15.A5      net (fanout=14)       0.208   lut8706_5695
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.678ns (1.490ns logic, 7.188ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.571ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.481 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.DQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_2
    SLICE_X43Y15.A1      net (fanout=2)        1.270   Inst_camctlB/Inst_TWICtl/bitCount<2>
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.571ns (1.248ns logic, 7.323ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.234 - 0.258)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y15.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<3>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X43Y15.B5      net (fanout=5)        0.791   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X43Y15.A5      net (fanout=14)       0.208   lut8706_5695
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.542ns (1.490ns logic, 7.052ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_5 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.541ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.481 - 0.486)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_5 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y17.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_5
    SLICE_X43Y15.B1      net (fanout=3)        0.790   Inst_camctlB/Inst_TWICtl/sclCnt<5>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X43Y15.A5      net (fanout=14)       0.208   lut8706_5695
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.541ns (1.490ns logic, 7.051ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.466ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.481 - 0.474)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y23.DQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/bitCount<0>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_0
    SLICE_X43Y15.A6      net (fanout=4)        1.182   Inst_camctlB/Inst_TWICtl/bitCount<0>
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.466ns (1.231ns logic, 7.235ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.132ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.481 - 0.474)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_0 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y23.DQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/bitCount<0>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_0
    SLICE_X50Y21.D3      net (fanout=4)        0.650   Inst_camctlB/Inst_TWICtl/bitCount<0>
    SLICE_X50Y21.DMUX    Tilo                  0.251   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       lut8825_5783
    SLICE_X13Y19.B3      net (fanout=3)        3.632   lut8825_5783
    SLICE_X13Y19.B       Tilo                  0.259   lut8826_5784
                                                       lut8826_5784
    SLICE_X13Y19.A5      net (fanout=1)        0.187   lut8826_5784
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.132ns (1.482ns logic, 6.650ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.065ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.481 - 0.486)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y17.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_4
    SLICE_X43Y15.B6      net (fanout=3)        0.314   Inst_camctlB/Inst_TWICtl/sclCnt<4>
    SLICE_X43Y15.B       Tilo                  0.259   lut8706_5695
                                                       lut8706_5695
    SLICE_X43Y15.A5      net (fanout=14)       0.208   lut8706_5695
    SLICE_X43Y15.A       Tilo                  0.259   lut8706_5695
                                                       lut8812_5772
    SLICE_X13Y19.A1      net (fanout=4)        3.872   lut8812_5772
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.065ns (1.490ns logic, 6.575ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/bitCount_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.879ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.481 - 0.478)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/bitCount_2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.DQ      Tcko                  0.408   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       Inst_camctlB/Inst_TWICtl/bitCount_2
    SLICE_X50Y21.D5      net (fanout=2)        0.380   Inst_camctlB/Inst_TWICtl/bitCount<2>
    SLICE_X50Y21.DMUX    Tilo                  0.251   Inst_camctlB/Inst_TWICtl/bitCount<2>
                                                       lut8825_5783
    SLICE_X13Y19.B3      net (fanout=3)        3.632   lut8825_5783
    SLICE_X13Y19.B       Tilo                  0.259   lut8826_5784
                                                       lut8826_5784
    SLICE_X13Y19.A5      net (fanout=1)        0.187   lut8826_5784
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.879ns (1.499ns logic, 6.380ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      7.213ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.234 - 0.244)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y8.BQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X13Y19.B5      net (fanout=26)       3.614   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
    SLICE_X13Y19.B       Tilo                  0.259   lut8826_5784
                                                       lut8826_5784
    SLICE_X13Y19.A5      net (fanout=1)        0.187   lut8826_5784
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.213ns (1.231ns logic, 5.982ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.481 - 0.486)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/int_Rst to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y16.BQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/int_Rst
                                                       Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X13Y19.A2      net (fanout=12)       3.589   Inst_camctlB/Inst_TWICtl/int_Rst
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.742ns (0.972ns logic, 5.770ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.234 - 0.244)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y8.AQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X13Y19.B2      net (fanout=26)       3.028   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3
    SLICE_X13Y19.B       Tilo                  0.259   lut8826_5784
                                                       lut8826_5784
    SLICE_X13Y19.A5      net (fanout=1)        0.187   lut8826_5784
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.627ns (1.231ns logic, 5.396ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.559ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.234 - 0.253)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y4.BQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/rSda
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X33Y9.D4       net (fanout=3)        0.638   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X33Y9.D        Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8822_5780
    SLICE_X13Y19.B4      net (fanout=4)        2.063   lut8822_5780
    SLICE_X13Y19.B       Tilo                  0.259   lut8826_5784
                                                       lut8826_5784
    SLICE_X13Y19.A5      net (fanout=1)        0.187   lut8826_5784
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (1.490ns logic, 5.069ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      6.178ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.CQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X13Y19.B1      net (fanout=33)       2.579   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    SLICE_X13Y19.B       Tilo                  0.259   lut8826_5784
                                                       lut8826_5784
    SLICE_X13Y19.A5      net (fanout=1)        0.187   lut8826_5784
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (1.231ns logic, 4.947ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.581ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.AQ       Tcko                  0.391   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
    SLICE_X13Y19.A6      net (fanout=12)       2.428   Inst_camctlB/Inst_TWICtl/state_FSM_FFd1
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.581ns (0.972ns logic, 4.609ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.020ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.481 - 0.528)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/state_FSM_FFd1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y5.BQ       Tcko                  0.391   Inst_camctlB/state_FSM_FFd3
                                                       Inst_camctlB/state_FSM_FFd1
    SLICE_X13Y19.A4      net (fanout=28)       1.867   Inst_camctlB/state_FSM_FFd1
    SLICE_X13Y19.A       Tilo                  0.259   lut8826_5784
                                                       lut8827_5785
    SLICE_X33Y9.C2       net (fanout=1)        2.181   lut8827_5785
    SLICE_X33Y9.CLK      Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       lut8828_5786
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (0.972ns logic, 4.048ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (SLICE_X55Y25.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      9.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.451 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y13.DQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd3
    SLICE_X54Y48.D2      net (fanout=35)       5.765   Inst_camctlA/state_FSM_FFd3
    SLICE_X54Y48.DMUX    Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpV/ATFP/_i000001/ATI1/_i000001/RoW/in_reg<7>
                                                       lut8492_5592
    SLICE_X55Y32.B3      net (fanout=2)        1.504   lut8492_5592
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.953ns (1.387ns logic, 8.566ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      8.701ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.451 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y13.CQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd2
    SLICE_X54Y48.D1      net (fanout=35)       4.513   Inst_camctlA/state_FSM_FFd2
    SLICE_X54Y48.DMUX    Tilo                  0.251   hijacker1/OM1/FilterL[2].MACpV/ATFP/_i000001/ATI1/_i000001/RoW/in_reg<7>
                                                       lut8492_5592
    SLICE_X55Y32.B3      net (fanout=2)        1.504   lut8492_5592
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.701ns (1.387ns logic, 7.314ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_2 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.601ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.451 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_2 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y39.AMUX    Tshcko                0.461   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_2
    SLICE_X48Y33.D3      net (fanout=21)       1.600   Inst_camctlA/initA<2>
    SLICE_X48Y33.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y32.B1      net (fanout=8)        1.295   Inst_camctlA/_n0130<32>
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (1.409ns logic, 4.192ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.451 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y39.BMUX    Tshcko                0.461   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_3
    SLICE_X48Y33.D4      net (fanout=20)       1.511   Inst_camctlA/initA<3>
    SLICE_X48Y33.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y32.B1      net (fanout=8)        1.295   Inst_camctlA/_n0130<32>
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.512ns (1.409ns logic, 4.103ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.449ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.451 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y39.AQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_0
    SLICE_X48Y33.D1      net (fanout=22)       1.518   Inst_camctlA/initA<0>
    SLICE_X48Y33.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y32.B1      net (fanout=8)        1.295   Inst_camctlA/_n0130<32>
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.449ns (1.339ns logic, 4.110ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.273ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.451 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y39.BQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_1
    SLICE_X48Y33.D2      net (fanout=22)       1.342   Inst_camctlA/initA<1>
    SLICE_X48Y33.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y32.B1      net (fanout=8)        1.295   Inst_camctlA/_n0130<32>
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (1.339ns logic, 3.934ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/initA_4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.451 - 0.471)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/initA_4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y39.DQ      Tcko                  0.391   Inst_camctlA/initA<4>
                                                       Inst_camctlA/initA_4
    SLICE_X48Y33.D5      net (fanout=19)       1.326   Inst_camctlA/initA<4>
    SLICE_X48Y33.D       Tilo                  0.203   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y32.B1      net (fanout=8)        1.295   Inst_camctlA/_n0130<32>
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (1.339ns logic, 3.918ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.451 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y13.BQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd1
    SLICE_X55Y32.B6      net (fanout=29)       2.640   Inst_camctlA/state_FSM_FFd1
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (1.136ns logic, 3.937ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/int_Rst (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/int_Rst to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y18.BMUX    Tshcko                0.461   lut10622_6546
                                                       Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X55Y32.B4      net (fanout=11)       2.321   Inst_camctlA/Inst_TWICtl/int_Rst
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (1.206ns logic, 3.618ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Mram_CamInitRAM33 (RAM)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.204ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.451 - 0.484)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Mram_CamInitRAM33 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.D       Tshcko                0.867   Inst_camctlA/_n0130<32>
                                                       Inst_camctlA/Mram_CamInitRAM33
    SLICE_X55Y32.B1      net (fanout=8)        1.295   Inst_camctlA/_n0130<32>
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.612ns logic, 2.592ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/currAddr_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.014ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.451 - 0.479)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/currAddr_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y43.DQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/currAddr<0>
                                                       Inst_camctlA/Inst_TWICtl/currAddr_0
    SLICE_X55Y32.B2      net (fanout=5)        1.525   Inst_camctlA/Inst_TWICtl/currAddr<0>
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (1.192ns logic, 2.822ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd3 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.CQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X55Y32.C2      net (fanout=31)       1.574   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (0.894ns logic, 2.576ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/addrNData (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.133ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.232 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/addrNData to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y29.AMUX    Tshcko                0.461   lut8582_5625
                                                       Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X55Y32.B5      net (fanout=6)        0.630   Inst_camctlA/Inst_TWICtl/addrNData
    SLICE_X55Y32.B       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8493_5593
    SLICE_X55Y32.C4      net (fanout=1)        0.295   lut8493_5593
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (1.206ns logic, 1.927ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y23.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X55Y32.C3      net (fanout=31)       1.130   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (0.877ns logic, 2.132ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_0 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd1 (FF)
  Requirement:          41.670ns
  Data Path Delay:      2.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.232 - 0.253)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_0 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.CQ      Tcko                  0.447   Inst_camctlA/initFb<0>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_0
    SLICE_X55Y32.C1      net (fanout=7)        1.030   Inst_camctlA/initFb<0>
    SLICE_X55Y32.C       Tilo                  0.259   Inst_camctlA/initFb<7>
                                                       lut8494_5594
    SLICE_X55Y25.C1      net (fanout=1)        1.002   lut8494_5594
    SLICE_X55Y25.CLK     Tas                   0.227   lut8506_5053
                                                       lut8496_5595
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.933ns logic, 2.032ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM4 (SLICE_X44Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.064 - 0.060)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_3 to Inst_camctlB/Mram_CamInitRAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y7.AQ       Tcko                  0.198   Inst_camctlB/initFb<5>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    SLICE_X44Y7.AX       net (fanout=3)        0.237   Inst_camctlB/initFb<3>
    SLICE_X44Y7.CLK      Tdh         (-Th)     0.120   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.078ns logic, 0.237ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM3 (SLICE_X48Y32.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/Inst_TWICtl/dataByte_2 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/Inst_TWICtl/dataByte_2 to Inst_camctlA/Mram_CamInitRAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y32.AQ      Tcko                  0.198   Inst_camctlA/initFb<4>
                                                       Inst_camctlA/Inst_TWICtl/dataByte_2
    SLICE_X48Y32.BI      net (fanout=3)        0.158   Inst_camctlA/initFb<2>
    SLICE_X48Y32.CLK     Tdh         (-Th)     0.000   Inst_camctlA/_n0130<7>
                                                       Inst_camctlA/Mram_CamInitRAM3
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.198ns logic, 0.158ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM10 (SLICE_X34Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_1 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM10 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_1 to Inst_camctlB/Mram_CamInitRAM10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y7.BQ       Tcko                  0.200   Inst_camctlB/initFb<11>
                                                       Inst_camctlB/regData1_1
    SLICE_X34Y6.AX       net (fanout=1)        0.322   Inst_camctlB/initFb<9>
    SLICE_X34Y6.CLK      Tdh         (-Th)     0.120   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM10
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.080ns logic, 0.322ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X16Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlA/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X17Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dSda/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.611ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Logical resource: Inst_camctlB/Inst_TWICtl/dScl/CLK0
  Location pin: ILOGIC_X10Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<29>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X14Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X30Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X30Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X30Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X30Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X30Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X30Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X30Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<31>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X30Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X34Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X34Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X34Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X34Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X34Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X34Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X34Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<21>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X34Y6.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X34Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X34Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X34Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X34Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X34Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X34Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X34Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<32>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X34Y11.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X38Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM10/CLK
  Location pin: SLICE_X38Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM11/CLK
  Location pin: SLICE_X38Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM14/CLK
  Location pin: SLICE_X38Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM12/CLK
  Location pin: SLICE_X38Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM13/CLK
  Location pin: SLICE_X38Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM20/CLK
  Location pin: SLICE_X38Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<20>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM21/CLK
  Location pin: SLICE_X38Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X44Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X44Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X44Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X44Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X44Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X44Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X44Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlB/_n0130<8>/CLK
  Logical resource: Inst_camctlB/Mram_CamInitRAM9/CLK
  Location pin: SLICE_X44Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM15/CLK
  Location pin: SLICE_X44Y52.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM16/CLK
  Location pin: SLICE_X44Y52.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM22/CLK
  Location pin: SLICE_X44Y52.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM23/CLK
  Location pin: SLICE_X44Y52.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM24/CLK
  Location pin: SLICE_X44Y52.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM30/CLK
  Location pin: SLICE_X44Y52.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM31/CLK
  Location pin: SLICE_X44Y52.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<31>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM32/CLK
  Location pin: SLICE_X44Y52.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM1/CLK
  Location pin: SLICE_X48Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM4/CLK
  Location pin: SLICE_X48Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM2/CLK
  Location pin: SLICE_X48Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM3/CLK
  Location pin: SLICE_X48Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM7/CLK
  Location pin: SLICE_X48Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM5/CLK
  Location pin: SLICE_X48Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM6/CLK
  Location pin: SLICE_X48Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<7>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM8/CLK
  Location pin: SLICE_X48Y32.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM17/CLK
  Location pin: SLICE_X48Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM18/CLK
  Location pin: SLICE_X48Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM19/CLK
  Location pin: SLICE_X48Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM27/CLK
  Location pin: SLICE_X48Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM25/CLK
  Location pin: SLICE_X48Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM26/CLK
  Location pin: SLICE_X48Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM28/CLK
  Location pin: SLICE_X48Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<32>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM33/CLK
  Location pin: SLICE_X48Y33.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.632ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: Inst_camctlA/_n0130<28>/CLK
  Logical resource: Inst_camctlA/Mram_CamInitRAM29/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/Inst_TWICtl/subState<1>/CLK
  Logical resource: Inst_camctlA/Inst_TWICtl/subState_1/CK
  Location pin: SLICE_X42Y61.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_0/CK
  Location pin: SLICE_X58Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_1/CK
  Location pin: SLICE_X58Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_2/CK
  Location pin: SLICE_X58Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<3>/CLK
  Logical resource: Inst_camctlA/waitCnt_3/CK
  Location pin: SLICE_X58Y21.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_4/CK
  Location pin: SLICE_X58Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_5/CK
  Location pin: SLICE_X58Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_6/CK
  Location pin: SLICE_X58Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<7>/CLK
  Logical resource: Inst_camctlA/waitCnt_7/CK
  Location pin: SLICE_X58Y22.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_8/CK
  Location pin: SLICE_X58Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_9/CK
  Location pin: SLICE_X58Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_10/CK
  Location pin: SLICE_X58Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<11>/CLK
  Logical resource: Inst_camctlA/waitCnt_11/CK
  Location pin: SLICE_X58Y23.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<14>/CLK
  Logical resource: Inst_camctlA/waitCnt_12/CK
  Location pin: SLICE_X58Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<14>/CLK
  Logical resource: Inst_camctlA/waitCnt_13/CK
  Location pin: SLICE_X58Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlA/waitCnt<14>/CLK
  Logical resource: Inst_camctlA/waitCnt_14/CK
  Location pin: SLICE_X58Y24.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_2/CK
  Location pin: SLICE_X24Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_0/CK
  Location pin: SLICE_X24Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlB/initA<4>/SR
  Logical resource: Inst_camctlB/initA_0/SR
  Location pin: SLICE_X24Y8.SR
  Clock network: ][80447_5132
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_3/CK
  Location pin: SLICE_X24Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_1/CK
  Location pin: SLICE_X24Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.670ns
  High pulse: 20.835ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_camctlB/initA<4>/SR
  Logical resource: Inst_camctlB/initA_1/SR
  Location pin: SLICE_X24Y8.SR
  Clock network: ][80447_5132
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initA<4>/CLK
  Logical resource: Inst_camctlB/initA_4/CK
  Location pin: SLICE_X24Y8.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initFb<11>/CLK
  Logical resource: Inst_camctlB/regData1_0/CK
  Location pin: SLICE_X36Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initFb<11>/CLK
  Logical resource: Inst_camctlB/regData1_1/CK
  Location pin: SLICE_X36Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initFb<11>/CLK
  Logical resource: Inst_camctlB/regData1_2/CK
  Location pin: SLICE_X36Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 41.240ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_camctlB/initFb<11>/CLK
  Logical resource: Inst_camctlB/regData1_3/CK
  Location pin: SLICE_X36Y7.CLK
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 7.408ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_recfg/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_SysCon/Inst_dcm_recfg/clkfx
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------
Slack: 43.370ns (max period limit - period)
  Period: 9.260ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: Inst_SysCon/intfb
--------------------------------------------------------------------------------
Slack: 315.370ns (max period limit - period)
  Period: 4.630ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 319.074ns (max period limit - period)
  Period: 0.926ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.249ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12692 paths analyzed, 1288 endpoints analyzed, 19 failing endpoints
 19 timing errors detected. (19 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.932ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (SLICE_X11Y93.CE), 269 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.824ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y95.B1      net (fanout=12)       1.141   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.824ns (2.349ns logic, 6.475ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.747ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.747ns (2.590ns logic, 6.157ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.707ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.CMUX    Topcc                 0.392   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.707ns (2.427ns logic, 6.280ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.592ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.CMUX    Taxc                  0.317   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.592ns (2.422ns logic, 6.170ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.569ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Tbxcy                 0.157   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.569ns (2.522ns logic, 6.047ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.522ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.CMUX    Topbc                 0.514   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.522ns (2.619ns logic, 5.903ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.520ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.520ns (2.740ns logic, 5.780ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.486ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y95.B2      net (fanout=6)        0.803   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.486ns (2.349ns logic, 6.137ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.314ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y95.B3      net (fanout=11)       0.561   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.314ns (2.419ns logic, 5.895ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.300ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y95.B5      net (fanout=6)        0.547   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.300ns (2.419ns logic, 5.881ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.283ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.CMUX    Topac                 0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (2.638ns logic, 5.645ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.282ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.282ns (2.760ns logic, 5.522ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.266ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y95.B4      net (fanout=8)        0.513   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.266ns (2.419ns logic, 5.847ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.254ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.CX      net (fanout=12)       0.825   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Tcxcy                 0.107   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.254ns (2.402ns logic, 5.852ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.250ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.DX      net (fanout=13)       0.831   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Tdxcy                 0.097   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.250ns (2.392ns logic, 5.858ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.243ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.DMUX    Topcd                 0.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.243ns (2.446ns logic, 5.797ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.232ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.232ns (2.507ns logic, 5.725ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.231ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Taxcy                 0.225   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.231ns (2.590ns logic, 5.641ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X46Y97.B6      net (fanout=7)        0.727   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X46Y97.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (2.473ns logic, 5.751ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.213ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.CMUX    Taxc                  0.344   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.213ns (2.449ns logic, 5.764ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.CMUX    Topbc                 0.514   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.155ns (2.619ns logic, 5.536ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.153ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.153ns (2.740ns logic, 5.413ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.150ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.150ns (2.590ns logic, 5.560ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.110ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.CMUX    Topcc                 0.392   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.110ns (2.427ns logic, 5.683ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.102ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.DMUX    Tbxd                  0.310   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.102ns (2.415ns logic, 5.687ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.086ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y97.A6      net (fanout=17)       0.525   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y97.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.086ns (2.537ns logic, 5.549ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.062ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.DMUX    Topbd                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.062ns (2.642ns logic, 5.420ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.054ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Tbxcy                 0.157   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.054ns (2.439ns logic, 5.615ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.048ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.D4      net (fanout=13)       0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.048ns (2.555ns logic, 5.493ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.026ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.CMUX    Topac                 0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.026ns (2.568ns logic, 5.458ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.025ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.025ns (2.690ns logic, 5.335ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.015ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X46Y97.B5      net (fanout=16)       0.588   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X46Y97.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.015ns (2.403ns logic, 5.612ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.011ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y97.AX      net (fanout=17)       0.632   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y97.BMUX    Taxb                  0.250   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.011ns (2.355ns logic, 5.656ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.005ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      8.005ns (2.657ns logic, 5.348ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.997ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.997ns (2.473ns logic, 5.524ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.976ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X46Y96.D6      net (fanout=7)        0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.976ns (2.625ns logic, 5.351ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.894ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.AMUX    Topaa                 0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A2      net (fanout=1)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (2.482ns logic, 5.412ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.873ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X46Y97.A5      net (fanout=7)        0.382   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X46Y97.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.873ns (2.467ns logic, 5.406ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.870ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X47Y96.C6      net (fanout=12)       0.729   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (2.186ns logic, 5.684ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.833ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X47Y96.C2      net (fanout=6)        0.622   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.833ns (2.256ns logic, 5.577ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.830ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y95.B6      net (fanout=6)        0.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.830ns (2.349ns logic, 5.481ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.817ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.DMUX    Topad                 0.550   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.817ns (2.655ns logic, 5.162ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.803ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.803ns (2.537ns logic, 5.266ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.798ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X47Y96.C5      net (fanout=8)        0.587   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.798ns (2.256ns logic, 5.542ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.786ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.CX      net (fanout=12)       0.825   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.DMUX    Tcxd                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.786ns (2.294ns logic, 5.492ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.776ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X47Y96.C1      net (fanout=6)        0.635   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (2.186ns logic, 5.590ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (2.677ns logic, 5.090ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.DMUX    Taxd                  0.369   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (2.474ns logic, 5.281ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.740ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.BMUX    Taxb                  0.250   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (2.355ns logic, 5.385ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.739ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.CX      net (fanout=12)       0.825   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Tcxcy                 0.107   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.739ns (2.319ns logic, 5.420ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.737ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X47Y96.C3      net (fanout=11)       0.526   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.737ns (2.256ns logic, 5.481ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.735ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.DX      net (fanout=13)       0.831   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Tdxcy                 0.097   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (2.309ns logic, 5.426ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.724ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.B4      net (fanout=6)        0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.724ns (2.474ns logic, 5.250ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y94.A3      net (fanout=8)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (2.473ns logic, 5.249ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Taxcy                 0.225   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (2.507ns logic, 5.209ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.DMUX    Topbd                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.695ns (2.642ns logic, 5.053ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y94.B6      net (fanout=11)       0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (2.474ns logic, 5.214ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.DMUX    Tcind                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.B4      net (fanout=1)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (2.343ns logic, 5.311ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.646ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.DMUX    Topcd                 0.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.646ns (2.446ns logic, 5.200ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (2.657ns logic, 4.981ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.637ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.AMUX    Topaa                 0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A2      net (fanout=1)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.637ns (2.412ns logic, 5.225ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.635ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.635ns (2.507ns logic, 5.128ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (2.473ns logic, 5.157ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X47Y96.C4      net (fanout=6)        0.482   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (2.186ns logic, 5.437ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.622ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X44Y95.AX      net (fanout=7)        0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X44Y95.DMUX    Taxd                  0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.622ns (2.099ns logic, 5.523ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.BX      net (fanout=6)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (2.219ns logic, 5.396ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.604ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y94.D6      net (fanout=7)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.604ns (2.355ns logic, 5.249ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.603ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.B4      net (fanout=6)        0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.603ns (2.633ns logic, 4.970ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.B4      net (fanout=6)        0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (2.723ns logic, 4.879ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y94.A3      net (fanout=8)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (2.632ns logic, 4.969ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y94.A3      net (fanout=8)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (2.722ns logic, 4.878ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.599ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y97.A6      net (fanout=17)       0.525   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y97.AMUX    Topaa                 0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (2.482ns logic, 5.117ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.593ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X46Y95.D1      net (fanout=7)        0.640   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X46Y95.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.593ns (2.389ns logic, 5.204ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.580ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CMUX    Tcinc                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.B1      net (fanout=1)        0.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.580ns (2.343ns logic, 5.237ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y94.B6      net (fanout=11)       0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (2.633ns logic, 4.934ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.566ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y94.B6      net (fanout=11)       0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.566ns (2.723ns logic, 4.843ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.560ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.DMUX    Topad                 0.550   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.560ns (2.585ns logic, 4.975ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y95.D2      net (fanout=13)       0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y95.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (2.319ns logic, 5.240ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.546ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.546ns (2.467ns logic, 5.079ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.543ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y95.D5      net (fanout=17)       0.590   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y95.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (2.389ns logic, 5.154ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.D4      net (fanout=13)       0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.DMUX    Topdd                 0.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (2.409ns logic, 5.133ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.536ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X44Y94.C4      net (fanout=6)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X44Y94.COUT    Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.536ns (2.301ns logic, 5.235ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.D4      net (fanout=13)       0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.533ns (2.472ns logic, 5.061ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X44Y95.B5      net (fanout=7)        0.422   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X44Y95.DMUX    Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (2.363ns logic, 5.159ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X46Y95.C1      net (fanout=7)        0.634   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X46Y95.CMUX    Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (2.324ns logic, 5.198ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (2.607ns logic, 4.903ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.506ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X44Y95.D2      net (fanout=13)       0.654   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X44Y95.DMUX    Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       lut11791_49291
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (2.115ns logic, 5.391ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.506ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X44Y94.C6      net (fanout=12)       0.465   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X44Y94.COUT    Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (2.301ns logic, 5.205ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.504ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y94.A6      net (fanout=6)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.504ns (2.403ns logic, 5.101ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.494ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.BX      net (fanout=6)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (2.378ns logic, 5.116ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.493ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.BX      net (fanout=6)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.493ns (2.468ns logic, 5.025ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.483ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y94.D6      net (fanout=7)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.483ns (2.514ns logic, 4.969ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y94.D6      net (fanout=7)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (2.604ns logic, 4.878ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.478ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X44Y94.D4      net (fanout=13)       0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.478ns (2.285ns logic, 5.193ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.476ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.478 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Tbxcy                 0.157   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.DMUX    Tcind                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.B4      net (fanout=1)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.476ns (2.275ns logic, 5.201ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X44Y94.CX      net (fanout=6)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X44Y94.COUT    Tcxcy                 0.093   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (2.117ns logic, 5.356ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.470ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X46Y96.D6      net (fanout=7)        0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X46Y96.DMUX    Topdd                 0.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (2.479ns logic, 4.991ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X44Y95.A5      net (fanout=7)        0.440   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X44Y95.DMUX    Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (2.288ns logic, 5.177ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.461ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X46Y96.D6      net (fanout=7)        0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (2.542ns logic, 4.919ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.460ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.478 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y94.AX      net (fanout=6)        0.497   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y94.COUT    Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y93.CE      net (fanout=2)        0.450   lut12425_7022
    SLICE_X11Y93.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (2.223ns logic, 5.237ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (SLICE_X11Y95.CE), 269 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.723ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y95.B1      net (fanout=12)       1.141   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.723ns (2.415ns logic, 6.308ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.646ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.646ns (2.656ns logic, 5.990ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.606ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.CMUX    Topcc                 0.392   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.606ns (2.493ns logic, 6.113ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.491ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.CMUX    Taxc                  0.317   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.491ns (2.488ns logic, 6.003ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.468ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Tbxcy                 0.157   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.468ns (2.588ns logic, 5.880ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.421ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.CMUX    Topbc                 0.514   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.421ns (2.685ns logic, 5.736ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.419ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.419ns (2.806ns logic, 5.613ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.385ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y95.B2      net (fanout=6)        0.803   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.385ns (2.415ns logic, 5.970ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.213ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y95.B3      net (fanout=11)       0.561   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.213ns (2.485ns logic, 5.728ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.199ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y95.B5      net (fanout=6)        0.547   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.199ns (2.485ns logic, 5.714ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.182ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.CMUX    Topac                 0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.182ns (2.704ns logic, 5.478ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.181ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.181ns (2.826ns logic, 5.355ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.165ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y95.B4      net (fanout=8)        0.513   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.165ns (2.485ns logic, 5.680ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.153ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.CX      net (fanout=12)       0.825   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Tcxcy                 0.107   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.153ns (2.468ns logic, 5.685ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.DX      net (fanout=13)       0.831   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Tdxcy                 0.097   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.149ns (2.458ns logic, 5.691ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.142ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.DMUX    Topcd                 0.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.142ns (2.512ns logic, 5.630ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.131ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.131ns (2.573ns logic, 5.558ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.130ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Taxcy                 0.225   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.130ns (2.656ns logic, 5.474ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.123ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X46Y97.B6      net (fanout=7)        0.727   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X46Y97.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.123ns (2.539ns logic, 5.584ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.112ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.CMUX    Taxc                  0.344   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.112ns (2.515ns logic, 5.597ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.054ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.CMUX    Topbc                 0.514   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.054ns (2.685ns logic, 5.369ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.052ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.052ns (2.806ns logic, 5.246ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.049ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.049ns (2.656ns logic, 5.393ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.009ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.CMUX    Topcc                 0.392   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.009ns (2.493ns logic, 5.516ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.001ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.DMUX    Tbxd                  0.310   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      8.001ns (2.481ns logic, 5.520ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.985ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y97.A6      net (fanout=17)       0.525   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y97.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.985ns (2.603ns logic, 5.382ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.961ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.DMUX    Topbd                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.961ns (2.708ns logic, 5.253ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.953ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Tbxcy                 0.157   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.953ns (2.505ns logic, 5.448ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.947ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.D4      net (fanout=13)       0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.947ns (2.621ns logic, 5.326ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.925ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.CMUX    Topac                 0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.925ns (2.634ns logic, 5.291ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (2.756ns logic, 5.168ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.914ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X46Y97.B5      net (fanout=16)       0.588   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X46Y97.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.914ns (2.469ns logic, 5.445ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.910ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y97.AX      net (fanout=17)       0.632   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y97.BMUX    Taxb                  0.250   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.910ns (2.421ns logic, 5.489ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.904ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.904ns (2.723ns logic, 5.181ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.896ns (2.539ns logic, 5.357ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.875ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X46Y96.D6      net (fanout=7)        0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.875ns (2.691ns logic, 5.184ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.AMUX    Topaa                 0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A2      net (fanout=1)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (2.548ns logic, 5.245ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.772ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X46Y97.A5      net (fanout=7)        0.382   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X46Y97.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.772ns (2.533ns logic, 5.239ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.769ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X47Y96.C6      net (fanout=12)       0.729   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.769ns (2.252ns logic, 5.517ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X47Y96.C2      net (fanout=6)        0.622   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (2.322ns logic, 5.410ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.729ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y95.B6      net (fanout=6)        0.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.729ns (2.415ns logic, 5.314ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.DMUX    Topad                 0.550   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (2.721ns logic, 4.995ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (2.603ns logic, 5.099ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.697ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X47Y96.C5      net (fanout=8)        0.587   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (2.322ns logic, 5.375ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.CX      net (fanout=12)       0.825   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.DMUX    Tcxd                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (2.360ns logic, 5.325ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.675ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X47Y96.C1      net (fanout=6)        0.635   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (2.252ns logic, 5.423ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (2.743ns logic, 4.923ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.DMUX    Taxd                  0.369   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (2.540ns logic, 5.114ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.639ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.BMUX    Taxb                  0.250   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.639ns (2.421ns logic, 5.218ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.CX      net (fanout=12)       0.825   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Tcxcy                 0.107   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (2.385ns logic, 5.253ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.636ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X47Y96.C3      net (fanout=11)       0.526   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.636ns (2.322ns logic, 5.314ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.DX      net (fanout=13)       0.831   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Tdxcy                 0.097   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (2.375ns logic, 5.259ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.B4      net (fanout=6)        0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (2.540ns logic, 5.083ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y94.A3      net (fanout=8)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (2.539ns logic, 5.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Taxcy                 0.225   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (2.573ns logic, 5.042ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.594ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.DMUX    Topbd                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.594ns (2.708ns logic, 4.886ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.587ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y94.B6      net (fanout=11)       0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.587ns (2.540ns logic, 5.047ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.553ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.DMUX    Tcind                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.B4      net (fanout=1)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.553ns (2.409ns logic, 5.144ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.545ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.DMUX    Topcd                 0.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.545ns (2.512ns logic, 5.033ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.537ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.537ns (2.723ns logic, 4.814ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.536ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.AMUX    Topaa                 0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A2      net (fanout=1)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.536ns (2.478ns logic, 5.058ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.534ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.534ns (2.573ns logic, 4.961ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.529ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.529ns (2.539ns logic, 4.990ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X47Y96.C4      net (fanout=6)        0.482   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (2.252ns logic, 5.270ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X44Y95.AX      net (fanout=7)        0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X44Y95.DMUX    Taxd                  0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (2.165ns logic, 5.356ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.514ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.BX      net (fanout=6)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.514ns (2.285ns logic, 5.229ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.503ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y94.D6      net (fanout=7)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (2.421ns logic, 5.082ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.B4      net (fanout=6)        0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (2.699ns logic, 4.803ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.501ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.B4      net (fanout=6)        0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (2.789ns logic, 4.712ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.500ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y94.A3      net (fanout=8)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.500ns (2.698ns logic, 4.802ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.499ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y94.A3      net (fanout=8)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.499ns (2.788ns logic, 4.711ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.498ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y97.A6      net (fanout=17)       0.525   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y97.AMUX    Topaa                 0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (2.548ns logic, 4.950ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.492ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X46Y95.D1      net (fanout=7)        0.640   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X46Y95.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.492ns (2.455ns logic, 5.037ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.479ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CMUX    Tcinc                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.B1      net (fanout=1)        0.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (2.409ns logic, 5.070ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.466ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y94.B6      net (fanout=11)       0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.466ns (2.699ns logic, 4.767ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y94.B6      net (fanout=11)       0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (2.789ns logic, 4.676ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.459ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.DMUX    Topad                 0.550   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (2.651ns logic, 4.808ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.458ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y95.D2      net (fanout=13)       0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y95.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (2.385ns logic, 5.073ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.445ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.445ns (2.533ns logic, 4.912ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.442ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y95.D5      net (fanout=17)       0.590   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y95.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.442ns (2.455ns logic, 4.987ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.D4      net (fanout=13)       0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.DMUX    Topdd                 0.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.441ns (2.475ns logic, 4.966ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.435ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X44Y94.C4      net (fanout=6)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X44Y94.COUT    Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.435ns (2.367ns logic, 5.068ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.432ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.D4      net (fanout=13)       0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.432ns (2.538ns logic, 4.894ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X44Y95.B5      net (fanout=7)        0.422   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X44Y95.DMUX    Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (2.429ns logic, 4.992ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X46Y95.C1      net (fanout=7)        0.634   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X46Y95.CMUX    Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (2.390ns logic, 5.031ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.409ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (2.673ns logic, 4.736ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.405ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X44Y95.D2      net (fanout=13)       0.654   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X44Y95.DMUX    Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       lut11791_49291
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.405ns (2.181ns logic, 5.224ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.405ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X44Y94.C6      net (fanout=12)       0.465   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X44Y94.COUT    Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.405ns (2.367ns logic, 5.038ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.403ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y94.A6      net (fanout=6)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.403ns (2.469ns logic, 4.934ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.393ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.BX      net (fanout=6)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.393ns (2.444ns logic, 4.949ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.392ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.BX      net (fanout=6)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.392ns (2.534ns logic, 4.858ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.382ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y94.D6      net (fanout=7)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.382ns (2.580ns logic, 4.802ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.381ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y94.D6      net (fanout=7)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.381ns (2.670ns logic, 4.711ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.377ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X44Y94.D4      net (fanout=13)       0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.377ns (2.351ns logic, 5.026ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.375ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Tbxcy                 0.157   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.DMUX    Tcind                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.B4      net (fanout=1)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.375ns (2.341ns logic, 5.034ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.372ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X44Y94.CX      net (fanout=6)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X44Y94.COUT    Tcxcy                 0.093   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.372ns (2.183ns logic, 5.189ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.369ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X46Y96.D6      net (fanout=7)        0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X46Y96.DMUX    Topdd                 0.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.369ns (2.545ns logic, 4.824ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.364ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X44Y95.A5      net (fanout=7)        0.440   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X44Y95.DMUX    Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.364ns (2.354ns logic, 5.010ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.360ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X46Y96.D6      net (fanout=7)        0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.360ns (2.608ns logic, 4.752ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.359ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y94.AX      net (fanout=6)        0.497   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y94.COUT    Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.359ns (2.289ns logic, 5.070ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (SLICE_X11Y95.CE), 269 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.722ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y95.B1      net (fanout=12)       1.141   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.722ns (2.414ns logic, 6.308ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.645ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.645ns (2.655ns logic, 5.990ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.605ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.CMUX    Topcc                 0.392   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.605ns (2.492ns logic, 6.113ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.490ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.CMUX    Taxc                  0.317   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.490ns (2.487ns logic, 6.003ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.467ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Tbxcy                 0.157   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.467ns (2.587ns logic, 5.880ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.420ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.CMUX    Topbc                 0.514   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.420ns (2.684ns logic, 5.736ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.418ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.418ns (2.805ns logic, 5.613ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.384ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y95.B2      net (fanout=6)        0.803   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.384ns (2.414ns logic, 5.970ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.212ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y95.B3      net (fanout=11)       0.561   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.212ns (2.484ns logic, 5.728ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.198ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y95.B5      net (fanout=6)        0.547   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.198ns (2.484ns logic, 5.714ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.181ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.CMUX    Topac                 0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.181ns (2.703ns logic, 5.478ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.180ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.180ns (2.825ns logic, 5.355ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.164ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y95.B4      net (fanout=8)        0.513   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.164ns (2.484ns logic, 5.680ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.152ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.CX      net (fanout=12)       0.825   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Tcxcy                 0.107   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.152ns (2.467ns logic, 5.685ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.148ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.DX      net (fanout=13)       0.831   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Tdxcy                 0.097   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.148ns (2.457ns logic, 5.691ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.141ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.DMUX    Topcd                 0.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.141ns (2.511ns logic, 5.630ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.130ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.130ns (2.572ns logic, 5.558ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Taxcy                 0.225   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (2.655ns logic, 5.474ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.122ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X46Y97.B6      net (fanout=7)        0.727   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X46Y97.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.122ns (2.538ns logic, 5.584ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.111ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.CMUX    Taxc                  0.344   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.111ns (2.514ns logic, 5.597ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.053ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.CMUX    Topbc                 0.514   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.053ns (2.684ns logic, 5.369ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.051ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.051ns (2.805ns logic, 5.246ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.048ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.048ns (2.655ns logic, 5.393ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.008ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.CMUX    Topcc                 0.392   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.008ns (2.492ns logic, 5.516ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.000ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.DMUX    Tbxd                  0.310   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      8.000ns (2.480ns logic, 5.520ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.984ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y97.A6      net (fanout=17)       0.525   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y97.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.984ns (2.602ns logic, 5.382ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.960ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.DMUX    Topbd                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.960ns (2.707ns logic, 5.253ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.952ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Tbxcy                 0.157   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.952ns (2.504ns logic, 5.448ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.946ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.D4      net (fanout=13)       0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.946ns (2.620ns logic, 5.326ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.CMUX    Topac                 0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A1      net (fanout=1)        0.859   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<2>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (2.633ns logic, 5.291ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.923ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.923ns (2.755ns logic, 5.168ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.913ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5
    SLICE_X46Y97.B5      net (fanout=16)       0.588   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
    SLICE_X46Y97.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.913ns (2.468ns logic, 5.445ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.909ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y97.AX      net (fanout=17)       0.632   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y97.BMUX    Taxb                  0.250   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.909ns (2.420ns logic, 5.489ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.903ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.903ns (2.722ns logic, 5.181ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.895ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.B6      net (fanout=11)       0.753   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.895ns (2.538ns logic, 5.357ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.874ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X46Y96.D6      net (fanout=7)        0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.BMUX    Tcinb                 0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.874ns (2.690ns logic, 5.184ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.792ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.AMUX    Topaa                 0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A2      net (fanout=1)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (2.547ns logic, 5.245ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X46Y97.A5      net (fanout=7)        0.382   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X46Y97.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A6      net (fanout=1)        0.733   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<5>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (2.532ns logic, 5.239ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.768ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X47Y96.C6      net (fanout=12)       0.729   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.768ns (2.251ns logic, 5.517ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X47Y96.C2      net (fanout=6)        0.622   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (2.321ns logic, 5.410ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.728ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y95.B6      net (fanout=6)        0.147   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y95.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X46Y95.CX      net (fanout=1)        0.770   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X46Y95.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.728ns (2.414ns logic, 5.314ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.DMUX    Topad                 0.550   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (2.720ns logic, 4.995ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.701ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (2.602ns logic, 5.099ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.696ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X47Y96.C5      net (fanout=8)        0.587   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (2.321ns logic, 5.375ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.CX      net (fanout=12)       0.825   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.DMUX    Tcxd                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (2.359ns logic, 5.325ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X47Y96.C1      net (fanout=6)        0.635   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (2.251ns logic, 5.423ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.665ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.A4      net (fanout=8)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.665ns (2.742ns logic, 4.923ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.653ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.DMUX    Taxd                  0.369   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.653ns (2.539ns logic, 5.114ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.BMUX    Taxb                  0.250   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (2.420ns logic, 5.218ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.637ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.CX      net (fanout=12)       0.825   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Tcxcy                 0.107   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.637ns (2.384ns logic, 5.253ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.635ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X47Y96.C3      net (fanout=11)       0.526   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.635ns (2.321ns logic, 5.314ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.633ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.DX      net (fanout=13)       0.831   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Tdxcy                 0.097   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (2.374ns logic, 5.259ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.622ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.B4      net (fanout=6)        0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.622ns (2.539ns logic, 5.083ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.620ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y94.A3      net (fanout=8)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.620ns (2.538ns logic, 5.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X46Y96.AX      net (fanout=8)        0.614   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X46Y96.COUT    Taxcy                 0.225   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.614ns (2.572ns logic, 5.042ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.593ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.DMUX    Topbd                 0.537   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.593ns (2.707ns logic, 4.886ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.586ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y94.B6      net (fanout=11)       0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.586ns (2.539ns logic, 5.047ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.552ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.DMUX    Tcind                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.B4      net (fanout=1)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.552ns (2.408ns logic, 5.144ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.DMUX    Topcd                 0.411   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (2.511ns logic, 5.033ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.536ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.COUT    Topcyb                0.375   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.536ns (2.722ns logic, 4.814ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.AMUX    Topaa                 0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A2      net (fanout=1)        0.626   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<0>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.535ns (2.477ns logic, 5.058ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X46Y96.C4      net (fanout=6)        0.533   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.533ns (2.572ns logic, 4.961ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.528ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X46Y96.B5      net (fanout=6)        0.386   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X46Y96.BMUX    Topbb                 0.368   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.528ns (2.538ns logic, 4.990ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X47Y96.C4      net (fanout=6)        0.482   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X47Y96.C       Tilo                  0.259   lut11918_6868
                                                       lut11918_6868
    SLICE_X47Y96.B6      net (fanout=1)        0.285   lut11918_6868
    SLICE_X47Y96.B       Tilo                  0.259   lut11918_6868
                                                       lut11919_6869
    SLICE_X40Y100.D4     net (fanout=1)        1.055   lut11919_6869
    SLICE_X40Y100.D      Tilo                  0.205   lut11920_6870
                                                       lut11920_6870
    SLICE_X45Y98.A6      net (fanout=3)        0.624   lut11920_6870
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (2.251ns logic, 5.270ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.520ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X44Y95.AX      net (fanout=7)        0.786   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X44Y95.DMUX    Taxd                  0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.520ns (2.164ns logic, 5.356ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.BX      net (fanout=6)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (2.284ns logic, 5.229ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y94.D6      net (fanout=7)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (2.420ns logic, 5.082ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.501ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.B4      net (fanout=6)        0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (2.698ns logic, 4.803ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.500ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.B4      net (fanout=6)        0.510   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.500ns (2.788ns logic, 4.712ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.499ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y94.A3      net (fanout=8)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.499ns (2.697ns logic, 4.802ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.498ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0
    SLICE_X44Y94.A3      net (fanout=8)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.498ns (2.787ns logic, 4.711ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.497ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y97.A6      net (fanout=17)       0.525   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y97.AMUX    Topaa                 0.377   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.497ns (2.547ns logic, 4.950ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.491ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X46Y95.D1      net (fanout=7)        0.640   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X46Y95.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.491ns (2.454ns logic, 5.037ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.478ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X46Y96.C1      net (fanout=12)       1.130   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X46Y96.COUT    Topcyc                0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CMUX    Tcinc                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.B1      net (fanout=1)        0.448   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<6>
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.478ns (2.408ns logic, 5.070ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y94.B6      net (fanout=11)       0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (2.698ns logic, 4.767ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.464ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X44Y94.B6      net (fanout=11)       0.474   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X44Y94.COUT    Topcyb                0.380   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.464ns (2.788ns logic, 4.676ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.458ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.DMUX    Topad                 0.550   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (2.650ns logic, 4.808ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y95.D2      net (fanout=13)       0.676   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y95.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (2.384ns logic, 5.073ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.444ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.BMUX    Topab                 0.432   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A3      net (fanout=1)        0.480   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<1>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (2.532ns logic, 4.912ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X46Y95.D5      net (fanout=17)       0.590   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X46Y95.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.441ns (2.454ns logic, 4.987ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.440ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.D4      net (fanout=13)       0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.DMUX    Topdd                 0.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.440ns (2.474ns logic, 4.966ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.434ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X44Y94.C4      net (fanout=6)        0.495   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X44Y94.COUT    Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.434ns (2.366ns logic, 5.068ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.431ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X46Y96.D4      net (fanout=13)       0.466   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (2.537ns logic, 4.894ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.420ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X44Y95.B5      net (fanout=7)        0.422   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X44Y95.DMUX    Topbd                 0.571   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.420ns (2.428ns logic, 4.992ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.420ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X46Y95.C1      net (fanout=7)        0.634   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X46Y95.CMUX    Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X45Y96.B1      net (fanout=1)        0.658   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X45Y96.B       Tilo                  0.259   lut11925_6875
                                                       lut11924_6874
    SLICE_X45Y96.D2      net (fanout=1)        0.426   lut11924_6874
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.420ns (2.389ns logic, 5.031ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.408ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X46Y96.A6      net (fanout=6)        0.308   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X46Y96.COUT    Topcya                0.395   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.408ns (2.672ns logic, 4.736ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.404ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    SLICE_X44Y95.D2      net (fanout=13)       0.654   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
    SLICE_X44Y95.DMUX    Topdd                 0.393   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       lut11791_49291
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.404ns (2.180ns logic, 5.224ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.404ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X44Y94.C6      net (fanout=12)       0.465   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X44Y94.COUT    Topcyc                0.277   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.404ns (2.366ns logic, 5.038ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.402ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y94.A6      net (fanout=6)        0.361   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y94.COUT    Topcya                0.379   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<0>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.402ns (2.468ns logic, 4.934ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.392ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.BX      net (fanout=6)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.392ns (2.443ns logic, 4.949ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.391ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1
    SLICE_X44Y94.BX      net (fanout=6)        0.656   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<1>
    SLICE_X44Y94.COUT    Tbxcy                 0.125   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (2.533ns logic, 4.858ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.381ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y94.D6      net (fanout=7)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.AMUX    Tcina                 0.202   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C1      net (fanout=1)        0.768   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<4>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.381ns (2.579ns logic, 4.802ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.380ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X44Y94.D6      net (fanout=7)        0.509   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.BMUX    Tcinb                 0.292   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.C2      net (fanout=1)        0.677   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<5>
    SLICE_X45Y96.C       Tilo                  0.259   lut11925_6875
                                                       lut11923_6873
    SLICE_X45Y96.D5      net (fanout=1)        0.209   lut11923_6873
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (2.669ns logic, 4.711ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X44Y94.D4      net (fanout=13)       0.453   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X44Y94.COUT    Topcyd                0.261   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (2.350ns logic, 5.026ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.374ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.480 - 0.484)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y95.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X46Y96.BX      net (fanout=11)       1.020   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X46Y96.COUT    Tbxcy                 0.157   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.DMUX    Tcind                 0.272   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.B4      net (fanout=1)        0.522   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.374ns (2.340ns logic, 5.034ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.371ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2
    SLICE_X44Y94.CX      net (fanout=6)        0.616   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<2>
    SLICE_X44Y94.COUT    Tcxcy                 0.093   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.371ns (2.182ns logic, 5.189ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.368ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X46Y96.D6      net (fanout=7)        0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X46Y96.DMUX    Topdd                 0.374   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X47Y97.A5      net (fanout=1)        0.376   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<3>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.368ns (2.544ns logic, 4.824ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.363ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X44Y95.A5      net (fanout=7)        0.440   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X44Y95.DMUX    Topad                 0.566   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (2.353ns logic, 5.010ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.359ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3
    SLICE_X46Y96.D6      net (fanout=7)        0.324   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<3>
    SLICE_X46Y96.COUT    Topcyd                0.260   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy<3>
    SLICE_X46Y97.AMUX    Tcina                 0.177   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor<7>
    SLICE_X47Y97.A4      net (fanout=1)        0.301   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up<4>
    SLICE_X47Y97.A       Tilo                  0.259   lut11941_4971
                                                       lut11921_6871
    SLICE_X47Y97.B5      net (fanout=1)        0.635   lut11921_6871
    SLICE_X47Y97.BMUX    Tilo                  0.313   lut11941_4971
                                                       lut11922_6872
    SLICE_X45Y98.A2      net (fanout=3)        0.665   lut11922_6872
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.359ns (2.607ns logic, 4.752ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.358ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.480 - 0.483)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.191ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y95.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0
    SLICE_X44Y94.AX      net (fanout=6)        0.497   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<0>
    SLICE_X44Y94.COUT    Taxcy                 0.199   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.CIN     net (fanout=1)        0.003   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy<3>
    SLICE_X44Y95.DMUX    Tcind                 0.302   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor<7>
    SLICE_X45Y96.D1      net (fanout=1)        1.257   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn<7>
    SLICE_X45Y96.D       Tilo                  0.259   lut11925_6875
                                                       lut11925_6875
    SLICE_X45Y98.A3      net (fanout=2)        0.489   lut11925_6875
    SLICE_X45Y98.A       Tilo                  0.259   lut12423_7020
                                                       lut12423_7020
    SLICE_X11Y94.C2      net (fanout=1)        2.332   lut12423_7020
    SLICE_X11Y94.C       Tilo                  0.259   lut12425_7022
                                                       lut12424_7021
    SLICE_X11Y94.D5      net (fanout=1)        0.209   lut12424_7021
    SLICE_X11Y94.D       Tilo                  0.259   lut12425_7022
                                                       lut12425_7022
    SLICE_X11Y95.CE      net (fanout=2)        0.283   lut12425_7022
    SLICE_X11Y95.CLK     Tceck                 0.360   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      7.358ns (2.288ns logic, 5.070ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1 (SLICE_X58Y84.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.DQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1
    SLICE_X58Y84.D6      net (fanout=4)        0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<1>
    SLICE_X58Y84.CLK     Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<1>
                                                       lut11134_6777
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL (SLICE_X19Y85.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y85.DQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
    SLICE_X19Y85.D6      net (fanout=2)        0.025   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
    SLICE_X19Y85.CLK     Tah         (-Th)    -0.215   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       lut10734_6607
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH (SLICE_X25Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y95.AQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH
    SLICE_X25Y95.A6      net (fanout=4)        0.025   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH
    SLICE_X25Y95.CLK     Tah         (-Th)    -0.215   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       lut10728_6603
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X14Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CK
  Location pin: SLICE_X8Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1/CK
  Location pin: SLICE_X8Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2/CK
  Location pin: SLICE_X8Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3/CK
  Location pin: SLICE_X8Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4/CK
  Location pin: SLICE_X8Y101.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5/CK
  Location pin: SLICE_X8Y101.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6/CK
  Location pin: SLICE_X8Y101.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1/CK
  Location pin: SLICE_X24Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_cs/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_CS_xilinx1/CK
  Location pin: SLICE_X28Y79.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1/CK
  Location pin: SLICE_X28Y85.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2/CK
  Location pin: SLICE_X32Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3/CK
  Location pin: SLICE_X32Y103.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS/CK
  Location pin: SLICE_X40Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4-In/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd5/CK
  Location pin: SLICE_X46Y80.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4/CK
  Location pin: SLICE_X46Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<5>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5/CK
  Location pin: SLICE_X46Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_3/CK
  Location pin: SLICE_X50Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_2/CK
  Location pin: SLICE_X50Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_1/CK
  Location pin: SLICE_X50Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_0/CK
  Location pin: SLICE_X50Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6/CK
  Location pin: SLICE_X50Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5/CK
  Location pin: SLICE_X50Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<4>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4/CK
  Location pin: SLICE_X50Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6/CK
  Location pin: SLICE_X50Y104.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3/CK
  Location pin: SLICE_X54Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2/CK
  Location pin: SLICE_X54Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1/CK
  Location pin: SLICE_X54Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0/CK
  Location pin: SLICE_X54Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_7/CK
  Location pin: SLICE_X54Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_3/CK
  Location pin: SLICE_X54Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_1/CK
  Location pin: SLICE_X54Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_0/CK
  Location pin: SLICE_X54Y97.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0/CK
  Location pin: SLICE_X58Y84.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_2/CK
  Location pin: SLICE_X58Y84.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.570ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<1>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1/CK
  Location pin: SLICE_X58Y84.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/SR
  Location pin: SLICE_X34Y87.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/SR
  Location pin: SLICE_X34Y87.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/SR
  Location pin: SLICE_X34Y87.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/SR
  Location pin: SLICE_X34Y87.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/SR
  Location pin: SLICE_X34Y88.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/SR
  Location pin: SLICE_X34Y88.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/SR
  Location pin: SLICE_X34Y88.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/SR
  Location pin: SLICE_X34Y88.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/SR
  Location pin: SLICE_X34Y89.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/SR
  Location pin: SLICE_X34Y89.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/SR
  Location pin: SLICE_X34Y89.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/SR
  Location pin: SLICE_X34Y89.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/SR
  Location pin: SLICE_X34Y90.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/SR
  Location pin: SLICE_X34Y90.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/SR
  Location pin: SLICE_X34Y90.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/SR
  Location pin: SLICE_X34Y90.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1/SR
  Location pin: SLICE_X38Y88.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X38Y88.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2/SR
  Location pin: SLICE_X38Y88.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3/SR
  Location pin: SLICE_X38Y88.SR
  Clock network: ][93552_18
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0/SR
  Location pin: SLICE_X44Y107.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>/SR
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1/SR
  Location pin: SLICE_X44Y107.SR
  Clock network: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X6Y113.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CK
  Location pin: SLICE_X6Y113.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CK
  Location pin: SLICE_X6Y113.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3/CK
  Location pin: SLICE_X6Y113.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4/CK
  Location pin: SLICE_X6Y114.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5/CK
  Location pin: SLICE_X6Y114.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6/CK
  Location pin: SLICE_X6Y114.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7/CK
  Location pin: SLICE_X6Y114.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0/CK
  Location pin: SLICE_X34Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1/CK
  Location pin: SLICE_X34Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2/CK
  Location pin: SLICE_X34Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3/CK
  Location pin: SLICE_X34Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4/CK
  Location pin: SLICE_X34Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5/CK
  Location pin: SLICE_X34Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6/CK
  Location pin: SLICE_X34Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7/CK
  Location pin: SLICE_X34Y88.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8/CK
  Location pin: SLICE_X34Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9/CK
  Location pin: SLICE_X34Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10/CK
  Location pin: SLICE_X34Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<11>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11/CK
  Location pin: SLICE_X34Y89.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15/CK
  Location pin: SLICE_X34Y90.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK
  Location pin: SLICE_X6Y119.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1/CK
  Location pin: SLICE_X6Y119.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2/CK
  Location pin: SLICE_X6Y119.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3/CK
  Location pin: SLICE_X6Y119.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4/CK
  Location pin: SLICE_X6Y120.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5/CK
  Location pin: SLICE_X6Y120.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6/CK
  Location pin: SLICE_X6Y120.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7/CK
  Location pin: SLICE_X6Y120.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7/CK
  Location pin: SLICE_X6Y98.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST/CK
  Location pin: SLICE_X6Y100.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/mcb_ui_add/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_ADD_xilinx0/CK
  Location pin: SLICE_X14Y81.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2/CK
  Location pin: SLICE_X14Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CK
  Location pin: SLICE_X14Y87.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<7>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<0>/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0/CK
  Location pin: SLICE_X30Y94.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.595ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST/CK
  Location pin: SLICE_X30Y95.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2996 paths analyzed, 732 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.268ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (SLICE_X25Y80.D4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      9.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.574 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X46Y26.C3      net (fanout=12)       2.561   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X46Y26.CMUX    Tilo                  0.251   hijacker1/OM1/FilterL[3].MACpV/ATFP/ATI1/ATI1/ATI1/RoW/in_reg<10>
                                                       lut9788_5068
    SLICE_X25Y66.B5      net (fanout=2)        4.022   lut9788_5068
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9845_6134
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      9.121ns (1.223ns logic, 7.898ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      9.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.574 - 0.582)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X46Y26.C4      net (fanout=12)       2.586   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X46Y26.CMUX    Tilo                  0.251   hijacker1/OM1/FilterL[3].MACpV/ATFP/ATI1/ATI1/ATI1/RoW/in_reg<10>
                                                       lut9788_5068
    SLICE_X25Y66.B5      net (fanout=2)        4.022   lut9788_5068
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9845_6134
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      9.146ns (1.223ns logic, 7.923ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.366ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.574 - 0.582)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X25Y61.B5      net (fanout=5)        2.520   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X25Y61.BMUX    Tilo                  0.313   lut9772_5015
                                                       lut9765_5019
    SLICE_X25Y66.B2      net (fanout=5)        1.246   lut9765_5019
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9845_6134
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      6.366ns (1.285ns logic, 5.081ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.216ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.574 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X25Y61.B1      net (fanout=5)        1.370   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X25Y61.BMUX    Tilo                  0.313   lut9772_5015
                                                       lut9765_5019
    SLICE_X25Y66.B2      net (fanout=5)        1.246   lut9765_5019
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9845_6134
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      5.216ns (1.285ns logic, 3.931ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.188ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.574 - 0.582)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X25Y66.B4      net (fanout=5)        2.901   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9845_6134
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (0.972ns logic, 4.216ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.482 - 0.533)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y64.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X25Y66.C1      net (fanout=5)        1.016   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X25Y66.CMUX    Tilo                  0.313   lut9776_5027
                                                       lut9793_5069
    SLICE_X25Y66.B3      net (fanout=1)        0.831   lut9793_5069
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9845_6134
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (1.285ns logic, 3.162ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.482 - 0.532)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y65.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X25Y66.C5      net (fanout=3)        0.644   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X25Y66.CMUX    Tilo                  0.313   lut9776_5027
                                                       lut9793_5069
    SLICE_X25Y66.B3      net (fanout=1)        0.831   lut9793_5069
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9845_6134
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.341ns logic, 2.790ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.072ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.482 - 0.533)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X25Y66.B1      net (fanout=9)        0.785   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9845_6134
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.972ns logic, 2.100ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.482 - 0.533)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X25Y66.B6      net (fanout=8)        0.325   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9845_6134
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.972ns logic, 1.640ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (SLICE_X25Y80.C4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      9.086ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.574 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X46Y26.C3      net (fanout=12)       2.561   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X46Y26.CMUX    Tilo                  0.251   hijacker1/OM1/FilterL[3].MACpV/ATFP/ATI1/ATI1/ATI1/RoW/in_reg<10>
                                                       lut9788_5068
    SLICE_X25Y66.B5      net (fanout=2)        4.022   lut9788_5068
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.C4      net (fanout=11)       1.375   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9863_6145
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      9.086ns (1.128ns logic, 7.958ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      9.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.574 - 0.582)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X46Y26.C4      net (fanout=12)       2.586   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X46Y26.CMUX    Tilo                  0.251   hijacker1/OM1/FilterL[3].MACpV/ATFP/ATI1/ATI1/ATI1/RoW/in_reg<10>
                                                       lut9788_5068
    SLICE_X25Y66.B5      net (fanout=2)        4.022   lut9788_5068
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.C4      net (fanout=11)       1.375   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9863_6145
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      9.111ns (1.128ns logic, 7.983ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.574 - 0.582)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X25Y61.B5      net (fanout=5)        2.520   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X25Y61.BMUX    Tilo                  0.313   lut9772_5015
                                                       lut9765_5019
    SLICE_X25Y66.B2      net (fanout=5)        1.246   lut9765_5019
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.C4      net (fanout=11)       1.375   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9863_6145
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.331ns (1.190ns logic, 5.141ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.574 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X25Y61.B1      net (fanout=5)        1.370   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X25Y61.BMUX    Tilo                  0.313   lut9772_5015
                                                       lut9765_5019
    SLICE_X25Y66.B2      net (fanout=5)        1.246   lut9765_5019
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.C4      net (fanout=11)       1.375   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9863_6145
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.181ns (1.190ns logic, 3.991ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.574 - 0.582)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X25Y66.B4      net (fanout=5)        2.901   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.C4      net (fanout=11)       1.375   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9863_6145
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (0.877ns logic, 4.276ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.412ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.482 - 0.533)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y64.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X25Y66.C1      net (fanout=5)        1.016   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X25Y66.CMUX    Tilo                  0.313   lut9776_5027
                                                       lut9793_5069
    SLICE_X25Y66.B3      net (fanout=1)        0.831   lut9793_5069
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.C4      net (fanout=11)       1.375   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9863_6145
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      4.412ns (1.190ns logic, 3.222ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.482 - 0.532)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y65.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X25Y66.C5      net (fanout=3)        0.644   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X25Y66.CMUX    Tilo                  0.313   lut9776_5027
                                                       lut9793_5069
    SLICE_X25Y66.B3      net (fanout=1)        0.831   lut9793_5069
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.C4      net (fanout=11)       1.375   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9863_6145
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (1.246ns logic, 2.850ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      3.037ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.482 - 0.533)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X25Y66.B1      net (fanout=9)        0.785   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.C4      net (fanout=11)       1.375   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9863_6145
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.877ns logic, 2.160ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.482 - 0.533)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X25Y66.B6      net (fanout=8)        0.325   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.C4      net (fanout=11)       1.375   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9863_6145
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (0.877ns logic, 1.700ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (SLICE_X25Y80.D4), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      9.026ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.574 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X46Y26.C3      net (fanout=12)       2.561   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X46Y26.CMUX    Tilo                  0.251   hijacker1/OM1/FilterL[3].MACpV/ATFP/ATI1/ATI1/ATI1/RoW/in_reg<10>
                                                       lut9788_5068
    SLICE_X25Y66.B5      net (fanout=2)        4.022   lut9788_5068
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9875_6152
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      9.026ns (1.128ns logic, 7.898ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      9.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.574 - 0.582)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_1
    SLICE_X46Y26.C4      net (fanout=12)       2.586   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<1>
    SLICE_X46Y26.CMUX    Tilo                  0.251   hijacker1/OM1/FilterL[3].MACpV/ATFP/ATI1/ATI1/ATI1/RoW/in_reg<10>
                                                       lut9788_5068
    SLICE_X25Y66.B5      net (fanout=2)        4.022   lut9788_5068
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9875_6152
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      9.051ns (1.128ns logic, 7.923ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.271ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.574 - 0.582)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X25Y61.B5      net (fanout=5)        2.520   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X25Y61.BMUX    Tilo                  0.313   lut9772_5015
                                                       lut9765_5019
    SLICE_X25Y66.B2      net (fanout=5)        1.246   lut9765_5019
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9875_6152
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      6.271ns (1.190ns logic, 5.081ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.574 - 0.629)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_2
    SLICE_X25Y61.B1      net (fanout=5)        1.370   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
    SLICE_X25Y61.BMUX    Tilo                  0.313   lut9772_5015
                                                       lut9765_5019
    SLICE_X25Y66.B2      net (fanout=5)        1.246   lut9765_5019
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9875_6152
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (1.190ns logic, 3.931ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      5.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.574 - 0.582)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X25Y66.B4      net (fanout=5)        2.901   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9875_6152
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (0.877ns logic, 4.216ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.352ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.482 - 0.533)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y64.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_3
    SLICE_X25Y66.C1      net (fanout=5)        1.016   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<3>
    SLICE_X25Y66.CMUX    Tilo                  0.313   lut9776_5027
                                                       lut9793_5069
    SLICE_X25Y66.B3      net (fanout=1)        0.831   lut9793_5069
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9875_6152
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (1.190ns logic, 3.162ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      4.036ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.482 - 0.532)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y65.CQ      Tcko                  0.447   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4
    SLICE_X25Y66.C5      net (fanout=3)        0.644   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>
    SLICE_X25Y66.CMUX    Tilo                  0.313   lut9776_5027
                                                       lut9793_5069
    SLICE_X25Y66.B3      net (fanout=1)        0.831   lut9793_5069
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9875_6152
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (1.246ns logic, 2.790ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.977ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.482 - 0.533)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_2
    SLICE_X25Y66.B1      net (fanout=9)        0.785   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9875_6152
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (0.877ns logic, 2.100ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4 (FF)
  Requirement:          9.260ns
  Data Path Delay:      2.517ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.482 - 0.533)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y64.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_1
    SLICE_X25Y66.B6      net (fanout=8)        0.325   Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<1>
    SLICE_X25Y66.B       Tilo                  0.259   lut9776_5027
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.D4      net (fanout=11)       1.315   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_balanced
    SLICE_X25Y80.CLK     Tas                   0.227   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
                                                       lut9875_6152
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_4
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (0.877ns logic, 1.640ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/rd_data_sel (SLICE_X13Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Destination:          Inst_FBCtl/rd_data_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_4 to Inst_FBCtl/rd_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.BQ      Tcko                  0.234   Inst_FBCtl/Inst_LocalRstC/RstQ_2
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    SLICE_X13Y61.SR      net (fanout=4)        0.150   Inst_FBCtl/Inst_LocalRstC/RstQ_4
    SLICE_X13Y61.CLK     Tcksr       (-Th)     0.127   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.107ns logic, 0.150ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/rd_data_sel (SLICE_X13Y61.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/rd_data_sel (FF)
  Destination:          Inst_FBCtl/rd_data_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/rd_data_sel to Inst_FBCtl/rd_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.DQ      Tcko                  0.198   Inst_FBCtl/rd_data_sel
                                                       Inst_FBCtl/rd_data_sel
    SLICE_X13Y61.D6      net (fanout=10)       0.026   Inst_FBCtl/rd_data_sel
    SLICE_X13Y61.CLK     Tah         (-Th)    -0.215   Inst_FBCtl/rd_data_sel
                                                       ][83940_7677_INV_0
                                                       Inst_FBCtl/rd_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/stateRd_FSM_FFd1 (SLICE_X1Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/stateRd_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/stateRd_FSM_FFd1 to Inst_FBCtl/stateRd_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y45.AQ       Tcko                  0.198   Inst_FBCtl/stateRd_FSM_FFd2
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X1Y45.A6       net (fanout=3)        0.031   Inst_FBCtl/stateRd_FSM_FFd1
    SLICE_X1Y45.CLK      Tah         (-Th)    -0.215   Inst_FBCtl/stateRd_FSM_FFd2
                                                       lut13508_7328
                                                       Inst_FBCtl/stateRd_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd/CLK
  Location pin: SLICE_X26Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X26Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c1_dd/CLK
  Location pin: SLICE_X26Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P3CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CLK
  Location pin: MCB_X0Y1.P3CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_0/CK
  Location pin: SLICE_X46Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_1/CK
  Location pin: SLICE_X46Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_2/CK
  Location pin: SLICE_X46Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_3/CK
  Location pin: SLICE_X46Y85.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_4/CK
  Location pin: SLICE_X46Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_5/CK
  Location pin: SLICE_X46Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_6/CK
  Location pin: SLICE_X46Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_7/CK
  Location pin: SLICE_X46Y86.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_8/CK
  Location pin: SLICE_X46Y87.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/VCnt<9>/CLK
  Logical resource: Inst_VideoTimingCtl/VCnt_9/CK
  Location pin: SLICE_X46Y87.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_0/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_1/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_2/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<3>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_3/CK
  Location pin: SLICE_X4Y75.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_4/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_5/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_6/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<7>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_7/CK
  Location pin: SLICE_X4Y76.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_8/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_9/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_10/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/pc_rd_addr2<11>/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_11/CK
  Location pin: SLICE_X4Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_12/CK
  Location pin: SLICE_X4Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_FBCtl/Mcount_pc_rd_addr2_xor<13>_rt/CLK
  Logical resource: Inst_FBCtl/pc_rd_addr2_13/CK
  Location pin: SLICE_X4Y78.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O/CK
  Location pin: SLICE_X12Y62.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_0/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg<1>/CLK
  Logical resource: Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg_1/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1/CK
  Location pin: SLICE_X36Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_1/SR
  Location pin: SLICE_X36Y74.SR
  Clock network: ][IN_virtPIBox_5462_14512
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/CK
  Location pin: SLICE_X36Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4/SR
  Location pin: SLICE_X36Y74.SR
  Clock network: ][IN_virtPIBox_5462_14512
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3/CK
  Location pin: SLICE_X36Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3/SR
  Location pin: SLICE_X36Y74.SR
  Clock network: ][IN_virtPIBox_5462_14512
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CLK
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/CK
  Location pin: SLICE_X36Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Logical resource: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_2/SR
  Location pin: SLICE_X36Y74.SR
  Clock network: ][IN_virtPIBox_5462_14512
--------------------------------------------------------------------------------
Slack: 8.830ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/vde/CLK
  Logical resource: Inst_VideoTimingCtl/vde/CK
  Location pin: SLICE_X46Y84.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_1/SR
  Location pin: SLICE_X10Y61.SR
  Clock network: ][IN_virtPIBox_5465_14516
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/SR
  Location pin: SLICE_X10Y61.SR
  Clock network: ][IN_virtPIBox_5465_14516
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_3/SR
  Location pin: SLICE_X10Y61.SR
  Clock network: ][IN_virtPIBox_5465_14516
--------------------------------------------------------------------------------
Slack: 8.854ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.260ns
  High pulse: 4.630ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/SR
  Location pin: SLICE_X10Y61.SR
  Clock network: ][IN_virtPIBox_5465_14516
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_0/CK
  Location pin: SLICE_X52Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_1/CK
  Location pin: SLICE_X52Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_2/CK
  Location pin: SLICE_X52Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<3>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_3/CK
  Location pin: SLICE_X52Y81.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_4/CK
  Location pin: SLICE_X52Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_5/CK
  Location pin: SLICE_X52Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_6/CK
  Location pin: SLICE_X52Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<7>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_7/CK
  Location pin: SLICE_X52Y82.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_8/CK
  Location pin: SLICE_X52Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_9/CK
  Location pin: SLICE_X52Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_VideoTimingCtl/HCnt<10>/CLK
  Logical resource: Inst_VideoTimingCtl/HCnt_10/CK
  Location pin: SLICE_X52Y83.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_1/CK
  Location pin: SLICE_X10Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_4/CK
  Location pin: SLICE_X10Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_3/CK
  Location pin: SLICE_X10Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CLK
  Logical resource: Inst_FBCtl/Inst_LocalRstC/RstQ_2/CK
  Location pin: SLICE_X10Y61.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_4/CK
  Location pin: SLICE_X14Y77.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4/CK
  Location pin: SLICE_X18Y65.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1/CK
  Location pin: SLICE_X22Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_2/CK
  Location pin: SLICE_X22Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_3/CK
  Location pin: SLICE_X22Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_3/CK
  Location pin: SLICE_X26Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4/CK
  Location pin: SLICE_X26Y74.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/de_dd/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.855ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd/CK
  Location pin: SLICE_X26Y92.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd1/CK
  Location pin: SLICE_X1Y45.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_FBCtl/stateRd_FSM_FFd2/CLK
  Logical resource: Inst_FBCtl/stateRd_FSM_FFd2/CK
  Location pin: SLICE_X1Y45.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_6/CK
  Location pin: SLICE_X1Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_2/CK
  Location pin: SLICE_X1Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_7/CK
  Location pin: SLICE_X1Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_3/CK
  Location pin: SLICE_X1Y54.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_4/CK
  Location pin: SLICE_X3Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_2/CK
  Location pin: SLICE_X3Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d<5>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_5/CK
  Location pin: SLICE_X3Y58.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_7/CK
  Location pin: SLICE_X5Y50.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_6/CK
  Location pin: SLICE_X5Y50.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4/CK
  Location pin: SLICE_X5Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<7>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_7/CK
  Location pin: SLICE_X5Y53.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_5/CK
  Location pin: SLICE_X7Y50.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2/CK
  Location pin: SLICE_X7Y50.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_4/CK
  Location pin: SLICE_X7Y50.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1/CK
  Location pin: SLICE_X9Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0/CK
  Location pin: SLICE_X9Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3/CK
  Location pin: SLICE_X9Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5/CK
  Location pin: SLICE_X9Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<6>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_6/CK
  Location pin: SLICE_X9Y96.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_5/CK
  Location pin: SLICE_X11Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2/CK
  Location pin: SLICE_X11Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_3/CK
  Location pin: SLICE_X11Y59.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1/CK
  Location pin: SLICE_X11Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2/CK
  Location pin: SLICE_X11Y72.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_1/CK
  Location pin: SLICE_X11Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_6/CK
  Location pin: SLICE_X11Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.866ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2/CK
  Location pin: SLICE_X11Y73.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.231ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X12Y104.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (1.752 - 1.908)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y113.BQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y104.A1     net (fanout=17)       3.131   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y104.CLK    Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       lut10567_6508
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (0.732ns logic, 3.131ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (SLICE_X5Y116.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.490 - 0.480)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s to Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y104.AQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X5Y116.A5      net (fanout=15)       3.415   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s
    SLICE_X5Y116.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       lut10502_6467
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (0.713ns logic, 3.415ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (SLICE_X12Y104.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.758ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (1.752 - 1.908)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y113.BQ     Tcko                  0.391   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y104.C4     net (fanout=17)       3.026   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X12Y104.CLK    Tas                   0.341   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       lut10555_6500
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (0.732ns logic, 3.026ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.256 - 0.237)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y116.AQ      Tcko                  0.368   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D3     net (fanout=5)        1.062   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.319   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (-0.951ns logic, 1.062ns route)
                                                       (-856.8% logic, 956.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.256 - 0.237)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y116.AQ      Tcko                  0.368   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D4     net (fanout=5)        1.062   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.316   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.948ns logic, 1.062ns route)
                                                       (-831.6% logic, 931.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m (OLOGIC_X4Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.256 - 0.237)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y116.AQ      Tcko                  0.368   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y117.D1     net (fanout=5)        1.284   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y117.CLKDIV Tosckd_D    (-Th)     1.313   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (-0.945ns logic, 1.284ns route)
                                                       (-278.8% logic, 378.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X12Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X12Y104.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X12Y104.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X12Y104.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X12Y104.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X5Y116.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X25Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X25Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X25Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X25Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X25Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X27Y99.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X27Y104.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X27Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X27Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2/CK
  Location pin: SLICE_X27Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X27Y105.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 50 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors)
 Minimum allowable offset is   3.791ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA27), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.541ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.007ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp699.IMUX.9
    SLICE_X0Y53.D1       net (fanout=23)       4.016   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X0Y53.D        Tilo                  0.205   Inst_FBCtl/p2_wr_data_11
                                                       lut4755_106
    MCB_X0Y1.P1WRDATA27  net (fanout=2)        0.965   ][93661_107
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (2.026ns logic, 4.981ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp700.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA17), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.540ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.006ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp699.IMUX.9
    SLICE_X1Y48.B1       net (fanout=23)       4.266   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y48.B        Tilo                  0.259   Inst_FBCtl/p1_wr_data_3
                                                       lut4775_126
    MCB_X0Y1.P1WRDATA17  net (fanout=1)        0.660   ][93671_127
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.006ns (2.080ns logic, 4.926ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp700.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA29), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.530ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      6.996ns (Levels of Logic = 2)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp699.IMUX.9
    SLICE_X1Y52.D4       net (fanout=23)       3.806   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.D        Tilo                  0.259   Inst_FBCtl/p2_wr_data_13
                                                       lut4751_102
    MCB_X0Y1.P1WRDATA29  net (fanout=2)        1.110   ][93659_103
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (2.080ns logic, 4.916ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.126   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp700.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.705   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    MCB_X0Y1.P1WRCLK     net (fanout=40)       1.213   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.323ns logic, 1.918ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_7 (SLICE_X42Y2.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.390ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_7 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.708ns (Levels of Logic = 2)
  Clock Path Delay:     3.543ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       CAMA_D_I_7_IBUF
                                                       ProtoComp699.IMUX.7
    SLICE_X42Y2.D3       net (fanout=1)        1.403   CAMA_D_I_7_IBUF
    SLICE_X42Y2.CLK      Tah         (-Th)    -0.179   Inst_camctlA/D_O<15>
                                                       lut8293_5458
                                                       Inst_camctlA/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (1.305ns logic, 1.403ns route)
                                                       (48.2% logic, 51.8% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp700.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X42Y2.CLK      net (fanout=40)       1.253   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.519ns logic, 2.024ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_0 (SLICE_X34Y0.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.405ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<0> (PAD)
  Destination:          Inst_camctlA/D_O_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.726ns (Levels of Logic = 2)
  Clock Path Delay:     3.546ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<0> to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 1.126   CAMA_D_I<0>
                                                       CAMA_D_I<0>
                                                       CAMA_D_I_0_IBUF
                                                       ProtoComp699.IMUX
    SLICE_X34Y0.A4       net (fanout=1)        1.486   CAMA_D_I_0_IBUF
    SLICE_X34Y0.CLK      Tah         (-Th)    -0.114   Inst_camctlA/D_O<11>
                                                       lut8335_5493
                                                       Inst_camctlA/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (1.240ns logic, 1.486ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp700.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X34Y0.CLK      net (fanout=40)       1.256   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (1.519ns logic, 2.027ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_15 (SLICE_X42Y2.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.511ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_15 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.829ns (Levels of Logic = 2)
  Clock Path Delay:     3.543ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       CAMA_D_I_7_IBUF
                                                       ProtoComp699.IMUX.7
    SLICE_X42Y2.D3       net (fanout=1)        1.403   CAMA_D_I_7_IBUF
    SLICE_X42Y2.CLK      Tah         (-Th)    -0.300   Inst_camctlA/D_O<15>
                                                       lut8245_5418
                                                       Inst_camctlA/D_O_15
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (1.426ns logic, 1.403ns route)
                                                       (50.4% logic, 49.6% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp700.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X42Y2.CLK      net (fanout=40)       1.253   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.519ns logic, 2.024ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 185 endpoints analyzed, 156 failing endpoints
 156 timing errors detected. (156 setup errors, 0 hold errors)
 Minimum allowable offset is   4.713ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA28), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.463ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.904ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp699.IMUX.9
    SLICE_X1Y52.B4       net (fanout=23)       3.955   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y52.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_13
                                                       lut5165_159
    MCB_X0Y1.P2WRDATA28  net (fanout=2)        1.815   lut5165_159
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.904ns (2.134ns logic, 5.770ns route)
                                                       (27.0% logic, 73.0% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp700.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=617)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA18), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -3.104ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.545ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp699.IMUX.9
    SLICE_X1Y48.C2       net (fanout=23)       4.266   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y48.CMUX     Tilo                  0.313   Inst_FBCtl/p1_wr_data_3
                                                       lut5205_186
    MCB_X0Y1.P2WRDATA18  net (fanout=2)        1.145   ][93747_187
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.545ns (2.134ns logic, 5.411ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp700.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=617)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA20), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.818ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SW_I<7> (PAD)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      7.259ns (Levels of Logic = 2)
  Clock Path Delay:     3.216ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SW_I<7> to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.310   SW_I<7>
                                                       SW_I<7>
                                                       SW_I_7_IBUF
                                                       ProtoComp699.IMUX.9
    SLICE_X1Y50.B5       net (fanout=23)       3.812   Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003<0>
    SLICE_X1Y50.BMUX     Tilo                  0.313   Inst_FBCtl/p2_wr_data_5
                                                       lut5201_182
    MCB_X0Y1.P2WRDATA20  net (fanout=2)        1.313   ][93745_183
    MCB_X0Y1.P2CLK       Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.259ns (2.134ns logic, 5.125ns route)
                                                       (29.4% logic, 70.6% route)

  Minimum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.126   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp700.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.677   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.197   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    MCB_X0Y1.P2CLK       net (fanout=617)      1.216   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.323ns logic, 1.893ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point hijacker1/misoGate (ILOGIC_X13Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.466ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               css (PAD)
  Destination:          hijacker1/misoGate (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: css to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 1.126   css
                                                       css
                                                       css_IBUF
                                                       ProtoComp699.IMUX.18
    ILOGIC_X13Y2.D       net (fanout=1)        0.106   css_IBUF_direct
    ILOGIC_X13Y2.CLK0    Tiockd      (-Th)    -1.026   css_IBUF
                                                       ProtoComp0.D2OFFBYP_SRC.1
                                                       hijacker1/misoGate
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (2.152ns logic, 0.106ns route)
                                                       (95.3% logic, 4.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/misoGate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp700.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X13Y2.CLK0    net (fanout=617)      1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/presck (ILOGIC_X2Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.527ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               sck (PAD)
  Destination:          hijacker1/SPI_S1/presck (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: sck to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   sck
                                                       sck
                                                       sck_IBUF
                                                       ProtoComp699.IMUX.19
    ILOGIC_X2Y0.D        net (fanout=1)        0.167   sck_IBUF
    ILOGIC_X2Y0.CLK0     Tiockd      (-Th)    -1.026   hijacker1/SPI_S1/presck
                                                       ProtoComp1.D2OFFBYP_SRC.4
                                                       hijacker1/SPI_S1/presck
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (2.152ns logic, 0.167ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/presck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp700.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y0.CLK0     net (fanout=617)      1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point hijacker1/SPI_S1/RSReg_0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.572ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               mosi (PAD)
  Destination:          hijacker1/SPI_S1/RSReg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Clock Path Delay:     4.017ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: mosi to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R3.I                 Tiopi                 1.126   mosi
                                                       mosi
                                                       mosi_IBUF
                                                       ProtoComp699.IMUX.20
    ILOGIC_X2Y1.D        net (fanout=1)        0.212   mosi_IBUF_direct
    ILOGIC_X2Y1.CLK0     Tiockd      (-Th)    -1.026   mosi_IBUF
                                                       ProtoComp0.D2OFFBYP_SRC
                                                       hijacker1/SPI_S1/RSReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (2.152ns logic, 0.212ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to hijacker1/SPI_S1/RSReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp700.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    ILOGIC_X2Y1.CLK0     net (fanout=617)      1.755   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.519ns logic, 2.498ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|     12.812ns|     12.490ns|            4|           22|          347|        22006|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|     11.418ns|          N/A|            0|            0|         6235|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      9.268ns|            0|            1|            0|         3079|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      9.268ns|          N/A|            1|            0|         2996|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.231ns|          N/A|            0|            0|           83|            0|
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.000ns|      1.249ns|          N/A|            1|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|      8.001ns|      8.932ns|          N/A|           19|            0|        12692|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

8 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    0.380(R)|      FAST  |    0.845(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.492(R)|      FAST  |    0.731(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.112(R)|      FAST  |   -0.116(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.442(R)|      FAST  |   -0.531(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    0.845(R)|      FAST  |    0.200(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.525(R)|      FAST  |    0.654(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.504(R)|      FAST  |    0.583(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.368(R)|      FAST  |    0.860(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    1.223(R)|      SLOW  |   -0.469(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    2.583(R)|      SLOW  |   -1.150(R)|      FAST  |CamAPClk          |   0.000|
SW_I<7>     |    3.791(R)|      SLOW  |   -0.467(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.541(R)|      FAST  |    0.626(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.452(R)|      FAST  |    0.700(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.888(R)|      FAST  |    0.108(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.828(R)|      FAST  |    0.207(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.640(R)|      FAST  |    0.421(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.582(R)|      FAST  |    0.513(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.566(R)|      FAST  |    0.472(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.565(R)|      FAST  |    0.545(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.828(R)|      FAST  |    0.015(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    1.118(R)|      SLOW  |    0.026(R)|      SLOW  |CamBPClk          |   0.000|
SW_I<7>     |    4.713(R)|      SLOW  |   -1.011(R)|      SLOW  |CamBPClk          |   0.000|
css         |    3.839(R)|      SLOW  |    1.784(R)|      SLOW  |CamBPClk          |   0.000|
mosi        |    3.749(R)|      SLOW  |    1.678(R)|      SLOW  |CamBPClk          |   0.000|
sck         |   -0.124(R)|      FAST  |    1.723(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    9.683|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |   15.582|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |   12.812|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 4.651; Ideal Clock Offset To Actual Clock 3.965; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    0.380(R)|      FAST  |    0.845(R)|      SLOW  |    0.870|    5.405|       -2.268|
CAMA_D_I<1>       |    0.492(R)|      FAST  |    0.731(R)|      SLOW  |    0.758|    5.519|       -2.381|
CAMA_D_I<2>       |    1.112(R)|      FAST  |   -0.116(R)|      SLOW  |    0.138|    6.366|       -3.114|
CAMA_D_I<3>       |    1.442(R)|      FAST  |   -0.531(R)|      SLOW  |   -0.192|    6.781|       -3.487|
CAMA_D_I<4>       |    0.845(R)|      FAST  |    0.200(R)|      SLOW  |    0.405|    6.050|       -2.822|
CAMA_D_I<5>       |    0.525(R)|      FAST  |    0.654(R)|      SLOW  |    0.725|    5.596|       -2.436|
CAMA_D_I<6>       |    0.504(R)|      FAST  |    0.583(R)|      SLOW  |    0.746|    5.667|       -2.460|
CAMA_D_I<7>       |    0.368(R)|      FAST  |    0.860(R)|      SLOW  |    0.882|    5.390|       -2.254|
CAMA_FV_I         |    1.223(R)|      SLOW  |   -0.469(R)|      SLOW  |    0.027|    6.719|       -3.346|
CAMA_LV_I         |    2.583(R)|      SLOW  |   -1.150(R)|      FAST  |   -1.333|    7.400|       -4.367|
SW_I<7>           |    3.791(R)|      SLOW  |   -0.467(R)|      SLOW  |   -2.541|    6.717|       -4.629|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.791|         -  |       0.860|         -  |   -2.541|    5.390|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 6.497; Ideal Clock Offset To Actual Clock 3.965; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.541(R)|      FAST  |    0.626(R)|      SLOW  |    0.709|    5.624|       -2.458|
CAMB_D_I<1>       |    0.452(R)|      FAST  |    0.700(R)|      SLOW  |    0.798|    5.550|       -2.376|
CAMB_D_I<2>       |    0.888(R)|      FAST  |    0.108(R)|      SLOW  |    0.362|    6.142|       -2.890|
CAMB_D_I<3>       |    0.828(R)|      FAST  |    0.207(R)|      SLOW  |    0.422|    6.043|       -2.811|
CAMB_D_I<4>       |    0.640(R)|      FAST  |    0.421(R)|      SLOW  |    0.610|    5.829|       -2.609|
CAMB_D_I<5>       |    0.582(R)|      FAST  |    0.513(R)|      SLOW  |    0.668|    5.737|       -2.535|
CAMB_D_I<6>       |    0.566(R)|      FAST  |    0.472(R)|      SLOW  |    0.684|    5.778|       -2.547|
CAMB_D_I<7>       |    0.565(R)|      FAST  |    0.545(R)|      SLOW  |    0.685|    5.705|       -2.510|
CAMB_FV_I         |    0.828(R)|      FAST  |    0.015(R)|      SLOW  |    0.422|    6.235|       -2.907|
CAMB_LV_I         |    1.118(R)|      SLOW  |    0.026(R)|      SLOW  |    0.132|    6.224|       -3.046|
SW_I<7>           |    4.713(R)|      SLOW  |   -1.011(R)|      SLOW  |   -3.463|    7.261|       -5.362|
css               |    3.839(R)|      SLOW  |    1.784(R)|      SLOW  |   -2.589|    4.466|       -3.528|
mosi              |    3.749(R)|      SLOW  |    1.678(R)|      SLOW  |   -2.499|    4.572|       -3.536|
sck               |   -0.124(R)|      FAST  |    1.723(R)|      SLOW  |    1.374|    4.527|       -1.577|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.713|         -  |       1.784|         -  |   -3.463|    4.466|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 496  Score: 430159  (Setup/Max: 429661, Hold: 0, Component Switching Limit: 498)

Constraints cover 31335722 paths, 0 nets, and 30554 connections

Design statistics:
   Minimum period:  15.582ns{1}   (Maximum frequency:  64.177MHz)
   Minimum input required time before clock:   4.713ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 01 23:14:37 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 459 MB



