# ispLEVER Verilog timing simulation script: spi_wb_tb1_tfa.udo.
# You may edit this file to control your simulation.
# You may specify your design unit.
# You may specify your waveforms.
add wave *
# You may specify your simulation run time.
run 8000 ns
