#ifndef SUPERNPU_DYNAMIC_MX_QUANT_NONTAIL_CUBLAS_FP8_BIGBS_HPP
#define SUPERNPU_DYNAMIC_MX_QUANT_NONTAIL_CUBLAS_FP8_BIGBS_HPP

#include "multi_thread/quant/dynamic_mx_quant/dynamic_mx_quant_common.hpp"

namespace supernpu::tile_isa::mxquant {

// Non-tail-axis, cuBLAS scale (scaleAlg=1), FP8 output — LARGE-BlockSize branch
// (方案A: split reduce axis + register accumulation). Mirrors
// dynamic_mx_quant_nontail_ocp_fp4_bigbs; see RECORD 问题2 / 问题4 / DESIGN §7.5.
//
// Why a separate kernel: the plain non-tail cuBLAS kernel loads the whole
// [BlockSize, TileN] block in one shot, so the contiguous axis TileN carries
// BOTH the fp8 32B alignment LOWER bound (TileN % 32 == 0) and the TileSize
// UPPER bound. cuBLAS extracts the exponent using fp32/uint32 intermediates
// (fp32 amax + uint32 bit-math), all physical [R,C] 32b VEC tiles: the per-dtype
// 8192-byte tile law caps a 32b tile at 2048 elements, so the binding is
// R*C <= 2048. A valid TileN exists iff lower <= upper, which fails at large
// BlockSize. This branch breaks the Rows*Cols product by tiling the REDUCE axis
// (rows, length BlockSize) into R_sub-row sub-chunks: TileSize now binds
// R_sub*TileN with R_sub a free knob, so TileN can always meet the 32 alignment
// regardless of BlockSize.
//
// Pass 1 (reduce): for each R_sub sub-chunk, TABS + TCOLMAX -> partial per-column
// bf16 amax [1, TileN], accumulate into a register-resident running amax via
// elementwise TMAX (max is associative, so cross-sub-chunk accumulation is
// exact). After the last sub-chunk, TCVT the reduced bf16 amax to fp32 and
// finalize once via an INLINE-EXPANDED guarded exponent extract (identical logic
// to the plain kernel's compute_cublas_core; expanded in-body to avoid 问题8's
// S64 stack roundtrip, using native CmpMode TCMPS + reinterpret_tile) -> scale_
// byte + recip. No shared memory: the accumulator is loop-carried within one
// PE-thread.
//
// Pass 2 (data): reinterpret recip -> bf16 -> fp32 inv_scale (per-column scalar,
// valid row=1); for each R_sub sub-chunk re-load x, TCVT bf16->fp32,
// TCOLEXPANDMUL broadcasts the per-column inv_scale to all R_sub rows, TCVT
// fp32->fp8, TSTORE. The same per-column scale applies to every sub-chunk row.
//
// scale layout: E8M0 1 byte/block, planar [scaleRows, Post] — same as
// dynamic_mx_quant_nontail_cublas_fp8. This IS the PTO-ISA Shared B-scale [G,N]
// contract (ADR-0101); NO parity interleave needed (RECORD 问题5 dissolved).
//
// NOTE vs the plain kernel: this branch requires Post % TileN == 0 (no N_tail
// column handling) to keep the structure identical to nontail_ocp_fp4_bigbs; the
// plain kernel still covers the Post % TileN != 0 tail-column case at small BS.

// Supported BlockSize range (方案A, split reduce axis): any multiple of R_sub
// (R_sub | BlockSize). Unlike the plain dynamic_mx_quant_nontail_cublas_fp8
// (single-load, capped because the fp8 alignment lower bound 32 collides with the
// TileSize upper on the single TileN axis), this branch decouples them: TileSize
// binds R_sub*TileN (a free knob) instead of BlockSize*TileN, so ANY BlockSize is
// legal as long as R_sub | BlockSize and R_sub*TileN <= budget.
//   BUDGET (empirically verified, 2026-08-20): R_sub*TileN <= 2048. This is a
//   PERMANENT per-dtype tile law, NOT the removable scratch-HBM artifact the old
//   comment claimed. After the 问题4 migration (reinterpret_tile + native CmpMode,
//   no scratch-HBM), the exponent extract still materializes fp32 amax + uint32
//   bit-math tiles (physical [R_sub,TileN], 32b) and pass2 casts x to fp32 [R_sub,
//   TileN]; a 32b tile caps at 8192 bytes = 2048 elements (the TilesizeCode enum
//   in asm templates like TADDS has no code above 8192B -> "unknown operand" at
//   R_sub*TileN=4096, probe-confirmed: 2048 compiles, 4096 fails). So "formal 4096"
//   is NOT reachable for cuBLAS bigbs -- its 32b fp32/uint32 intermediates are
//   intrinsic to exponent extraction, not a workaround. R_sub=32/TileN=32 (1024)
//   and R_sub=64/TileN=32 (2048) build; R_sub=64/TileN=64 (4096) does not.
// Intended for the BS>=96 range the plain kernel cannot cover; small BS also works
// but the plain kernel is cheaper there (no split/re-read). Default R_sub=32,
// TileN=32. (NOTE: TileN=64 separately hits an unrelated B.IOT/TilesizeCode backend
// gap even below 2048 product; TileN=32 is the tested-good column tile.)
template <int Axis, int Post, int BlockSize, int TileN = 32, int R_sub = 32,
          typename OutT = __fp8_e4m3, typename InT = __bf16,
          uint32_t MaxLowBoundBits = 0x2b8cbcccu>
void dynamic_mx_quant_nontail_cublas_fp8_bigbs(InT *x, OutT *y, uint8_t *scale) {
    static_assert(Axis > 0 && Post > 0, "dims must be positive");
    static_assert(Axis % BlockSize == 0, "Axis must be multiple of BlockSize");
    static_assert(Post % TileN == 0, "Post must be multiple of TileN");
    static_assert(TileN % 32 == 0,
                  "fp8 output tile is plain RowMajor NoneBox: TileN*8 % 256 == 0 "
                  "requires TileN a multiple of 32 (one MX block is 32B-aligned)");
    // BlockSize range: any multiple of R_sub (方案A decouples the reduce axis).
    static_assert(BlockSize % R_sub == 0,
                  "BlockSize must be a multiple of R_sub (方案A splits the reduce axis "
                  "into R_sub-row sub-chunks); supported BlockSize = R_sub, 2*R_sub, ...");
    // Sub-chunk budget R_sub*TileN <= 2048: cuBLAS exponent extraction needs fp32
    // amax + uint32 bit-math (physical [R_sub,TileN], 32b) and pass2 casts x to
    // fp32 [R_sub,TileN]; a 32b tile caps at 8192 bytes = 2048 elements (permanent
    // per-dtype tile law). Empirically verified 2026-08-20: 2048 compiles, 4096
    // fails (TADDS TilesizeCode "unknown operand"). This is NOT the removable
    // scratch-HBM artifact -- after the 问题4 reinterpret_tile migration the 32b
    // intermediates are intrinsic, so "formal 4096" is unreachable for cuBLAS bigbs.
    static_assert(R_sub * TileN <= 2048,
                  "sub-chunk R_sub*TileN must be <= 2048 (32b fp32/uint32 intermediates "
                  "cap a tile at 8192 bytes = 2048 elements; verified 2048 ok / 4096 fails)");

    constexpr int numKb  = Axis / BlockSize;
    constexpr int numSub = BlockSize / R_sub;
    constexpr int numN   = Post / TileN;
    // reduce-axis block count, even-aligned (padding block-row left zero).
    constexpr int scaleRows = ((numKb + 1) / 2) * 2;

    using namespace pto;

    // Sub-chunk data/input tiles: physical [R_sub, TileN].
    using tile_x  = Tile<Location::Vec, InT,      R_sub, TileN, BLayout::RowMajor>;
    using tile_xu = Tile<Location::Vec, uint16_t, R_sub, TileN, BLayout::RowMajor>;
    using tile_f  = Tile<Location::Vec, float,    R_sub, TileN, BLayout::RowMajor>;
    using tile_o  = Tile<Location::Vec, OutT,     R_sub, TileN, BLayout::RowMajor>;
    // colReduce 输出行向量 + 累加器 / scale / recip：physical row=1（physCol=validCol=TileN，
    //   模型 Block.cpp:2349 反推恰得 row=1；见 RECORD 问题22 补充）。
    using tile_box       = Tile<Location::Vec, uint16_t, 1, TileN, BLayout::RowMajor, 1, TileN>;
    using tile_amax_in   = Tile<Location::Vec, InT,      1, TileN, BLayout::RowMajor, 1, TileN>;
    using tile_f32_1     = Tile<Location::Vec, float,    1, TileN, BLayout::RowMajor, 1, TileN>;
    using tile_u32_1     = Tile<Location::Vec, uint32_t, 1, TileN, BLayout::RowMajor, 1, TileN>;
    using tile_sstore    = Tile<Location::Vec, uint8_t,  1, TileN, BLayout::RowMajor, 1, TileN>;
    using tile_recip_f1  = Tile<Location::Vec, float,    1, TileN, BLayout::RowMajor, 1, TileN>;

    using gm_x  = global_tensor<InT,      RowMajor<Axis, Post>>;
    using gm_xu = global_tensor<uint16_t, RowMajor<Axis, Post>>;
    using gm_y  = global_tensor<uint8_t,  RowMajor<Axis, Post>>;
    // scale: uint8 E8M0, compact planar [scaleRows, Post], one byte per block.
    using gm_s  = global_tensor<uint8_t,  RowMajor<scaleRows, Post>>;

    global_iterator<gm_x,  tile_x>  x_iter(x);
    global_iterator<gm_xu, tile_xu> xu_iter(reinterpret_cast<uint16_t *>(x));
    global_iterator<gm_y,  tile_o>  y_iter(reinterpret_cast<uint8_t *>(y));

    for (int kb = 0; kb < numKb; ++kb) {
        for (int n = 0; n < numN; ++n) {
            // ---- Pass 1: reduce BlockSize rows across R_sub sub-chunks ----
            // Reduce amax in the uint16 abs-BIT domain. This is OP-FAITHFUL to
            // AscendC's non-tail ComputeScaleCuBlas bf16 branch, which reduces the
            // SAME way: And(x, BF16_ABS_MASK) + uint16 Reg::Max accumulate into
            // maxU16 (dynamic_mx_quant_not_tail_axis_optimize_high_perf_large_tail.h
            // :426-440) -- NOT a bf16 value-domain reduce. For non-negative bf16 the
            // unsigned bit order is monotonic in magnitude, so max-of-abs-bits ==
            // max-of-abs-value for finite inputs (inf/NaN are caught by the core's
            // `finite` mask). Choosing this domain also sidesteps a bf16 TEXPANDS
            // seed: the running-max needs an initial value, and TEXPANDS of a bf16
            // immediate crashes the LinxV5 backend ("illegal type in inline asm",
            // getCopyToParts) -- but a uint16 TEXPANDS(0) seed is legal. (NOTE: bf16
            // elementwise TMAX itself does NOT crash -- verified by probe -- so a
            // bf16 value-domain reduce with a peeled-first-sub-chunk TCOLMAX seed
            // would also compile; we pick the uint16 abs-bit domain because it
            // MATCHES AscendC exactly, not because bf16 TMAX is unavailable.) The
            // plain nontail_cublas_fp8 uses a bf16 value-domain reduce (TABS + bf16
            // TCOLMAX, single-pass so no cross-chunk seed) which is numerically
            // equivalent for finite non-negative values.
            tile_f32_1 max_f;
            if constexpr (std::is_same_v<InT, __bf16>) {
                // bf16: uint16 abs-BIT domain reduce (OP-FAITHFUL to AscendC bf16
                // branch; uint16 TEXPANDS(0) seed legal where a bf16 seed crashes).
                tile_box max_abs_acc;
                TEXPANDS(max_abs_acc, static_cast<uint16_t>(0)); // running max seed
                for (int s = 0; s < numSub; ++s) {
                    // absolute sub-chunk row-block index; R_sub == tile height ==
                    // iterator i-stride, so no base-pointer fold needed for x.
                    const int rb = kb * numSub + s;
                    auto gxu = xu_iter(rb, n);
                    tile_xu x_u16;
                    TLOAD(x_u16, gxu);
                    tile_xu abs_bits;
                    TANDS(abs_bits, x_u16, BF16_ABS_MASK);   // drop sign bit
                    tile_box partial;
                    TCOLMAX(partial, abs_bits);              // rows -> valid row=1
                    TMAX(max_abs_acc, max_abs_acc, partial); // cross-sub-chunk accum
                }
                // reinterpret accumulated abs bits -> bf16 -> fp32 amax for the core.
                // 问题4 正式方案：reinterpret_tile 零指令把 max_abs_acc(uint16) 视为 bf16，
                // 替代 scratch-HBM 的 reinterpret_u16_to_bf16。max_abs_acc 为具名 lvalue。
                auto amax_bf16 = reinterpret_tile<__bf16>(max_abs_acc);
                TCVT(max_f, amax_bf16);                  // cast reduced amax to fp32
            } else if constexpr (std::is_same_v<InT, float>) {
                // fp32: reduce amax in the fp32 VALUE domain (full precision, no
                // reinterpret). Peel sub-chunk 0 to seed the running max (avoids any
                // seed immediate); accumulate the rest via elementwise TMAX. The
                // reduced amax is already fp32 -> flows straight into the core.
                {
                    auto gx0 = x_iter(kb * numSub + 0, n);
                    tile_x xq0; TLOAD(xq0, gx0);
                    tile_x abs0; TABS(abs0, xq0);
                    TCOLMAX(max_f, abs0);                // seed = sub-chunk 0 col-max
                }
                for (int s = 1; s < numSub; ++s) {
                    const int rb = kb * numSub + s;
                    auto gx = x_iter(rb, n);
                    tile_x xq; TLOAD(xq, gx);
                    tile_x abs_x; TABS(abs_x, xq);
                    tile_f32_1 partial; TCOLMAX(partial, abs_x);
                    TMAX(max_f, max_f, partial);
                }
            } else {
                // half: reduce amax in the half VALUE domain (keeps full mantissa; no
                // half->bf16 pre-cast). Peeled seed + elementwise TMAX, then TCVT the
                // reduced half amax to fp32. Mirrors generic compute_cublas_scale.
                tile_amax_in acc;
                {
                    auto gx0 = x_iter(kb * numSub + 0, n);
                    tile_x xq0; TLOAD(xq0, gx0);
                    tile_x abs0; TABS(abs0, xq0);
                    TCOLMAX(acc, abs0);                  // seed = sub-chunk 0 col-max
                }
                for (int s = 1; s < numSub; ++s) {
                    const int rb = kb * numSub + s;
                    auto gx = x_iter(rb, n);
                    tile_x xq; TLOAD(xq, gx);
                    tile_x abs_x; TABS(abs_x, xq);
                    tile_amax_in partial; TCOLMAX(partial, abs_x);
                    TMAX(acc, acc, partial);
                }
                TCVT(max_f, acc);                        // half amax -> fp32
            }

            tile_box scale_byte;
            tile_box recip;
            // ================================================================
            // 内联展开：等价于 common::compute_cublas_core（IDEAL CmpMode 版，对照
            // AscendC ComputeScaleCublas）。就地展开以规避 RECORD 问题8（tile 作真实
            // 函数入参 → S64 栈往返 → gfrun 拒），并把两处规避换正式方案：
            //   · reinterpret_f32_to_u32（scratch-HBM，问题4）→ reinterpret_tile<>（零指令视图）
            //   · GT/LT/NE 的 min/max+默认-EQ 模拟（问题3）→ 带 CmpMode 的原生 TCMPS
            // max_f 已是 fp32 per-column 标量（pass1 归约后），直接进 core。
            // finite/nonzero 掩码须在原地 clamp 前从 raw 视图算完（视图与 max_f 同寄存器）。
            auto raw = reinterpret_tile<uint32_t>(max_f);        // 问题4 正式方案：零指令
            tile_u32_1 finite;
            TCMPS<CmpMode::LT>(finite, raw, FP32_EXP_MASK);      // raw < 0x7f800000
            tile_u32_1 nonzero;
            TCMPS<CmpMode::NE>(nonzero, raw, static_cast<uint32_t>(0));
            TMAXS(max_f, max_f, __builtin_bit_cast(float, MaxLowBoundBits)); // 原地 clamp
            TMULS(max_f, max_f, inv_dst_max<OutT>());
            // clamp 后再开视图（零指令），再用 u32->u32 恒等 TCVT 把位型物化到真实
            // uint32 tile：后续 TSHRS/TANDS/TAND/TOR/TSEL 都是单模板参（dst/src 必须同类型），
            // 视图类型 ≠ 真实 tile，故须先物化一次；相比 scratch-HBM 往返，这里只一条寄存器级 TCVT。
            auto s32v = reinterpret_tile<uint32_t>(max_f);
            tile_u32_1 s32;
            TCVT(s32, s32v);
            tile_u32_1 exp32;
            TSHRS(exp32, s32, FP32_SHR_NUM);
            tile_u32_1 man32;
            TANDS(man32, s32, FP32_MANTISSA_MASK);
            // extractExp = ((exp>0 && exp<254 && man>0) || (exp==0 && man>0x400000))
            //                ? exp+1 : exp
            // PTO ISA 合规写法（PTO-REQ-TEPL-COMPARISON-001）：compare 出 packed predicate、
            // TSEL mask 须 packed predicate、TAND 只作用 integer 且 reject packed——复合条件
            // 用嵌套 TSEL，每个 TSEL 吃单个直接 compare predicate（不可数据域 TAND/TOR 组合掩码）。
            // 详见 README「cuBLAS 守卫掩码的 PTO ISA 合规写法」/ tail·nontail plain 同法。
            tile_u32_1 exp_p1;
            TADDS(exp_p1, exp32, static_cast<uint32_t>(1));
            tile_u32_1 sel;
            TADDS(sel, exp32, static_cast<uint32_t>(0));   // 默认 extractExp = exp
            tile_u32_1 c1; TCMPS<CmpMode::GT>(c1, exp32, static_cast<uint32_t>(0));
            tile_u32_1 c2; TCMPS<CmpMode::LT>(c2, exp32, FP32_NUMBER_254);
            tile_u32_1 c3; TCMPS<CmpMode::GT>(c3, man32, static_cast<uint32_t>(0));
            tile_u32_1 n3; TADDS(n3, sel, static_cast<uint32_t>(0)); TSEL(n3, c3, exp_p1); // c3? e+1 : e
            tile_u32_1 n2; TADDS(n2, sel, static_cast<uint32_t>(0)); TSEL(n2, c2, n3);     // c2? n3 : e
            TSEL(sel, c1, n2);                                                             // c1? n2 : e = p0?e+1:e
            tile_u32_1 c4; TCMPS<CmpMode::EQ>(c4, exp32, static_cast<uint32_t>(0));
            tile_u32_1 c5; TCMPS<CmpMode::GT>(c5, man32, FP32_NUMBER_HALF);
            tile_u32_1 u5; TADDS(u5, sel, static_cast<uint32_t>(0)); TSEL(u5, c5, exp_p1); // c5? e+1 : sel
            TSEL(sel, c4, u5);                                                             // c4? u5 : sel = p1?e+1:sel
            // finite? .. : 0xff ; nonzero? .. : 0
            tile_u32_1 nanb;
            TEXPANDS(nanb, FP32_FP8_NAN);
            TSEL(nanb, finite, sel);        // finite? sel : 0xff
            tile_u32_1 extract;
            TEXPANDS(extract, static_cast<uint32_t>(0));
            TSEL(extract, nonzero, nanb);   // nonzero? .. : 0
            TCVT(scale_byte, extract);      // narrow low16
            // recip = 0x7f00 - (extractExp<<7) ; finite? .. : 0x7f81 ; nonzero? .. : 0
            tile_u32_1 sh;
            TSHLS(sh, extract, static_cast<uint32_t>(BF16_SHR_NUM));
            tile_u32_1 bias;
            TEXPANDS(bias, FP32_EXP_BIAS_CUBLAS);
            tile_u32_1 half;
            TSUB(half, bias, sh);
            tile_u32_1 rnan;
            TEXPANDS(rnan, FP32_NAN_PACK);
            TSEL(rnan, finite, half);       // finite? half : 0x7f81
            tile_u32_1 rsel;
            TEXPANDS(rsel, static_cast<uint32_t>(0));
            TSEL(rsel, nonzero, rnan);      // nonzero? .. : 0
            TCVT(recip, rsel);
            // ================================================================

            // Compact scale store: fold block-row index (kb) into the base
            // pointer (iterator i-stride is physical tile height, not 1). Each
            // block-row writes TileN bytes at scale + kb*Post.
            global_iterator<gm_s, tile_sstore> s_iter(scale + kb * Post);
            auto gs = s_iter(0, n);
            tile_sstore scale_u8;
            TCVT(scale_u8, scale_byte);
            // stored as PLAIN planar [scaleRows, Post] = PTO-ISA Shared B-scale
            // [G,N] (ADR-0101). NO parity interleave: AscendC's Reg::Interleave /
            // [ceil(numKb/2), Post, 2] zip is an Ascend packing convention, not the
            // PTO-ISA scale contract (RECORD 问题5 dissolved 2026-09-03).
            TSTORE(gs, scale_u8);

            // ---- Pass 2: apply per-column inv_scale, cast to fp8 ----
            // 问题4 正式方案：reinterpret_tile 零指令把 recip(uint16) 视为 bf16，
            // 替代 scratch-HBM 的 reinterpret_u16_to_bf16。recip 为具名 uint16 lvalue。
            auto inv_bf16 = reinterpret_tile<__bf16>(recip);
            tile_recip_f1 inv_scale_f;
            TCVT(inv_scale_f, inv_bf16);

            for (int s = 0; s < numSub; ++s) {
                const int rb = kb * numSub + s;
                auto gx = x_iter(rb, n);
                auto gy = y_iter(rb, n);
                tile_x xq;
                TLOAD(xq, gx);
                tile_o oq;
                if constexpr (std::is_same_v<InT, float>) {
                    TCOLEXPANDMUL(xq, xq, inv_scale_f); // per-column scalar broadcast
                    TCVT(oq, xq); // fp32 -> fp8
                } else {
                    tile_f xf;
                    TCVT(xf, xq); // bf16/half -> fp32
                    TCOLEXPANDMUL(xf, xf, inv_scale_f); // per-column scalar broadcast
                    TCVT(oq, xf); // fp32 -> fp8
                }
                TSTORE(gy, oq);
            }
        }
    }
}

} // namespace supernpu::tile_isa::mxquant

#endif
