AuthorID,Author,Date,Content,Attachments,Reactions
"803213471402688522","_luke_w_","2025-11-27T16:03:11.0820000+00:00","You won't have any clock gating cells  if you don't explicitly enable it. Also you got lucky and your `dffrnq` (flop with async reset) are all drive=1.","","ðŸ˜® (1)"
"840182560252624916","logic_anarchy","2025-11-27T16:31:27.0720000+00:00","Oh, I was using some negedge resetn signals. Iâ€™ve removed them now.","",""
"840182560252624916","logic_anarchy","2025-11-27T16:34:07.5750000+00:00","stage 06","project-template_media/image-2606E.png",""
"803213471402688522","_luke_w_","2025-11-27T16:38:03.4110000+00:00","I wrote up those DRC issues with some pictures: https://github.com/wafer-space/gf180mcu-project-template/issues/34","",""
"220639106915368960","tholin","2025-11-27T16:39:30.0710000+00:00","Last time, I brought you the neverending LVS run, today, I bring you the Synthesis run from hell:","project-template_media/image-5B673.png",""
"803213471402688522","_luke_w_","2025-11-27T16:39:45.2400000+00:00","if you have no async reset in your design then how do you know that resetting your chip puts all the pads into tristate?","",""
"803213471402688522","_luke_w_","2025-11-27T16:40:18.3360000+00:00","is this still a gate ROM? I found ABC was thinking incredibly hard about my 256-byte ROM and it helped to have a pipestage after it","",""
"220639106915368960","tholin","2025-11-27T16:40:43.8150000+00:00","No, this is something different.","",""
"220639106915368960","tholin","2025-11-27T16:40:59.0580000+00:00","What does ABC even stand for?","",""
"596068704471482370","246tnt","2025-11-27T16:42:07.1990000+00:00","https://people.eecs.berkeley.edu/~alanmi/abc/","",""
"596068704471482370","246tnt","2025-11-27T16:42:27.0270000+00:00","That's a logic mapper used by yosyis.","",""
"840182560252624916","logic_anarchy","2025-11-27T16:50:18.8070000+00:00","https://gf180mcu-pdk.readthedocs.io/en/latest/IPs/IO/gf180mcu_fd_io/tri_state_2.html","",""
"803213471402688522","_luke_w_","2025-11-27T16:53:15.8000000+00:00","yes that's a tristate buffer?","",""
"803213471402688522","_luke_w_","2025-11-27T16:54:27.3820000+00:00","is there an async path from your reset input to OE or do you have to clock the chip to stop it from driving its outputs in reset?","",""
"840182560252624916","logic_anarchy","2025-11-27T16:58:26.1970000+00:00","I wrote a DM","",""
