
*** Running vivado
    with args -log inst_mem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_mem.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source inst_mem.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 287.129 ; gain = 76.422
INFO: [Synth 8-638] synthesizing module 'inst_mem' [c:/Users/GlommyHand/Desktop/Workstation/Git/Five-level-flow-CPU/Five-level-flow-CPU.srcs/sources_1/ip/inst_mem/synth/inst_mem.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'inst_mem' (11#1) [c:/Users/GlommyHand/Desktop/Workstation/Git/Five-level-flow-CPU/Five-level-flow-CPU.srcs/sources_1/ip/inst_mem/synth/inst_mem.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:02:07 ; elapsed = 00:02:16 . Memory (MB): peak = 519.875 ; gain = 309.168
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:16 . Memory (MB): peak = 519.875 ; gain = 309.168
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 688.043 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:17 ; elapsed = 00:02:28 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:17 ; elapsed = 00:02:28 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:28 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:19 ; elapsed = 00:02:30 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:31 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:41 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:41 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:02:41 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 688.043 ; gain = 477.336
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 688.043 ; gain = 477.336

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT4       |    16|
|2     |LUT6       |   108|
|3     |MUXF7      |    54|
|4     |MUXF8      |    27|
|5     |RAMB36E1   |     1|
|6     |RAMB36E1_1 |    45|
|7     |RAMB36E1_2 |     1|
|8     |RAMB36E1_3 |     1|
|9     |RAMB36E1_4 |     5|
|10    |RAMB36E1_5 |     1|
|11    |RAMB36E1_6 |     2|
|12    |RAMB36E1_7 |     1|
|13    |RAMB36E1_8 |     1|
|14    |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:02:42 . Memory (MB): peak = 688.043 ; gain = 477.336
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 688.043 ; gain = 477.336
