#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May  6 20:57:33 2025
# Process ID: 37952
# Current directory: C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2832 C:\Users\PugWomp\Documents\Github\VerilogSnake\Verilog_Snake\Verilog_Snake.xpr
# Log file: C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/vivado.log
# Journal file: C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake\vivado.jou
# Running On: Eorzea, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 16556 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sim_1/new/Char_test.v
update_compile_order -fileset sim_1
launch_simulation
source vga_TB.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Char_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
reset_run synth_1
launch_simulation
launch_simulation
close_sim
launch_simulation
launch_runs synth_1 -jobs 11
wait_on_run synth_1
reset_run synth_1
launch_simulation
launch_simulation
launch_simulation
source Char_test.tcl
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
open_run impl_1
add_files -norecurse C:/Users/PugWomp/Documents/Github/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/snake_top.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top snake_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
