// Week 2 — Program Counter (6-bit)
// Priority: rst > load > inc > hold
// Run: iverilog -o sim ../testbenches/tb_pc.v pc.v && vvp sim

module pc(
    input            clk, rst, inc, load,
    input      [5:0] load_val,
    output reg [5:0] pc_out
);
    initial pc_out = 6'd0;

    always @(posedge clk) begin
        if (rst)
            pc_out <= 6'd0;
        else if (load)
            pc_out <= load_val;
        else if (inc)
            pc_out <= pc_out + 6'd1;
        // else: hold
    end
endmodule