#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 10 12:15:52 2023
# Process ID: 43576
# Current directory: C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.runs/synth_1/Top.vds
# Journal file: C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.runs/synth_1\vivado.jou
# Running On: DESKTOP-C15GLBI, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16877 MB
#-----------------------------------------------------------
source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 376.840 ; gain = 66.652
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45204
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'Write_Register', assumed default net type 'wire' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Top.sv:49]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 815.113 ; gain = 413.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlStore' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ControlStore.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ControlStore' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ControlStore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'PCMux' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/PCMux.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'PCMux' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/PCMux.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Adder.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Adder.sv:5]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/PC.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/PC.sv:3]
INFO: [Synth 8-6157] synthesizing module 'TwoInputMux' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/TwoInputMux.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'TwoInputMux' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/TwoInputMux.sv:6]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/InstructionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ImmediateOffsetLogic' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ImmediateOffsetLogic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateOffsetLogic' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ImmediateOffsetLogic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/RegisterFile.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/RegisterFile.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BranchLogicBlock' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/BranchLogicBlock.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/BranchLogicBlock.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'BranchLogicBlock' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/BranchLogicBlock.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/DataMemory.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Imm_or_Reg_Mux' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Imm_or_Reg_Mux.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Imm_or_Reg_Mux' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Imm_or_Reg_Mux.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (0#1) [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Top.sv:3]
WARNING: [Synth 8-87] always_comb on 'Immediate_Offset_reg' did not result in combinational logic [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ImmediateOffsetLogic.sv:14]
WARNING: [Synth 8-87] always_comb on 'ALU_Result_reg' did not result in combinational logic [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.sv:19]
WARNING: [Synth 8-3848] Net Write_Register in module/entity Top does not have driver. [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/Top.sv:49]
WARNING: [Synth 8-7129] Port instruction[6] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module ImmediateOffsetLogic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 908.227 ; gain = 506.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 908.227 ; gain = 506.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 908.227 ; gain = 506.496
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Immediate_Offset_reg' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ImmediateOffsetLogic.sv:14]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Result_reg' [C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.sv:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 908.227 ; gain = 506.496
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   9 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port address[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module ImmediateOffsetLogic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[28] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[27] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[26] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[25] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[24] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[23] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[22] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[21] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[20] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[19] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[18] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[17] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[16] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[15] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[14] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[13] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[12] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[11] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[10] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[9] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[8] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[7] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[6] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[5] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_Address[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (imm_logic_block/Immediate_Offset_reg[10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (imm_logic_block/Immediate_Offset_reg[9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (imm_logic_block/Immediate_Offset_reg[8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (imm_logic_block/Immediate_Offset_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (imm_logic_block/Immediate_Offset_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (imm_logic_block/Immediate_Offset_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (imm_logic_block/Immediate_Offset_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (imm_logic_block/Immediate_Offset_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (imm_logic_block/Immediate_Offset_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (alu_and_shf/ALU_Result_reg[0]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1102.133 ; gain = 700.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------+-----------+----------------------+------------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------+-----------+----------------------+------------------+
|Top         | d_mem/data_memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+-----------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1102.133 ; gain = 700.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------+-----------+----------------------+------------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives       | 
+------------+-----------------------+-----------+----------------------+------------------+
|Top         | d_mem/data_memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+-----------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1106.680 ; gain = 704.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.680 ; gain = 704.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.680 ; gain = 704.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.680 ; gain = 704.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.680 ; gain = 704.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.680 ; gain = 704.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.680 ; gain = 704.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |     5|
|3     |LUT2      |    18|
|4     |LUT3      |     9|
|5     |LUT4      |     8|
|6     |LUT5      |    27|
|7     |LUT6      |    33|
|8     |RAM256X1S |    64|
|9     |FDRE      |    15|
|10    |IBUF      |     1|
|11    |OBUF      |    32|
+------+----------+------+

Report Instance Areas: 
+------+------------------+------------------+------+
|      |Instance          |Module            |Cells |
+------+------------------+------------------+------+
|1     |top               |                  |   213|
|2     |  d_mem           |DataMemory        |    80|
|3     |  PC_Plus_Offset  |Adder             |     4|
|4     |  alu_and_shf     |ALU               |     1|
|5     |  i_mem           |InstructionMemory |    77|
|6     |  program_counter |PC                |    17|
+------+------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.680 ; gain = 704.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.680 ; gain = 704.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.680 ; gain = 704.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1109.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 64 instances

Synth Design complete, checksum: f37ebdef
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.422 ; gain = 830.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/zayam/OOO-Processor-in-SystemVerilog/SingleCycle/SingleCycle.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 12:16:33 2023...
