#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 14 21:07:22 2023
# Process ID: 1279805
# Current directory: /home/sims0702/DDC_project-main/lab3.runs/design_1_FSM_VGA_all_0_0_synth_1
# Command line: vivado -log design_1_FSM_VGA_all_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FSM_VGA_all_0_0.tcl
# Log file: /home/sims0702/DDC_project-main/lab3.runs/design_1_FSM_VGA_all_0_0_synth_1/design_1_FSM_VGA_all_0_0.vds
# Journal file: /home/sims0702/DDC_project-main/lab3.runs/design_1_FSM_VGA_all_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_FSM_VGA_all_0_0.tcl -notrace
Command: synth_design -top design_1_FSM_VGA_all_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_FSM_VGA_all_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1280022
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2093.930 ; gain = 0.000 ; free physical = 2925 ; free virtual = 8160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_FSM_VGA_all_0_0' [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_FSM_VGA_all_0_0/synth/design_1_FSM_VGA_all_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FSM_VGA_all' [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/new/FSM_VGA_all.v:23]
	Parameter CLOCK_FREQ bound to: 500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FSM_VGA' [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/new/FSM_VGA.v:3]
	Parameter CLOCK_FREQ bound to: 500000 - type: integer 
	Parameter shapeX bound to: 1 - type: integer 
	Parameter shapeY bound to: 1 - type: integer 
	Parameter shape_size bound to: 60 - type: integer 
	Parameter VERTICAL_MIN bound to: 0 - type: integer 
	Parameter VERTICAL_MAX bound to: 480 - type: integer 
	Parameter HORIZONTAL_MIN bound to: 0 - type: integer 
	Parameter HORIZONTAL_MAX bound to: 640 - type: integer 
	Parameter sInit bound to: 3'b000 
	Parameter sIdle bound to: 3'b001 
	Parameter sWait bound to: 3'b010 
	Parameter sMove_up bound to: 3'b011 
	Parameter sMove_right bound to: 3'b100 
	Parameter sMove_down bound to: 3'b101 
	Parameter sMove_left bound to: 3'b110 
	Parameter sReshape bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'timer_1s' [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/imports/new/timer_1s.v:3]
	Parameter CLOCK_FREQ bound to: 500000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/new/counter.v:3]
	Parameter LIMIT bound to: 500000 - type: integer 
	Parameter bits bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'timer_1s' (2#1) [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/imports/new/timer_1s.v:3]
INFO: [Synth 8-226] default block is never used [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/new/FSM_VGA.v:74]
INFO: [Synth 8-6155] done synthesizing module 'FSM_VGA' (3#1) [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/new/FSM_VGA.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FSM_VGA_all' (4#1) [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/new/FSM_VGA_all.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FSM_VGA_all_0_0' (5#1) [/home/sims0702/DDC_project-main/lab3.srcs/sources_1/bd/design_1/ip/design_1_FSM_VGA_all_0_0/synth/design_1_FSM_VGA_all_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2093.930 ; gain = 0.000 ; free physical = 3008 ; free virtual = 8243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.930 ; gain = 0.000 ; free physical = 3000 ; free virtual = 8236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.930 ; gain = 0.000 ; free physical = 3000 ; free virtual = 8236
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.930 ; gain = 0.000 ; free physical = 2995 ; free virtual = 8230
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.824 ; gain = 0.000 ; free physical = 2920 ; free virtual = 8156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2157.824 ; gain = 0.000 ; free physical = 2920 ; free virtual = 8156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2980 ; free virtual = 8215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2980 ; free virtual = 8215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2980 ; free virtual = 8215
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rFSM_current_reg' in module 'FSM_VGA'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sInit |                          0000001 |                              000
                   sIdle |                          1000000 |                              001
                   sWait |                          0000100 |                              010
                sMove_up |                          0100000 |                              011
             sMove_right |                          0001000 |                              100
              sMove_down |                          0010000 |                              101
              sMove_left |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rFSM_current_reg' using encoding 'one-hot' in module 'FSM_VGA'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2976 ; free virtual = 8212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 3     
	   7 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2959 ; free virtual = 8198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2832 ; free virtual = 8071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2831 ; free virtual = 8071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2830 ; free virtual = 8069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2830 ; free virtual = 8069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2830 ; free virtual = 8069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2830 ; free virtual = 8069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2830 ; free virtual = 8069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2830 ; free virtual = 8069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2830 ; free virtual = 8069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     1|
|3     |LUT2   |     3|
|4     |LUT3   |     7|
|5     |LUT4   |    10|
|6     |LUT5   |    19|
|7     |LUT6   |    32|
|8     |FDRE   |    45|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2830 ; free virtual = 8069
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2157.824 ; gain = 0.000 ; free physical = 2881 ; free virtual = 8120
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2157.824 ; gain = 63.895 ; free physical = 2881 ; free virtual = 8120
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2157.824 ; gain = 0.000 ; free physical = 2954 ; free virtual = 8193
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.824 ; gain = 0.000 ; free physical = 2897 ; free virtual = 8136
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2157.824 ; gain = 64.031 ; free physical = 3036 ; free virtual = 8276
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project-main/lab3.runs/design_1_FSM_VGA_all_0_0_synth_1/design_1_FSM_VGA_all_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project-main/lab3.runs/design_1_FSM_VGA_all_0_0_synth_1/design_1_FSM_VGA_all_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FSM_VGA_all_0_0_utilization_synth.rpt -pb design_1_FSM_VGA_all_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 21:07:53 2023...
