ARM GAS  /tmp/cc1VpVAr.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"vf_extended_float.c"
  13              		.text
  14              		.section	.text.update_alt_conf,"ax",%progbits
  15              		.align	1
  16              		.p2align 4,,15
  17              		.arch armv7e-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu fpv4-sp-d16
  22              		.type	update_alt_conf, %function
  23              	update_alt_conf:
  24              		@ args = 0, pretend = 0, frame = 0
  25              		@ frame_needed = 0, uses_anonymous_args = 0
  26 0000 424A     		ldr	r2, .L12
  27 0002 D2ED087A 		vldr.32	s15, [r2, #32]
  28 0006 92ED0C5A 		vldr.32	s10, [r2, #48]
  29 000a D2ED1C5A 		vldr.32	s11, [r2, #112]
  30 000e 92ED207A 		vldr.32	s14, [r2, #128]
  31 0012 D2ED003A 		vldr.32	s7, [r2]
  32 0016 92ED044A 		vldr.32	s8, [r2, #16]
  33 001a 37EEC56A 		vsub.f32	s12, s15, s10
  34 001e 70EE634A 		vsub.f32	s9, s0, s7
  35 0022 36EE656A 		vsub.f32	s12, s12, s11
  36 0026 70B5     		push	{r4, r5, r6, lr}
  37 0028 36EE076A 		vadd.f32	s12, s12, s14
  38 002c 384E     		ldr	r6, .L12+4
  39 002e 394D     		ldr	r5, .L12+8
  40 0030 82ED060A 		vstr.32	s0, [r2, #24]
  41 0034 02F12400 		add	r0, r2, #36
  42 0038 74EE844A 		vadd.f32	s9, s9, s8
  43 003c 76EE200A 		vadd.f32	s1, s12, s1
  44 0040 F0EE676A 		vmov.f32	s13, s15
  45 0044 B0EE677A 		vmov.f32	s14, s15
  46 0048 3146     		mov	r1, r6
  47 004a 1346     		mov	r3, r2
  48 004c 06F1140C 		add	ip, r6, #20
  49 0050 0446     		mov	r4, r0
  50 0052 AE46     		mov	lr, r5
  51              	.L3:
  52 0054 37EE457A 		vsub.f32	s14, s14, s10
  53 0058 76EEE56A 		vsub.f32	s13, s13, s11
  54 005c 87EE206A 		vdiv.f32	s12, s14, s1
  55 0060 1433     		adds	r3, r3, #20
  56 0062 EEEC016A 		vstmia.32	lr!, {s13}
  57 0066 A1EC016A 		vstmia.32	r1!, {s12}
ARM GAS  /tmp/cc1VpVAr.s 			page 2


  58 006a 6145     		cmp	r1, ip
  59 006c 08D0     		beq	.L2
  60 006e F4EC016A 		vldmia.32	r4!, {s13}
  61 0072 93ED087A 		vldr.32	s14, [r3, #32]
  62 0076 93ED0C5A 		vldr.32	s10, [r3, #48]
  63 007a D4ED135A 		vldr.32	s11, [r4, #76]
  64 007e E9E7     		b	.L3
  65              	.L2:
  66 0080 D2ED015A 		vldr.32	s11, [r2, #4]
  67 0084 92ED026A 		vldr.32	s12, [r2, #8]
  68 0088 92ED037A 		vldr.32	s14, [r2, #12]
  69 008c D6ED006A 		vldr.32	s13, [r6]
  70 0090 96ED012A 		vldr.32	s4, [r6, #4]
  71 0094 D6ED022A 		vldr.32	s5, [r6, #8]
  72 0098 96ED033A 		vldr.32	s6, [r6, #12]
  73 009c 96ED045A 		vldr.32	s10, [r6, #16]
  74 00a0 1D4C     		ldr	r4, .L12+12
  75 00a2 E6EEA43A 		vfma.f32	s7, s13, s9
  76 00a6 05F11401 		add	r1, r5, #20
  77 00aa E2EE245A 		vfma.f32	s11, s4, s9
  78 00ae A2EEA46A 		vfma.f32	s12, s5, s9
  79 00b2 A3EE247A 		vfma.f32	s14, s6, s9
  80 00b6 A5EE244A 		vfma.f32	s8, s10, s9
  81 00ba C2ED003A 		vstr.32	s7, [r2]
  82 00be C2ED015A 		vstr.32	s11, [r2, #4]
  83 00c2 82ED026A 		vstr.32	s12, [r2, #8]
  84 00c6 82ED037A 		vstr.32	s14, [r2, #12]
  85 00ca 82ED044A 		vstr.32	s8, [r2, #16]
  86              	.L4:
  87 00ce 2B46     		mov	r3, r5
  88 00d0 B3EC017A 		vldmia.32	r3!, {s14}
  89 00d4 E7EE667A 		vfms.f32	s15, s14, s13
  90 00d8 0246     		mov	r2, r0
  91 00da 9942     		cmp	r1, r3
  92 00dc 42ED017A 		vstr.32	s15, [r2, #-4]
  93 00e0 09D0     		beq	.L11
  94              	.L5:
  95 00e2 F2EC017A 		vldmia.32	r2!, {s15}
  96 00e6 B3EC017A 		vldmia.32	r3!, {s14}
  97 00ea E7EE667A 		vfms.f32	s15, s14, s13
  98 00ee 9942     		cmp	r1, r3
  99 00f0 42ED017A 		vstr.32	s15, [r2, #-4]
 100 00f4 F5D1     		bne	.L5
 101              	.L11:
 102 00f6 6445     		cmp	r4, ip
 103 00f8 00F11400 		add	r0, r0, #20
 104 00fc 04D0     		beq	.L1
 105 00fe F4EC016A 		vldmia.32	r4!, {s13}
 106 0102 50ED017A 		vldr.32	s15, [r0, #-4]
 107 0106 E2E7     		b	.L4
 108              	.L1:
 109 0108 70BD     		pop	{r4, r5, r6, pc}
 110              	.L13:
 111 010a 00BF     		.align	2
 112              	.L12:
 113 010c 00000000 		.word	.LANCHOR0
 114 0110 00000000 		.word	.LANCHOR1
ARM GAS  /tmp/cc1VpVAr.s 			page 3


 115 0114 00000000 		.word	.LANCHOR2
 116 0118 04000000 		.word	.LANCHOR1+4
 117              		.size	update_alt_conf, .-update_alt_conf
 118              		.section	.text.update_obs_height,"ax",%progbits
 119              		.align	1
 120              		.p2align 4,,15
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu fpv4-sp-d16
 125              		.type	update_obs_height, %function
 126              	update_obs_height:
 127              		@ args = 0, pretend = 0, frame = 0
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129              		@ link register save eliminated.
 130 0000 2E49     		ldr	r1, .L22
 131 0002 2F48     		ldr	r0, .L22+4
 132 0004 91ED046A 		vldr.32	s12, [r1, #16]
 133 0008 D1ED207A 		vldr.32	s15, [r1, #128]
 134 000c 70B4     		push	{r4, r5, r6}
 135 000e 30EE460A 		vsub.f32	s0, s0, s12
 136 0012 70EEA70A 		vadd.f32	s1, s1, s15
 137 0016 0A46     		mov	r2, r1
 138 0018 0346     		mov	r3, r0
 139 001a 00F1140C 		add	ip, r0, #20
 140              	.L15:
 141 001e 92ED0C7A 		vldr.32	s14, [r2, #48]
 142 0022 C7EE207A 		vdiv.f32	s15, s14, s1
 143 0026 1432     		adds	r2, r2, #20
 144 0028 E3EC017A 		vstmia.32	r3!, {s15}
 145 002c 6345     		cmp	r3, ip
 146 002e F6D1     		bne	.L15
 147 0030 91ED005A 		vldr.32	s10, [r1]
 148 0034 D1ED015A 		vldr.32	s11, [r1, #4]
 149 0038 91ED027A 		vldr.32	s14, [r1, #8]
 150 003c D1ED037A 		vldr.32	s15, [r1, #12]
 151 0040 D0ED006A 		vldr.32	s13, [r0]
 152 0044 90ED013A 		vldr.32	s6, [r0, #4]
 153 0048 D0ED023A 		vldr.32	s7, [r0, #8]
 154 004c 90ED034A 		vldr.32	s8, [r0, #12]
 155 0050 D0ED044A 		vldr.32	s9, [r0, #16]
 156 0054 1B4D     		ldr	r5, .L22+8
 157 0056 1C4C     		ldr	r4, .L22+12
 158 0058 1C4E     		ldr	r6, .L22+16
 159 005a A6EE805A 		vfma.f32	s10, s13, s0
 160 005e E3EE005A 		vfma.f32	s11, s6, s0
 161 0062 A3EE807A 		vfma.f32	s14, s7, s0
 162 0066 E4EE007A 		vfma.f32	s15, s8, s0
 163 006a A4EE806A 		vfma.f32	s12, s9, s0
 164 006e 81ED005A 		vstr.32	s10, [r1]
 165 0072 C1ED015A 		vstr.32	s11, [r1, #4]
 166 0076 81ED027A 		vstr.32	s14, [r1, #8]
 167 007a C1ED037A 		vstr.32	s15, [r1, #12]
 168 007e 81ED046A 		vstr.32	s12, [r1, #16]
 169 0082 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 170 0084 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 171 0086 2846     		mov	r0, r5
ARM GAS  /tmp/cc1VpVAr.s 			page 4


 172 0088 2146     		mov	r1, r4
 173 008a 50F86039 		ldr	r3, [r0], #-96
 174 008e 41F8043B 		str	r3, [r1], #4
 175              	.L16:
 176 0092 0D4A     		ldr	r2, .L22+12
 177 0094 0346     		mov	r3, r0
 178              	.L17:
 179 0096 D3ED007A 		vldr.32	s15, [r3]
 180 009a B2EC017A 		vldmia.32	r2!, {s14}
 181 009e E7EE667A 		vfms.f32	s15, s14, s13
 182 00a2 8A42     		cmp	r2, r1
 183 00a4 E3EC017A 		vstmia.32	r3!, {s15}
 184 00a8 F5D1     		bne	.L17
 185 00aa 6645     		cmp	r6, ip
 186 00ac 00F11400 		add	r0, r0, #20
 187 00b0 02D0     		beq	.L14
 188 00b2 F6EC016A 		vldmia.32	r6!, {s13}
 189 00b6 ECE7     		b	.L16
 190              	.L14:
 191 00b8 70BC     		pop	{r4, r5, r6}
 192 00ba 7047     		bx	lr
 193              	.L23:
 194              		.align	2
 195              	.L22:
 196 00bc 00000000 		.word	.LANCHOR0
 197 00c0 00000000 		.word	.LANCHOR3
 198 00c4 70000000 		.word	.LANCHOR0+112
 199 00c8 00000000 		.word	.LANCHOR4
 200 00cc 04000000 		.word	.LANCHOR3+4
 201              		.size	update_obs_height, .-update_obs_height
 202              		.section	.text.update_biased_z_conf,"ax",%progbits
 203              		.align	1
 204              		.p2align 4,,15
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu fpv4-sp-d16
 209              		.type	update_biased_z_conf, %function
 210              	update_biased_z_conf:
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 214 0000 F0B4     		push	{r4, r5, r6, r7}
 215 0002 454C     		ldr	r4, .L34
 216 0004 454F     		ldr	r7, .L34+4
 217 0006 D4ED087A 		vldr.32	s15, [r4, #32]
 218 000a 94ED0B5A 		vldr.32	s10, [r4, #44]
 219 000e D4ED175A 		vldr.32	s11, [r4, #92]
 220 0012 94ED1A7A 		vldr.32	s14, [r4, #104]
 221 0016 D4ED003A 		vldr.32	s7, [r4]
 222 001a 94ED034A 		vldr.32	s8, [r4, #12]
 223 001e 404E     		ldr	r6, .L34+8
 224 0020 84ED070A 		vstr.32	s0, [r4, #28]
 225 0024 37EEC56A 		vsub.f32	s12, s15, s10
 226 0028 70EE634A 		vsub.f32	s9, s0, s7
 227 002c 36EE656A 		vsub.f32	s12, s12, s11
 228 0030 04F12400 		add	r0, r4, #36
ARM GAS  /tmp/cc1VpVAr.s 			page 5


 229 0034 36EE076A 		vadd.f32	s12, s12, s14
 230 0038 74EE844A 		vadd.f32	s9, s9, s8
 231 003c 76EE200A 		vadd.f32	s1, s12, s1
 232 0040 F0EE676A 		vmov.f32	s13, s15
 233 0044 B0EE677A 		vmov.f32	s14, s15
 234 0048 3A46     		mov	r2, r7
 235 004a 2346     		mov	r3, r4
 236 004c 07F1140C 		add	ip, r7, #20
 237 0050 0146     		mov	r1, r0
 238 0052 3546     		mov	r5, r6
 239              	.L26:
 240 0054 37EE457A 		vsub.f32	s14, s14, s10
 241 0058 76EEE56A 		vsub.f32	s13, s13, s11
 242 005c 87EE206A 		vdiv.f32	s12, s14, s1
 243 0060 1433     		adds	r3, r3, #20
 244 0062 E5EC016A 		vstmia.32	r5!, {s13}
 245 0066 A2EC016A 		vstmia.32	r2!, {s12}
 246 006a 6245     		cmp	r2, ip
 247 006c 08D0     		beq	.L25
 248 006e F1EC016A 		vldmia.32	r1!, {s13}
 249 0072 93ED087A 		vldr.32	s14, [r3, #32]
 250 0076 93ED0B5A 		vldr.32	s10, [r3, #44]
 251 007a D1ED0E5A 		vldr.32	s11, [r1, #56]
 252 007e E9E7     		b	.L26
 253              	.L25:
 254 0080 D4ED015A 		vldr.32	s11, [r4, #4]
 255 0084 94ED026A 		vldr.32	s12, [r4, #8]
 256 0088 94ED047A 		vldr.32	s14, [r4, #16]
 257 008c D7ED006A 		vldr.32	s13, [r7]
 258 0090 97ED012A 		vldr.32	s4, [r7, #4]
 259 0094 D7ED022A 		vldr.32	s5, [r7, #8]
 260 0098 97ED033A 		vldr.32	s6, [r7, #12]
 261 009c 97ED045A 		vldr.32	s10, [r7, #16]
 262 00a0 204D     		ldr	r5, .L34+12
 263 00a2 E6EEA43A 		vfma.f32	s7, s13, s9
 264 00a6 06F11401 		add	r1, r6, #20
 265 00aa E2EE245A 		vfma.f32	s11, s4, s9
 266 00ae A2EEA46A 		vfma.f32	s12, s5, s9
 267 00b2 A3EE244A 		vfma.f32	s8, s6, s9
 268 00b6 A5EE247A 		vfma.f32	s14, s10, s9
 269 00ba C4ED003A 		vstr.32	s7, [r4]
 270 00be C4ED015A 		vstr.32	s11, [r4, #4]
 271 00c2 84ED026A 		vstr.32	s12, [r4, #8]
 272 00c6 84ED034A 		vstr.32	s8, [r4, #12]
 273 00ca 84ED047A 		vstr.32	s14, [r4, #16]
 274              	.L27:
 275 00ce 3346     		mov	r3, r6
 276 00d0 B3EC017A 		vldmia.32	r3!, {s14}
 277 00d4 E7EE667A 		vfms.f32	s15, s14, s13
 278 00d8 0246     		mov	r2, r0
 279 00da 9942     		cmp	r1, r3
 280 00dc 42ED017A 		vstr.32	s15, [r2, #-4]
 281 00e0 09D0     		beq	.L33
 282              	.L28:
 283 00e2 F2EC017A 		vldmia.32	r2!, {s15}
 284 00e6 B3EC017A 		vldmia.32	r3!, {s14}
 285 00ea E7EE667A 		vfms.f32	s15, s14, s13
ARM GAS  /tmp/cc1VpVAr.s 			page 6


 286 00ee 9942     		cmp	r1, r3
 287 00f0 42ED017A 		vstr.32	s15, [r2, #-4]
 288 00f4 F5D1     		bne	.L28
 289              	.L33:
 290 00f6 6545     		cmp	r5, ip
 291 00f8 00F11400 		add	r0, r0, #20
 292 00fc 04D0     		beq	.L29
 293 00fe F5EC016A 		vldmia.32	r5!, {s13}
 294 0102 50ED017A 		vldr.32	s15, [r0, #-4]
 295 0106 E2E7     		b	.L27
 296              	.L29:
 297 0108 D4ED240A 		vldr.32	s1, [r4, #144]
 298 010c 9FED060A 		vldr.32	s0, .L34+16
 299 0110 F0BC     		pop	{r4, r5, r6, r7}
 300 0112 FFF7FEBF 		b	update_obs_height
 301              	.L35:
 302 0116 00BF     		.align	2
 303              	.L34:
 304 0118 00000000 		.word	.LANCHOR0
 305 011c 00000000 		.word	.LANCHOR5
 306 0120 00000000 		.word	.LANCHOR6
 307 0124 04000000 		.word	.LANCHOR5+4
 308 0128 00000000 		.word	0
 309              		.size	update_biased_z_conf, .-update_biased_z_conf
 310              		.section	.rodata.send_vffe.str1.4,"aMS",%progbits,1
 311              		.align	2
 312              	.LC0:
 313 0000 5646465F 		.ascii	"VFF_EXTENDED\000"
 313      45585445 
 313      4E444544 
 313      00
 314              		.section	.text.send_vffe,"ax",%progbits
 315              		.align	1
 316              		.p2align 4,,15
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 320              		.fpu fpv4-sp-d16
 321              		.type	send_vffe, %function
 322              	send_vffe:
 323              		@ args = 0, pretend = 0, frame = 16
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 326 0002 87B0     		sub	sp, sp, #28
 327 0004 1F22     		movs	r2, #31
 328 0006 0024     		movs	r4, #0
 329 0008 0368     		ldr	r3, [r0]
 330 000a 0490     		str	r0, [sp, #16]
 331 000c 0591     		str	r1, [sp, #20]
 332 000e ADF80C20 		strh	r2, [sp, #12]	@ movhi
 333 0012 3821     		movs	r1, #56
 334 0014 8DF80E40 		strb	r4, [sp, #14]
 335 0018 0294     		str	r4, [sp, #8]
 336 001a 03A8     		add	r0, sp, #12
 337 001c 9847     		blx	r3
 338 001e 049B     		ldr	r3, [sp, #16]
 339 0020 82B2     		uxth	r2, r0
ARM GAS  /tmp/cc1VpVAr.s 			page 7


 340 0022 5B68     		ldr	r3, [r3, #4]
 341 0024 0546     		mov	r5, r0
 342 0026 02A9     		add	r1, sp, #8
 343 0028 03A8     		add	r0, sp, #12
 344 002a 9847     		blx	r3
 345 002c 049B     		ldr	r3, [sp, #16]
 346 002e 0028     		cmp	r0, #0
 347 0030 00F0CE80 		beq	.L37
 348 0034 2946     		mov	r1, r5
 349 0036 03A8     		add	r0, sp, #12
 350 0038 DB69     		ldr	r3, [r3, #28]
 351 003a 9847     		blx	r3
 352 003c 049B     		ldr	r3, [sp, #16]
 353 003e 0299     		ldr	r1, [sp, #8]
 354 0040 1B69     		ldr	r3, [r3, #16]
 355 0042 03A8     		add	r0, sp, #12
 356 0044 3822     		movs	r2, #56
 357 0046 9847     		blx	r3
 358 0048 0123     		movs	r3, #1
 359 004a 049A     		ldr	r2, [sp, #16]
 360 004c 0193     		str	r3, [sp, #4]
 361 004e 03AB     		add	r3, sp, #12
 362 0050 0093     		str	r3, [sp]
 363 0052 9568     		ldr	r5, [r2, #8]
 364 0054 0299     		ldr	r1, [sp, #8]
 365 0056 2346     		mov	r3, r4
 366 0058 03A8     		add	r0, sp, #12
 367 005a 0222     		movs	r2, #2
 368 005c A847     		blx	r5
 369 005e 9DF80D30 		ldrb	r3, [sp, #13]	@ zero_extendqisi2
 370 0062 049A     		ldr	r2, [sp, #16]
 371 0064 0299     		ldr	r1, [sp, #8]
 372 0066 CDE90034 		strd	r3, r4, [sp]
 373 006a 03A8     		add	r0, sp, #12
 374 006c D568     		ldr	r5, [r2, #12]
 375 006e 2346     		mov	r3, r4
 376 0070 0222     		movs	r2, #2
 377 0072 A847     		blx	r5
 378 0074 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 379 0078 049A     		ldr	r2, [sp, #16]
 380 007a 0299     		ldr	r1, [sp, #8]
 381 007c 1B01     		lsls	r3, r3, #4
 382 007e 43F00103 		orr	r3, r3, #1
 383 0082 DBB2     		uxtb	r3, r3
 384 0084 CDE90034 		strd	r3, r4, [sp]
 385 0088 03A8     		add	r0, sp, #12
 386 008a D568     		ldr	r5, [r2, #12]
 387 008c 2346     		mov	r3, r4
 388 008e 0222     		movs	r2, #2
 389 0090 A847     		blx	r5
 390 0092 5249     		ldr	r1, .L40
 391 0094 049A     		ldr	r2, [sp, #16]
 392 0096 524D     		ldr	r5, .L40+4
 393 0098 A123     		movs	r3, #161
 394 009a CDE90031 		strd	r3, r1, [sp]
 395 009e 03A8     		add	r0, sp, #12
 396 00a0 D668     		ldr	r6, [r2, #12]
ARM GAS  /tmp/cc1VpVAr.s 			page 8


 397 00a2 0299     		ldr	r1, [sp, #8]
 398 00a4 2346     		mov	r3, r4
 399 00a6 0222     		movs	r2, #2
 400 00a8 B047     		blx	r6
 401 00aa 0426     		movs	r6, #4
 402 00ac 049B     		ldr	r3, [sp, #16]
 403 00ae 0196     		str	r6, [sp, #4]
 404 00b0 05F11C02 		add	r2, r5, #28
 405 00b4 0092     		str	r2, [sp]
 406 00b6 9F68     		ldr	r7, [r3, #8]
 407 00b8 0299     		ldr	r1, [sp, #8]
 408 00ba 2346     		mov	r3, r4
 409 00bc 03A8     		add	r0, sp, #12
 410 00be 0A22     		movs	r2, #10
 411 00c0 B847     		blx	r7
 412 00c2 049B     		ldr	r3, [sp, #16]
 413 00c4 0196     		str	r6, [sp, #4]
 414 00c6 05F11802 		add	r2, r5, #24
 415 00ca 0092     		str	r2, [sp]
 416 00cc 9F68     		ldr	r7, [r3, #8]
 417 00ce 0299     		ldr	r1, [sp, #8]
 418 00d0 2346     		mov	r3, r4
 419 00d2 03A8     		add	r0, sp, #12
 420 00d4 0A22     		movs	r2, #10
 421 00d6 B847     		blx	r7
 422 00d8 CDE90056 		strd	r5, r6, [sp]
 423 00dc 049B     		ldr	r3, [sp, #16]
 424 00de 0299     		ldr	r1, [sp, #8]
 425 00e0 9F68     		ldr	r7, [r3, #8]
 426 00e2 03A8     		add	r0, sp, #12
 427 00e4 2346     		mov	r3, r4
 428 00e6 0A22     		movs	r2, #10
 429 00e8 B847     		blx	r7
 430 00ea 049B     		ldr	r3, [sp, #16]
 431 00ec 0196     		str	r6, [sp, #4]
 432 00ee AA19     		adds	r2, r5, r6
 433 00f0 0092     		str	r2, [sp]
 434 00f2 9F68     		ldr	r7, [r3, #8]
 435 00f4 0299     		ldr	r1, [sp, #8]
 436 00f6 2346     		mov	r3, r4
 437 00f8 03A8     		add	r0, sp, #12
 438 00fa 0A22     		movs	r2, #10
 439 00fc B847     		blx	r7
 440 00fe 049B     		ldr	r3, [sp, #16]
 441 0100 0196     		str	r6, [sp, #4]
 442 0102 05F11402 		add	r2, r5, #20
 443 0106 0092     		str	r2, [sp]
 444 0108 9F68     		ldr	r7, [r3, #8]
 445 010a 0299     		ldr	r1, [sp, #8]
 446 010c 2346     		mov	r3, r4
 447 010e 03A8     		add	r0, sp, #12
 448 0110 0A22     		movs	r2, #10
 449 0112 B847     		blx	r7
 450 0114 049B     		ldr	r3, [sp, #16]
 451 0116 0196     		str	r6, [sp, #4]
 452 0118 05F10802 		add	r2, r5, #8
 453 011c 0092     		str	r2, [sp]
ARM GAS  /tmp/cc1VpVAr.s 			page 9


 454 011e 9F68     		ldr	r7, [r3, #8]
 455 0120 0299     		ldr	r1, [sp, #8]
 456 0122 2346     		mov	r3, r4
 457 0124 03A8     		add	r0, sp, #12
 458 0126 0A22     		movs	r2, #10
 459 0128 B847     		blx	r7
 460 012a 049B     		ldr	r3, [sp, #16]
 461 012c 0196     		str	r6, [sp, #4]
 462 012e 05F10C02 		add	r2, r5, #12
 463 0132 0092     		str	r2, [sp]
 464 0134 9F68     		ldr	r7, [r3, #8]
 465 0136 0299     		ldr	r1, [sp, #8]
 466 0138 2346     		mov	r3, r4
 467 013a 03A8     		add	r0, sp, #12
 468 013c 0A22     		movs	r2, #10
 469 013e B847     		blx	r7
 470 0140 049B     		ldr	r3, [sp, #16]
 471 0142 0196     		str	r6, [sp, #4]
 472 0144 05F11002 		add	r2, r5, #16
 473 0148 0092     		str	r2, [sp]
 474 014a 9F68     		ldr	r7, [r3, #8]
 475 014c 0299     		ldr	r1, [sp, #8]
 476 014e 2346     		mov	r3, r4
 477 0150 03A8     		add	r0, sp, #12
 478 0152 0A22     		movs	r2, #10
 479 0154 B847     		blx	r7
 480 0156 049B     		ldr	r3, [sp, #16]
 481 0158 0196     		str	r6, [sp, #4]
 482 015a 05F12002 		add	r2, r5, #32
 483 015e 0092     		str	r2, [sp]
 484 0160 9F68     		ldr	r7, [r3, #8]
 485 0162 0299     		ldr	r1, [sp, #8]
 486 0164 2346     		mov	r3, r4
 487 0166 03A8     		add	r0, sp, #12
 488 0168 0A22     		movs	r2, #10
 489 016a B847     		blx	r7
 490 016c 049B     		ldr	r3, [sp, #16]
 491 016e 0196     		str	r6, [sp, #4]
 492 0170 05F13802 		add	r2, r5, #56
 493 0174 0092     		str	r2, [sp]
 494 0176 9F68     		ldr	r7, [r3, #8]
 495 0178 0299     		ldr	r1, [sp, #8]
 496 017a 2346     		mov	r3, r4
 497 017c 03A8     		add	r0, sp, #12
 498 017e 0A22     		movs	r2, #10
 499 0180 B847     		blx	r7
 500 0182 049B     		ldr	r3, [sp, #16]
 501 0184 0196     		str	r6, [sp, #4]
 502 0186 05F15002 		add	r2, r5, #80
 503 018a 0092     		str	r2, [sp]
 504 018c 9F68     		ldr	r7, [r3, #8]
 505 018e 0299     		ldr	r1, [sp, #8]
 506 0190 2346     		mov	r3, r4
 507 0192 03A8     		add	r0, sp, #12
 508 0194 0A22     		movs	r2, #10
 509 0196 B847     		blx	r7
 510 0198 049B     		ldr	r3, [sp, #16]
ARM GAS  /tmp/cc1VpVAr.s 			page 10


 511 019a 0196     		str	r6, [sp, #4]
 512 019c 05F16802 		add	r2, r5, #104
 513 01a0 0092     		str	r2, [sp]
 514 01a2 9F68     		ldr	r7, [r3, #8]
 515 01a4 0299     		ldr	r1, [sp, #8]
 516 01a6 2346     		mov	r3, r4
 517 01a8 03A8     		add	r0, sp, #12
 518 01aa 0A22     		movs	r2, #10
 519 01ac 8035     		adds	r5, r5, #128
 520 01ae B847     		blx	r7
 521 01b0 CDE90056 		strd	r5, r6, [sp]
 522 01b4 049B     		ldr	r3, [sp, #16]
 523 01b6 0299     		ldr	r1, [sp, #8]
 524 01b8 9D68     		ldr	r5, [r3, #8]
 525 01ba 03A8     		add	r0, sp, #12
 526 01bc 2346     		mov	r3, r4
 527 01be 0A22     		movs	r2, #10
 528 01c0 A847     		blx	r5
 529 01c2 049B     		ldr	r3, [sp, #16]
 530 01c4 0299     		ldr	r1, [sp, #8]
 531 01c6 5B69     		ldr	r3, [r3, #20]
 532 01c8 03A8     		add	r0, sp, #12
 533 01ca 9847     		blx	r3
 534 01cc 07B0     		add	sp, sp, #28
 535              		@ sp needed
 536 01ce F0BD     		pop	{r4, r5, r6, r7, pc}
 537              	.L37:
 538 01d0 9B69     		ldr	r3, [r3, #24]
 539 01d2 03A8     		add	r0, sp, #12
 540 01d4 9847     		blx	r3
 541 01d6 07B0     		add	sp, sp, #28
 542              		@ sp needed
 543 01d8 F0BD     		pop	{r4, r5, r6, r7, pc}
 544              	.L41:
 545 01da 00BF     		.align	2
 546              	.L40:
 547 01dc 00000000 		.word	.LC0
 548 01e0 00000000 		.word	.LANCHOR0
 549              		.size	send_vffe, .-send_vffe
 550              		.section	.text.vff_init,"ax",%progbits
 551              		.align	1
 552              		.p2align 4,,15
 553              		.global	vff_init
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 557              		.fpu fpv4-sp-d16
 558              		.type	vff_init, %function
 559              	vff_init:
 560              		@ args = 4, pretend = 0, frame = 0
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562              		@ link register save eliminated.
 563 0000 10B4     		push	{r4}
 564 0002 194C     		ldr	r4, .L46
 565 0004 DDF804C0 		ldr	ip, [sp, #4]	@ float
 566 0008 6160     		str	r1, [r4, #4]	@ float
 567 000a 2146     		mov	r1, r4
ARM GAS  /tmp/cc1VpVAr.s 			page 11


 568 000c 2060     		str	r0, [r4]	@ float
 569 000e A260     		str	r2, [r4, #8]	@ float
 570 0010 E360     		str	r3, [r4, #12]	@ float
 571 0012 C4F810C0 		str	ip, [r4, #16]	@ float
 572 0016 0023     		movs	r3, #0
 573 0018 6434     		adds	r4, r4, #100
 574 001a 8C46     		mov	ip, r1
 575 001c 0A46     		mov	r2, r1
 576 001e 4FF07E50 		mov	r0, #1065353216
 577              	.L43:
 578 0022 0B62     		str	r3, [r1, #32]	@ float
 579 0024 4B62     		str	r3, [r1, #36]	@ float
 580 0026 8B62     		str	r3, [r1, #40]	@ float
 581 0028 CB62     		str	r3, [r1, #44]	@ float
 582 002a 0B63     		str	r3, [r1, #48]	@ float
 583 002c 1431     		adds	r1, r1, #20
 584 002e 8C42     		cmp	r4, r1
 585 0030 1062     		str	r0, [r2, #32]	@ float
 586 0032 02F11802 		add	r2, r2, #24
 587 0036 F4D1     		bne	.L43
 588 0038 0C49     		ldr	r1, .L46+4
 589 003a CCF88030 		str	r3, [ip, #128]	@ float
 590 003e 4FF07C52 		mov	r2, #1056964608
 591 0042 4FF08040 		mov	r0, #1073741824
 592 0046 CCF88420 		str	r2, [ip, #132]	@ float
 593 004a 4FF08243 		mov	r3, #1090519040
 594 004e CCF88800 		str	r0, [ip, #136]	@ float
 595 0052 CCF88C10 		str	r1, [ip, #140]	@ float
 596 0056 064A     		ldr	r2, .L46+8
 597 0058 0648     		ldr	r0, .L46+12
 598 005a 5DF8044B 		ldr	r4, [sp], #4
 599 005e CCF89030 		str	r3, [ip, #144]	@ float
 600 0062 A121     		movs	r1, #161
 601 0064 FFF7FEBF 		b	register_periodic_telemetry
 602              	.L47:
 603              		.align	2
 604              	.L46:
 605 0068 00000000 		.word	.LANCHOR0
 606 006c CDCC4C3E 		.word	1045220557
 607 0070 00000000 		.word	send_vffe
 608 0074 00000000 		.word	pprz_telemetry
 609              		.size	vff_init, .-vff_init
 610              		.section	.text.vff_init_zero,"ax",%progbits
 611              		.align	1
 612              		.p2align 4,,15
 613              		.global	vff_init_zero
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 617              		.fpu fpv4-sp-d16
 618              		.type	vff_init_zero, %function
 619              	vff_init_zero:
 620              		@ args = 0, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622 0000 00B5     		push	{lr}
 623 0002 83B0     		sub	sp, sp, #12
 624 0004 0023     		movs	r3, #0
ARM GAS  /tmp/cc1VpVAr.s 			page 12


 625 0006 1A46     		mov	r2, r3	@ float
 626 0008 1946     		mov	r1, r3	@ float
 627 000a 1846     		mov	r0, r3	@ float
 628 000c 0093     		str	r3, [sp]	@ float
 629 000e FFF7FEFF 		bl	vff_init
 630 0012 03B0     		add	sp, sp, #12
 631              		@ sp needed
 632 0014 5DF804FB 		ldr	pc, [sp], #4
 633              		.size	vff_init_zero, .-vff_init_zero
 634              		.global	__aeabi_f2d
 635              		.global	__aeabi_dadd
 636              		.global	__aeabi_d2f
 637              		.section	.text.vff_propagate,"ax",%progbits
 638              		.align	1
 639              		.p2align 4,,15
 640              		.global	vff_propagate
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 644              		.fpu fpv4-sp-d16
 645              		.type	vff_propagate, %function
 646              	vff_propagate:
 647              		@ args = 0, pretend = 0, frame = 0
 648              		@ frame_needed = 0, uses_anonymous_args = 0
 649 0000 10B5     		push	{r4, lr}
 650 0002 05EE100A 		vmov	s10, r0
 651 0006 4E4C     		ldr	r4, .L52+8
 652 0008 DFED4E5A 		vldr.32	s11, .L52+12
 653 000c D4ED0D1A 		vldr.32	s3, [r4, #52]
 654 0010 94ED092A 		vldr.32	s4, [r4, #36]
 655 0014 94ED0E7A 		vldr.32	s14, [r4, #56]
 656 0018 D4ED136A 		vldr.32	s13, [r4, #76]
 657 001c 94ED0F6A 		vldr.32	s12, [r4, #60]
 658 0020 D4ED0A3A 		vldr.32	s7, [r4, #40]
 659 0024 94ED124A 		vldr.32	s8, [r4, #72]
 660 0028 94ED001A 		vldr.32	s2, [r4]
 661 002c D4ED142A 		vldr.32	s5, [r4, #80]
 662 0030 75EE255A 		vadd.f32	s11, s10, s11
 663 0034 94ED025A 		vldr.32	s10, [r4, #8]
 664 0038 07EE901A 		vmov	s15, r1
 665 003c 75EEC55A 		vsub.f32	s11, s11, s10
 666 0040 94ED015A 		vldr.32	s10, [r4, #4]
 667 0044 C4ED055A 		vstr.32	s11, [r4, #20]
 668 0048 25EEA73A 		vmul.f32	s6, s11, s15
 669 004c 31EE820A 		vadd.f32	s0, s3, s4
 670 0050 2DED028B 		vpush.64	{d8}
 671 0054 F6EE000A 		vmov.f32	s1, #5.0e-1
 672 0058 B0EE458A 		vmov.f32	s16, s10
 673 005c A3EE208A 		vfma.f32	s16, s6, s1
 674 0060 A7EE270A 		vfma.f32	s0, s14, s15
 675 0064 35EE033A 		vadd.f32	s6, s10, s6
 676 0068 F1EE664A 		vneg.f32	s9, s13
 677 006c 94ED085A 		vldr.32	s10, [r4, #32]
 678 0070 84ED013A 		vstr.32	s6, [r4, #4]
 679 0074 74EEC64A 		vsub.f32	s9, s9, s12
 680 0078 A8EE271A 		vfma.f32	s2, s16, s15
 681 007c A0EE275A 		vfma.f32	s10, s0, s15
ARM GAS  /tmp/cc1VpVAr.s 			page 13


 682 0080 B0EE478A 		vmov.f32	s16, s14
 683 0084 37EE630A 		vsub.f32	s0, s14, s7
 684 0088 37EE447A 		vsub.f32	s14, s14, s8
 685 008c E2EEA74A 		vfma.f32	s9, s5, s15
 686 0090 A6EEE77A 		vfms.f32	s14, s13, s15
 687 0094 A4EEA78A 		vfma.f32	s16, s9, s15
 688 0098 F0EE404A 		vmov.f32	s9, s0
 689 009c E6EE674A 		vfms.f32	s9, s12, s15
 690 00a0 E7EE271A 		vfma.f32	s3, s14, s15
 691 00a4 94ED217A 		vldr.32	s14, [r4, #132]
 692 00a8 C4ED0D1A 		vstr.32	s3, [r4, #52]
 693 00ac 27EE877A 		vmul.f32	s14, s15, s14
 694 00b0 E6EE273A 		vfma.f32	s7, s12, s15
 695 00b4 A6EEA74A 		vfma.f32	s8, s13, s15
 696 00b8 A2EEE76A 		vfms.f32	s12, s5, s15
 697 00bc E2EEE76A 		vfms.f32	s13, s5, s15
 698 00c0 A4EEA72A 		vfma.f32	s4, s9, s15
 699 00c4 67EE277A 		vmul.f32	s15, s14, s15
 700 00c8 F0EE455A 		vmov.f32	s11, s10
 701 00cc E7EEA05A 		vfma.f32	s11, s15, s1
 702 00d0 37EE087A 		vadd.f32	s14, s14, s16
 703 00d4 12EE900A 		vmov	r0, s5
 704 00d8 84ED0E7A 		vstr.32	s14, [r4, #56]
 705 00dc 84ED0F6A 		vstr.32	s12, [r4, #60]
 706 00e0 C4ED136A 		vstr.32	s13, [r4, #76]
 707 00e4 84ED092A 		vstr.32	s4, [r4, #36]
 708 00e8 84ED001A 		vstr.32	s2, [r4]
 709 00ec C4ED0A3A 		vstr.32	s7, [r4, #40]
 710 00f0 C4ED085A 		vstr.32	s11, [r4, #32]
 711 00f4 84ED124A 		vstr.32	s8, [r4, #72]
 712 00f8 FFF7FEFF 		bl	__aeabi_f2d
 713 00fc 0EA3     		adr	r3, .L52
 714 00fe D3E90023 		ldrd	r2, [r3]
 715 0102 FFF7FEFF 		bl	__aeabi_dadd
 716 0106 FFF7FEFF 		bl	__aeabi_d2f
 717 010a BDEC028B 		vldm	sp!, {d8}
 718 010e 94ED1A7A 		vldr.32	s14, [r4, #104]
 719 0112 D4ED207A 		vldr.32	s15, [r4, #128]
 720 0116 9FED0C6A 		vldr.32	s12, .L52+16
 721 011a DFED0C6A 		vldr.32	s13, .L52+20
 722 011e 2065     		str	r0, [r4, #80]	@ float
 723 0120 37EE067A 		vadd.f32	s14, s14, s12
 724 0124 77EEA67A 		vadd.f32	s15, s15, s13
 725 0128 84ED1A7A 		vstr.32	s14, [r4, #104]
 726 012c C4ED207A 		vstr.32	s15, [r4, #128]
 727 0130 10BD     		pop	{r4, pc}
 728              	.L53:
 729 0132 00BFAFF3 		.align	3
 729      0080
 730              	.L52:
 731 0138 8DEDB5A0 		.word	-1598689907
 732 013c F7C6B03E 		.word	1051772663
 733 0140 00000000 		.word	.LANCHOR0
 734 0144 C3F51C41 		.word	1092416963
 735 0148 17B7D138 		.word	953267991
 736 014c 00000000 		.word	0
 737              		.size	vff_propagate, .-vff_propagate
ARM GAS  /tmp/cc1VpVAr.s 			page 14


 738              		.section	.text.vff_update_z_conf,"ax",%progbits
 739              		.align	1
 740              		.p2align 4,,15
 741              		.global	vff_update_z_conf
 742              		.syntax unified
 743              		.thumb
 744              		.thumb_func
 745              		.fpu fpv4-sp-d16
 746              		.type	vff_update_z_conf, %function
 747              	vff_update_z_conf:
 748              		@ args = 0, pretend = 0, frame = 0
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750              		@ link register save eliminated.
 751 0000 00EE901A 		vmov	s1, r1
 752 0004 F5EEC00A 		vcmpe.f32	s1, #0
 753 0008 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 754 000c 00EE100A 		vmov	s0, r0
 755 0010 01D4     		bmi	.L54
 756 0012 FFF7FEBF 		b	update_alt_conf
 757              	.L54:
 758 0016 7047     		bx	lr
 759              		.size	vff_update_z_conf, .-vff_update_z_conf
 760              		.section	.text.vff_update_z,"ax",%progbits
 761              		.align	1
 762              		.p2align 4,,15
 763              		.global	vff_update_z
 764              		.syntax unified
 765              		.thumb
 766              		.thumb_func
 767              		.fpu fpv4-sp-d16
 768              		.type	vff_update_z, %function
 769              	vff_update_z:
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772              		@ link register save eliminated.
 773 0000 064B     		ldr	r3, .L58
 774 0002 D3ED230A 		vldr.32	s1, [r3, #140]
 775 0006 F5EEC00A 		vcmpe.f32	s1, #0
 776 000a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 777 000e 00EE100A 		vmov	s0, r0
 778 0012 01D4     		bmi	.L56
 779 0014 FFF7FEBF 		b	update_alt_conf
 780              	.L56:
 781 0018 7047     		bx	lr
 782              	.L59:
 783 001a 00BF     		.align	2
 784              	.L58:
 785 001c 00000000 		.word	.LANCHOR0
 786              		.size	vff_update_z, .-vff_update_z
 787              		.section	.text.vff_update_agl,"ax",%progbits
 788              		.align	1
 789              		.p2align 4,,15
 790              		.global	vff_update_agl
 791              		.syntax unified
 792              		.thumb
 793              		.thumb_func
 794              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc1VpVAr.s 			page 15


 795              		.type	vff_update_agl, %function
 796              	vff_update_agl:
 797              		@ args = 0, pretend = 0, frame = 0
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799              		@ link register save eliminated.
 800 0000 00EE901A 		vmov	s1, r1
 801 0004 F5EEC00A 		vcmpe.f32	s1, #0
 802 0008 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 803 000c 00EE100A 		vmov	s0, r0
 804 0010 01D4     		bmi	.L60
 805 0012 FFF7FEBF 		b	update_alt_conf
 806              	.L60:
 807 0016 7047     		bx	lr
 808              		.size	vff_update_agl, .-vff_update_agl
 809              		.section	.text.vff_update_baro_conf,"ax",%progbits
 810              		.align	1
 811              		.p2align 4,,15
 812              		.global	vff_update_baro_conf
 813              		.syntax unified
 814              		.thumb
 815              		.thumb_func
 816              		.fpu fpv4-sp-d16
 817              		.type	vff_update_baro_conf, %function
 818              	vff_update_baro_conf:
 819              		@ args = 0, pretend = 0, frame = 0
 820              		@ frame_needed = 0, uses_anonymous_args = 0
 821              		@ link register save eliminated.
 822 0000 00EE901A 		vmov	s1, r1
 823 0004 F5EEC00A 		vcmpe.f32	s1, #0
 824 0008 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 825 000c 00EE100A 		vmov	s0, r0
 826 0010 01D4     		bmi	.L62
 827 0012 FFF7FEBF 		b	update_biased_z_conf
 828              	.L62:
 829 0016 7047     		bx	lr
 830              		.size	vff_update_baro_conf, .-vff_update_baro_conf
 831              		.section	.text.vff_update_baro,"ax",%progbits
 832              		.align	1
 833              		.p2align 4,,15
 834              		.global	vff_update_baro
 835              		.syntax unified
 836              		.thumb
 837              		.thumb_func
 838              		.fpu fpv4-sp-d16
 839              		.type	vff_update_baro, %function
 840              	vff_update_baro:
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              		@ link register save eliminated.
 844 0000 064B     		ldr	r3, .L66
 845 0002 D3ED220A 		vldr.32	s1, [r3, #136]
 846 0006 F5EEC00A 		vcmpe.f32	s1, #0
 847 000a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 848 000e 00EE100A 		vmov	s0, r0
 849 0012 01D4     		bmi	.L64
 850 0014 FFF7FEBF 		b	update_biased_z_conf
 851              	.L64:
ARM GAS  /tmp/cc1VpVAr.s 			page 16


 852 0018 7047     		bx	lr
 853              	.L67:
 854 001a 00BF     		.align	2
 855              	.L66:
 856 001c 00000000 		.word	.LANCHOR0
 857              		.size	vff_update_baro, .-vff_update_baro
 858              		.section	.text.vff_update_obs_height,"ax",%progbits
 859              		.align	1
 860              		.p2align 4,,15
 861              		.global	vff_update_obs_height
 862              		.syntax unified
 863              		.thumb
 864              		.thumb_func
 865              		.fpu fpv4-sp-d16
 866              		.type	vff_update_obs_height, %function
 867              	vff_update_obs_height:
 868              		@ args = 0, pretend = 0, frame = 0
 869              		@ frame_needed = 0, uses_anonymous_args = 0
 870              		@ link register save eliminated.
 871 0000 034B     		ldr	r3, .L69
 872 0002 00EE100A 		vmov	s0, r0
 873 0006 D3ED240A 		vldr.32	s1, [r3, #144]
 874 000a FFF7FEBF 		b	update_obs_height
 875              	.L70:
 876 000e 00BF     		.align	2
 877              	.L69:
 878 0010 00000000 		.word	.LANCHOR0
 879              		.size	vff_update_obs_height, .-vff_update_obs_height
 880              		.section	.text.vff_realign,"ax",%progbits
 881              		.align	1
 882              		.p2align 4,,15
 883              		.global	vff_realign
 884              		.syntax unified
 885              		.thumb
 886              		.thumb_func
 887              		.fpu fpv4-sp-d16
 888              		.type	vff_realign, %function
 889              	vff_realign:
 890              		@ args = 0, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              		@ link register save eliminated.
 893 0000 034B     		ldr	r3, .L72
 894 0002 0022     		movs	r2, #0
 895 0004 5A60     		str	r2, [r3, #4]	@ float
 896 0006 1860     		str	r0, [r3]	@ float
 897 0008 DA60     		str	r2, [r3, #12]	@ float
 898 000a 1A61     		str	r2, [r3, #16]	@ float
 899 000c 7047     		bx	lr
 900              	.L73:
 901 000e 00BF     		.align	2
 902              	.L72:
 903 0010 00000000 		.word	.LANCHOR0
 904              		.size	vff_realign, .-vff_realign
 905              		.section	.text.vff_update_vz_conf,"ax",%progbits
 906              		.align	1
 907              		.p2align 4,,15
 908              		.global	vff_update_vz_conf
ARM GAS  /tmp/cc1VpVAr.s 			page 17


 909              		.syntax unified
 910              		.thumb
 911              		.thumb_func
 912              		.fpu fpv4-sp-d16
 913              		.type	vff_update_vz_conf, %function
 914              	vff_update_vz_conf:
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917              		@ link register save eliminated.
 918 0000 07EE901A 		vmov	s15, r1
 919 0004 F5EEC07A 		vcmpe.f32	s15, #0
 920 0008 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 921 000c 5FD4     		bmi	.L82
 922 000e 3049     		ldr	r1, .L85
 923 0010 70B4     		push	{r4, r5, r6}
 924 0012 07EE100A 		vmov	s14, r0
 925 0016 D1ED015A 		vldr.32	s11, [r1, #4]
 926 001a D1ED0E6A 		vldr.32	s13, [r1, #56]
 927 001e 2D48     		ldr	r0, .L85+4
 928 0020 37EE657A 		vsub.f32	s14, s14, s11
 929 0024 77EEA67A 		vadd.f32	s15, s15, s13
 930 0028 0A46     		mov	r2, r1
 931 002a 0346     		mov	r3, r0
 932 002c 00F1140C 		add	ip, r0, #20
 933              	.L76:
 934 0030 92ED096A 		vldr.32	s12, [r2, #36]
 935 0034 C6EE276A 		vdiv.f32	s13, s12, s15
 936 0038 1432     		adds	r2, r2, #20
 937 003a E3EC016A 		vstmia.32	r3!, {s13}
 938 003e 6345     		cmp	r3, ip
 939 0040 F6D1     		bne	.L76
 940 0042 D1ED004A 		vldr.32	s9, [r1]
 941 0046 91ED025A 		vldr.32	s10, [r1, #8]
 942 004a 91ED036A 		vldr.32	s12, [r1, #12]
 943 004e D1ED047A 		vldr.32	s15, [r1, #16]
 944 0052 D0ED006A 		vldr.32	s13, [r0]
 945 0056 D0ED012A 		vldr.32	s5, [r0, #4]
 946 005a 90ED023A 		vldr.32	s6, [r0, #8]
 947 005e D0ED033A 		vldr.32	s7, [r0, #12]
 948 0062 90ED044A 		vldr.32	s8, [r0, #16]
 949 0066 1C4D     		ldr	r5, .L85+8
 950 0068 1C4C     		ldr	r4, .L85+12
 951 006a 1D4E     		ldr	r6, .L85+16
 952 006c E7EE264A 		vfma.f32	s9, s14, s13
 953 0070 E7EE225A 		vfma.f32	s11, s14, s5
 954 0074 A7EE035A 		vfma.f32	s10, s14, s6
 955 0078 A7EE236A 		vfma.f32	s12, s14, s7
 956 007c E7EE047A 		vfma.f32	s15, s14, s8
 957 0080 C1ED004A 		vstr.32	s9, [r1]
 958 0084 C1ED015A 		vstr.32	s11, [r1, #4]
 959 0088 81ED025A 		vstr.32	s10, [r1, #8]
 960 008c 81ED036A 		vstr.32	s12, [r1, #12]
 961 0090 C1ED047A 		vstr.32	s15, [r1, #16]
 962 0094 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 963 0096 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 964 0098 2846     		mov	r0, r5
 965 009a 2146     		mov	r1, r4
ARM GAS  /tmp/cc1VpVAr.s 			page 18


 966 009c 50F82439 		ldr	r3, [r0], #-36
 967 00a0 41F8043B 		str	r3, [r1], #4
 968              	.L77:
 969 00a4 0D4A     		ldr	r2, .L85+12
 970 00a6 0346     		mov	r3, r0
 971              	.L78:
 972 00a8 D3ED007A 		vldr.32	s15, [r3]
 973 00ac B2EC017A 		vldmia.32	r2!, {s14}
 974 00b0 E7EE667A 		vfms.f32	s15, s14, s13
 975 00b4 8A42     		cmp	r2, r1
 976 00b6 E3EC017A 		vstmia.32	r3!, {s15}
 977 00ba F5D1     		bne	.L78
 978 00bc 6645     		cmp	r6, ip
 979 00be 00F11400 		add	r0, r0, #20
 980 00c2 02D0     		beq	.L74
 981 00c4 F6EC016A 		vldmia.32	r6!, {s13}
 982 00c8 ECE7     		b	.L77
 983              	.L74:
 984 00ca 70BC     		pop	{r4, r5, r6}
 985 00cc 7047     		bx	lr
 986              	.L82:
 987 00ce 7047     		bx	lr
 988              	.L86:
 989              		.align	2
 990              	.L85:
 991 00d0 00000000 		.word	.LANCHOR0
 992 00d4 00000000 		.word	.LANCHOR7
 993 00d8 34000000 		.word	.LANCHOR0+52
 994 00dc 00000000 		.word	.LANCHOR8
 995 00e0 04000000 		.word	.LANCHOR7+4
 996              		.size	vff_update_vz_conf, .-vff_update_vz_conf
 997              		.global	vff
 998              		.section	.bss.K.1,"aw",%nobits
 999              		.align	2
 1000              		.set	.LANCHOR7,. + 0
 1001              		.type	K.1, %object
 1002              		.size	K.1, 20
 1003              	K.1:
 1004 0000 00000000 		.space	20
 1004      00000000 
 1004      00000000 
 1004      00000000 
 1004      00000000 
 1005              		.section	.bss.K.3,"aw",%nobits
 1006              		.align	2
 1007              		.set	.LANCHOR3,. + 0
 1008              		.type	K.3, %object
 1009              		.size	K.3, 20
 1010              	K.3:
 1011 0000 00000000 		.space	20
 1011      00000000 
 1011      00000000 
 1011      00000000 
 1011      00000000 
 1012              		.section	.bss.K.5,"aw",%nobits
 1013              		.align	2
 1014              		.set	.LANCHOR5,. + 0
ARM GAS  /tmp/cc1VpVAr.s 			page 19


 1015              		.type	K.5, %object
 1016              		.size	K.5, 20
 1017              	K.5:
 1018 0000 00000000 		.space	20
 1018      00000000 
 1018      00000000 
 1018      00000000 
 1018      00000000 
 1019              		.section	.bss.K.7,"aw",%nobits
 1020              		.align	2
 1021              		.set	.LANCHOR1,. + 0
 1022              		.type	K.7, %object
 1023              		.size	K.7, 20
 1024              	K.7:
 1025 0000 00000000 		.space	20
 1025      00000000 
 1025      00000000 
 1025      00000000 
 1025      00000000 
 1026              		.section	.bss.P.0,"aw",%nobits
 1027              		.align	2
 1028              		.set	.LANCHOR8,. + 0
 1029              		.type	P.0, %object
 1030              		.size	P.0, 20
 1031              	P.0:
 1032 0000 00000000 		.space	20
 1032      00000000 
 1032      00000000 
 1032      00000000 
 1032      00000000 
 1033              		.section	.bss.P.2,"aw",%nobits
 1034              		.align	2
 1035              		.set	.LANCHOR4,. + 0
 1036              		.type	P.2, %object
 1037              		.size	P.2, 20
 1038              	P.2:
 1039 0000 00000000 		.space	20
 1039      00000000 
 1039      00000000 
 1039      00000000 
 1039      00000000 
 1040              		.section	.bss.P.4,"aw",%nobits
 1041              		.align	2
 1042              		.set	.LANCHOR6,. + 0
 1043              		.type	P.4, %object
 1044              		.size	P.4, 20
 1045              	P.4:
 1046 0000 00000000 		.space	20
 1046      00000000 
 1046      00000000 
 1046      00000000 
 1046      00000000 
 1047              		.section	.bss.P.6,"aw",%nobits
 1048              		.align	2
 1049              		.set	.LANCHOR2,. + 0
 1050              		.type	P.6, %object
 1051              		.size	P.6, 20
ARM GAS  /tmp/cc1VpVAr.s 			page 20


 1052              	P.6:
 1053 0000 00000000 		.space	20
 1053      00000000 
 1053      00000000 
 1053      00000000 
 1053      00000000 
 1054              		.section	.bss.vff,"aw",%nobits
 1055              		.align	2
 1056              		.set	.LANCHOR0,. + 0
 1057              		.type	vff, %object
 1058              		.size	vff, 148
 1059              	vff:
 1060 0000 00000000 		.space	148
 1060      00000000 
 1060      00000000 
 1060      00000000 
 1060      00000000 
 1061              		.ident	"GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
ARM GAS  /tmp/cc1VpVAr.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 vf_extended_float.c
     /tmp/cc1VpVAr.s:15     .text.update_alt_conf:0000000000000000 $t
     /tmp/cc1VpVAr.s:23     .text.update_alt_conf:0000000000000000 update_alt_conf
     /tmp/cc1VpVAr.s:113    .text.update_alt_conf:000000000000010c $d
     /tmp/cc1VpVAr.s:119    .text.update_obs_height:0000000000000000 $t
     /tmp/cc1VpVAr.s:126    .text.update_obs_height:0000000000000000 update_obs_height
     /tmp/cc1VpVAr.s:196    .text.update_obs_height:00000000000000bc $d
     /tmp/cc1VpVAr.s:203    .text.update_biased_z_conf:0000000000000000 $t
     /tmp/cc1VpVAr.s:210    .text.update_biased_z_conf:0000000000000000 update_biased_z_conf
     /tmp/cc1VpVAr.s:304    .text.update_biased_z_conf:0000000000000118 $d
     /tmp/cc1VpVAr.s:311    .rodata.send_vffe.str1.4:0000000000000000 $d
     /tmp/cc1VpVAr.s:315    .text.send_vffe:0000000000000000 $t
     /tmp/cc1VpVAr.s:322    .text.send_vffe:0000000000000000 send_vffe
     /tmp/cc1VpVAr.s:547    .text.send_vffe:00000000000001dc $d
     /tmp/cc1VpVAr.s:551    .text.vff_init:0000000000000000 $t
     /tmp/cc1VpVAr.s:559    .text.vff_init:0000000000000000 vff_init
     /tmp/cc1VpVAr.s:605    .text.vff_init:0000000000000068 $d
     /tmp/cc1VpVAr.s:611    .text.vff_init_zero:0000000000000000 $t
     /tmp/cc1VpVAr.s:619    .text.vff_init_zero:0000000000000000 vff_init_zero
     /tmp/cc1VpVAr.s:638    .text.vff_propagate:0000000000000000 $t
     /tmp/cc1VpVAr.s:646    .text.vff_propagate:0000000000000000 vff_propagate
     /tmp/cc1VpVAr.s:731    .text.vff_propagate:0000000000000138 $d
     /tmp/cc1VpVAr.s:739    .text.vff_update_z_conf:0000000000000000 $t
     /tmp/cc1VpVAr.s:747    .text.vff_update_z_conf:0000000000000000 vff_update_z_conf
     /tmp/cc1VpVAr.s:761    .text.vff_update_z:0000000000000000 $t
     /tmp/cc1VpVAr.s:769    .text.vff_update_z:0000000000000000 vff_update_z
     /tmp/cc1VpVAr.s:785    .text.vff_update_z:000000000000001c $d
     /tmp/cc1VpVAr.s:788    .text.vff_update_agl:0000000000000000 $t
     /tmp/cc1VpVAr.s:796    .text.vff_update_agl:0000000000000000 vff_update_agl
     /tmp/cc1VpVAr.s:810    .text.vff_update_baro_conf:0000000000000000 $t
     /tmp/cc1VpVAr.s:818    .text.vff_update_baro_conf:0000000000000000 vff_update_baro_conf
     /tmp/cc1VpVAr.s:832    .text.vff_update_baro:0000000000000000 $t
     /tmp/cc1VpVAr.s:840    .text.vff_update_baro:0000000000000000 vff_update_baro
     /tmp/cc1VpVAr.s:856    .text.vff_update_baro:000000000000001c $d
     /tmp/cc1VpVAr.s:859    .text.vff_update_obs_height:0000000000000000 $t
     /tmp/cc1VpVAr.s:867    .text.vff_update_obs_height:0000000000000000 vff_update_obs_height
     /tmp/cc1VpVAr.s:878    .text.vff_update_obs_height:0000000000000010 $d
     /tmp/cc1VpVAr.s:881    .text.vff_realign:0000000000000000 $t
     /tmp/cc1VpVAr.s:889    .text.vff_realign:0000000000000000 vff_realign
     /tmp/cc1VpVAr.s:903    .text.vff_realign:0000000000000010 $d
     /tmp/cc1VpVAr.s:906    .text.vff_update_vz_conf:0000000000000000 $t
     /tmp/cc1VpVAr.s:914    .text.vff_update_vz_conf:0000000000000000 vff_update_vz_conf
     /tmp/cc1VpVAr.s:991    .text.vff_update_vz_conf:00000000000000d0 $d
     /tmp/cc1VpVAr.s:1059   .bss.vff:0000000000000000 vff
     /tmp/cc1VpVAr.s:999    .bss.K.1:0000000000000000 $d
     /tmp/cc1VpVAr.s:1003   .bss.K.1:0000000000000000 K.1
     /tmp/cc1VpVAr.s:1006   .bss.K.3:0000000000000000 $d
     /tmp/cc1VpVAr.s:1010   .bss.K.3:0000000000000000 K.3
     /tmp/cc1VpVAr.s:1013   .bss.K.5:0000000000000000 $d
     /tmp/cc1VpVAr.s:1017   .bss.K.5:0000000000000000 K.5
     /tmp/cc1VpVAr.s:1020   .bss.K.7:0000000000000000 $d
     /tmp/cc1VpVAr.s:1024   .bss.K.7:0000000000000000 K.7
     /tmp/cc1VpVAr.s:1027   .bss.P.0:0000000000000000 $d
     /tmp/cc1VpVAr.s:1031   .bss.P.0:0000000000000000 P.0
     /tmp/cc1VpVAr.s:1034   .bss.P.2:0000000000000000 $d
     /tmp/cc1VpVAr.s:1038   .bss.P.2:0000000000000000 P.2
ARM GAS  /tmp/cc1VpVAr.s 			page 22


     /tmp/cc1VpVAr.s:1041   .bss.P.4:0000000000000000 $d
     /tmp/cc1VpVAr.s:1045   .bss.P.4:0000000000000000 P.4
     /tmp/cc1VpVAr.s:1048   .bss.P.6:0000000000000000 $d
     /tmp/cc1VpVAr.s:1052   .bss.P.6:0000000000000000 P.6
     /tmp/cc1VpVAr.s:1055   .bss.vff:0000000000000000 $d

UNDEFINED SYMBOLS
register_periodic_telemetry
pprz_telemetry
__aeabi_f2d
__aeabi_dadd
__aeabi_d2f
