Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Anigma_behav xil_defaultlib.tb_Anigma xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Turntable1
Compiling module xil_defaultlib.Turntable2
Compiling module xil_defaultlib.Turntable3
Compiling module xil_defaultlib.reflextable
Compiling module xil_defaultlib.reverse3
Compiling module xil_defaultlib.reverse2
Compiling module xil_defaultlib.reverse1
Compiling module xil_defaultlib.MainBlock
Compiling module xil_defaultlib.tb_Anigma
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Anigma_behav
