<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.0.97.3

Sat May  8 19:44:05 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt froggy_road_impl_1.twr froggy_road_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock network_clock</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock control/clk_wire</A></LI>
<LI>        <A href=#Timing_rpt_Clk_3>2.3  Clock pll/lscc_pll_inst/fpga_clock_c</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {control/clk_wire} -period 20.8333 [get_pins {control.clk_inst/CLKHF }] 
create_generated_clock -name {network_clock} -source [get_pins {pll.lscc_pll_inst.u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL }] 
create_clock -name {pll/lscc_pll_inst/fpga_clock_c} -period 83.3333333333333 [get_nets fpga_clock_c]

Operating conditions:
--------------------
    Temperature: 85C

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "network_clock"</big></U></B>

create_generated_clock -name {network_clock} -source [get_pins {pll.lscc_pll_inst.u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock network_clock           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From network_clock                     |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          16.621 ns |         60.165 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock network_clock           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From control/clk_wire                  |                         ---- |                      No path 
 From pll/lscc_pll_inst/fpga_clock_c    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "control/clk_wire"</big></U></B>

create_clock -name {control/clk_wire} -period 20.8333 [get_pins {control.clk_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock control/clk_wire         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From control/clk_wire                  |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
control.clk_inst/CLKHF (MPW)            |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock control/clk_wire         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From network_clock                     |                         ---- |                      No path 
 From pll/lscc_pll_inst/fpga_clock_c    |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.3 Clock "pll/lscc_pll_inst/fpga_clock_c"</big></U></B>

create_clock -name {pll/lscc_pll_inst/fpga_clock_c} -period 83.3333333333333 [get_nets fpga_clock_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock pll/lscc_pll_inst/fpga_clock_c  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll/lscc_pll_inst/fpga_clock_c    |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          30.037 ns |         33.292 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock pll/lscc_pll_inst/fpga_clock_c  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From network_clock                     |                         ---- |                      No path 
 From control/clk_wire                  |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 15.7292%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
control/counter_inst/counter_value_426__i14/D              
                                         |   11.842 ns 
control/counter_inst/counter_value_426__i13/D              
                                         |   12.120 ns 
control/counter_inst/counter_value_426__i12/D              
                                         |   12.398 ns 
control/counter_inst/counter_value_426__i11/D              
                                         |   12.676 ns 
control/counter_inst/counter_value_426__i10/D              
                                         |   12.954 ns 
control/counter_inst/counter_value_426__i9/D              
                                         |   13.232 ns 
control/counter_inst/counter_value_426__i8/D              
                                         |   13.509 ns 
control/counter_inst/counter_value_426__i7/D              
                                         |   14.344 ns 
control/counter_inst/counter_value_426__i6/D              
                                         |   14.622 ns 
control/counter_inst/counter_value_426__i5/D              
                                         |   14.900 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
color/is_menu_c/D                        |    1.719 ns 
color/board_reset_c/D                    |    1.719 ns 
disp/row_count_423__i4/D                 |    1.887 ns 
disp/row_count_423__i7/D                 |    1.887 ns 
disp/row_count_423__i8/D                 |    1.887 ns 
disp/col_count_424__i1/D                 |    1.887 ns 
disp/col_count_424__i2/D                 |    1.887 ns 
disp/col_count_424__i0/D                 |    1.887 ns 
disp/row_count_423__i1/D                 |    1.887 ns 
disp/row_count_423__i2/D                 |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
control/counter_inst/counter_value_426__i14/Q                           
                                        |          No required time
color/is_menu_c/Q                       |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
acknowledge_in                          |                     input
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
command_out                             |                    output
attention_out                           |                    output
clock_out                               |                    output
rgb[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
color/frog_col_i9                       |                  No Clock
color/frog_col_i8                       |                  No Clock
color/frog_col_i4                       |                  No Clock
color/frog_col_i6                       |                  No Clock
color/frog_col_i0                       |                  No Clock
color/frog_col_i2                       |                  No Clock
color/frog_row_i8                       |                  No Clock
color/frog_row_i9                       |                  No Clock
color/temp_board[1]_i30                 |                  No Clock
color/temp_board[2]_i31                 |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                      1795
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i14/D  (SLICE_R8C27D)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.842 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/CK",
        "phy_name":"control.counter_inst.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/Q",
        "phy_name":"control.counter_inst.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i14/D",
        "phy_name":"control.counter_inst.SLICE_98/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/CK",
            "phy_name":"control.counter_inst.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/Q",
            "phy_name":"control.counter_inst.SLICE_97/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n14",
            "phy_name":"control.counter_inst.n14"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/C1",
            "phy_name":"control.counter_inst.SLICE_97/C1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/CO1",
            "phy_name":"control.counter_inst.SLICE_97/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6173",
            "phy_name":"control.counter_inst.n6173"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI0",
            "phy_name":"control.counter_inst.SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO0",
            "phy_name":"control.counter_inst.SLICE_96/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12377",
            "phy_name":"control.counter_inst.n12377"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI1",
            "phy_name":"control.counter_inst.SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO1",
            "phy_name":"control.counter_inst.SLICE_96/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6175",
            "phy_name":"control.counter_inst.n6175"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI0",
            "phy_name":"control.counter_inst.SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO0",
            "phy_name":"control.counter_inst.SLICE_95/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12380",
            "phy_name":"control.counter_inst.n12380"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI1",
            "phy_name":"control.counter_inst.SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO1",
            "phy_name":"control.counter_inst.SLICE_95/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6177",
            "phy_name":"control.counter_inst.n6177"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI0",
            "phy_name":"control.counter_inst.SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO0",
            "phy_name":"control.counter_inst.SLICE_94/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12383",
            "phy_name":"control.counter_inst.n12383"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI1",
            "phy_name":"control.counter_inst.SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO1",
            "phy_name":"control.counter_inst.SLICE_94/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6179",
            "phy_name":"control.counter_inst.n6179"
        },
        "arrive":11.495,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI0",
            "phy_name":"control.counter_inst.SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO0",
            "phy_name":"control.counter_inst.SLICE_93/COUT0"
        },
        "arrive":11.773,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12386",
            "phy_name":"control.counter_inst.n12386"
        },
        "arrive":11.773,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI1",
            "phy_name":"control.counter_inst.SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO1",
            "phy_name":"control.counter_inst.SLICE_93/COUT1"
        },
        "arrive":12.051,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6181",
            "phy_name":"control.counter_inst.n6181"
        },
        "arrive":12.051,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CI0",
            "phy_name":"control.counter_inst.SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CO0",
            "phy_name":"control.counter_inst.SLICE_92/COUT0"
        },
        "arrive":12.329,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12389",
            "phy_name":"control.counter_inst.n12389"
        },
        "arrive":12.329,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CI1",
            "phy_name":"control.counter_inst.SLICE_92/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CO1",
            "phy_name":"control.counter_inst.SLICE_92/COUT1"
        },
        "arrive":12.607,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6183",
            "phy_name":"control.counter_inst.n6183"
        },
        "arrive":12.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_13/CI0",
            "phy_name":"control.counter_inst.SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_13/CO0",
            "phy_name":"control.counter_inst.SLICE_91/COUT0"
        },
        "arrive":12.885,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12392",
            "phy_name":"control.counter_inst.n12392"
        },
        "arrive":12.885,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_13/CI1",
            "phy_name":"control.counter_inst.SLICE_91/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_13/CO1",
            "phy_name":"control.counter_inst.SLICE_91/COUT1"
        },
        "arrive":13.163,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6185",
            "phy_name":"control.counter_inst.n6185"
        },
        "arrive":13.825,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_15/D0",
            "phy_name":"control.counter_inst.SLICE_98/D0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_15/S0",
            "phy_name":"control.counter_inst.SLICE_98/F0"
        },
        "arrive":14.302,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n61[13]",
            "phy_name":"control.counter_inst.n61[13]"
        },
        "arrive":14.302,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.000        11.773  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          SLICE_R8C27A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
control/counter_inst/n6181                                NET DELAY            0.000        12.051  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          SLICE_R8C27B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
control/counter_inst/n12389                               NET DELAY            0.000        12.329  1       
control/counter_inst/counter_value_426_add_4_11/CI1->control/counter_inst/counter_value_426_add_4_11/CO1
                                          SLICE_R8C27B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
control/counter_inst/n6183                                NET DELAY            0.000        12.607  1       
control/counter_inst/counter_value_426_add_4_13/CI0->control/counter_inst/counter_value_426_add_4_13/CO0
                                          SLICE_R8C27C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
control/counter_inst/n12392                               NET DELAY            0.000        12.885  1       
control/counter_inst/counter_value_426_add_4_13/CI1->control/counter_inst/counter_value_426_add_4_13/CO1
                                          SLICE_R8C27C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
control/counter_inst/n6185                                NET DELAY            0.662        13.825  1       
control/counter_inst/counter_value_426_add_4_15/D0->control/counter_inst/counter_value_426_add_4_15/S0
                                          SLICE_R8C27D    D0_TO_F0_DELAY       0.477        14.302  1       
control/counter_inst/n61[13] ( DI0 )                      NET DELAY            0.000        14.302  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i14/CK",
        "phy_name":"control.counter_inst.SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -14.301  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     11.842  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i13/D  (SLICE_R8C27C)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.120 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/CK",
        "phy_name":"control.counter_inst.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/Q",
        "phy_name":"control.counter_inst.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i13/D",
        "phy_name":"control.counter_inst.SLICE_91/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/CK",
            "phy_name":"control.counter_inst.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/Q",
            "phy_name":"control.counter_inst.SLICE_97/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n14",
            "phy_name":"control.counter_inst.n14"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/C1",
            "phy_name":"control.counter_inst.SLICE_97/C1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/CO1",
            "phy_name":"control.counter_inst.SLICE_97/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6173",
            "phy_name":"control.counter_inst.n6173"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI0",
            "phy_name":"control.counter_inst.SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO0",
            "phy_name":"control.counter_inst.SLICE_96/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12377",
            "phy_name":"control.counter_inst.n12377"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI1",
            "phy_name":"control.counter_inst.SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO1",
            "phy_name":"control.counter_inst.SLICE_96/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6175",
            "phy_name":"control.counter_inst.n6175"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI0",
            "phy_name":"control.counter_inst.SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO0",
            "phy_name":"control.counter_inst.SLICE_95/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12380",
            "phy_name":"control.counter_inst.n12380"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI1",
            "phy_name":"control.counter_inst.SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO1",
            "phy_name":"control.counter_inst.SLICE_95/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6177",
            "phy_name":"control.counter_inst.n6177"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI0",
            "phy_name":"control.counter_inst.SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO0",
            "phy_name":"control.counter_inst.SLICE_94/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12383",
            "phy_name":"control.counter_inst.n12383"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI1",
            "phy_name":"control.counter_inst.SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO1",
            "phy_name":"control.counter_inst.SLICE_94/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6179",
            "phy_name":"control.counter_inst.n6179"
        },
        "arrive":11.495,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI0",
            "phy_name":"control.counter_inst.SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO0",
            "phy_name":"control.counter_inst.SLICE_93/COUT0"
        },
        "arrive":11.773,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12386",
            "phy_name":"control.counter_inst.n12386"
        },
        "arrive":11.773,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI1",
            "phy_name":"control.counter_inst.SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO1",
            "phy_name":"control.counter_inst.SLICE_93/COUT1"
        },
        "arrive":12.051,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6181",
            "phy_name":"control.counter_inst.n6181"
        },
        "arrive":12.051,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CI0",
            "phy_name":"control.counter_inst.SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CO0",
            "phy_name":"control.counter_inst.SLICE_92/COUT0"
        },
        "arrive":12.329,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12389",
            "phy_name":"control.counter_inst.n12389"
        },
        "arrive":12.329,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CI1",
            "phy_name":"control.counter_inst.SLICE_92/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CO1",
            "phy_name":"control.counter_inst.SLICE_92/COUT1"
        },
        "arrive":12.607,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6183",
            "phy_name":"control.counter_inst.n6183"
        },
        "arrive":12.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_13/CI0",
            "phy_name":"control.counter_inst.SLICE_91/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_13/CO0",
            "phy_name":"control.counter_inst.SLICE_91/COUT0"
        },
        "arrive":12.885,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12392",
            "phy_name":"control.counter_inst.n12392"
        },
        "arrive":13.547,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_13/D1",
            "phy_name":"control.counter_inst.SLICE_91/D1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_13/S1",
            "phy_name":"control.counter_inst.SLICE_91/F1"
        },
        "arrive":14.024,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n61[12]",
            "phy_name":"control.counter_inst.n61[12]"
        },
        "arrive":14.024,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.000        11.773  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          SLICE_R8C27A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
control/counter_inst/n6181                                NET DELAY            0.000        12.051  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          SLICE_R8C27B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
control/counter_inst/n12389                               NET DELAY            0.000        12.329  1       
control/counter_inst/counter_value_426_add_4_11/CI1->control/counter_inst/counter_value_426_add_4_11/CO1
                                          SLICE_R8C27B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
control/counter_inst/n6183                                NET DELAY            0.000        12.607  1       
control/counter_inst/counter_value_426_add_4_13/CI0->control/counter_inst/counter_value_426_add_4_13/CO0
                                          SLICE_R8C27C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
control/counter_inst/n12392                               NET DELAY            0.662        13.547  1       
control/counter_inst/counter_value_426_add_4_13/D1->control/counter_inst/counter_value_426_add_4_13/S1
                                          SLICE_R8C27C    D1_TO_F1_DELAY       0.477        14.024  1       
control/counter_inst/n61[12] ( DI1 )                      NET DELAY            0.000        14.024  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i12/CK",
        "phy_name":"control.counter_inst.SLICE_91/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -14.023  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.120  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i12/D  (SLICE_R8C27C)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.398 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/CK",
        "phy_name":"control.counter_inst.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/Q",
        "phy_name":"control.counter_inst.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i12/D",
        "phy_name":"control.counter_inst.SLICE_91/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/CK",
            "phy_name":"control.counter_inst.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/Q",
            "phy_name":"control.counter_inst.SLICE_97/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n14",
            "phy_name":"control.counter_inst.n14"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/C1",
            "phy_name":"control.counter_inst.SLICE_97/C1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/CO1",
            "phy_name":"control.counter_inst.SLICE_97/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6173",
            "phy_name":"control.counter_inst.n6173"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI0",
            "phy_name":"control.counter_inst.SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO0",
            "phy_name":"control.counter_inst.SLICE_96/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12377",
            "phy_name":"control.counter_inst.n12377"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI1",
            "phy_name":"control.counter_inst.SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO1",
            "phy_name":"control.counter_inst.SLICE_96/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6175",
            "phy_name":"control.counter_inst.n6175"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI0",
            "phy_name":"control.counter_inst.SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO0",
            "phy_name":"control.counter_inst.SLICE_95/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12380",
            "phy_name":"control.counter_inst.n12380"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI1",
            "phy_name":"control.counter_inst.SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO1",
            "phy_name":"control.counter_inst.SLICE_95/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6177",
            "phy_name":"control.counter_inst.n6177"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI0",
            "phy_name":"control.counter_inst.SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO0",
            "phy_name":"control.counter_inst.SLICE_94/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12383",
            "phy_name":"control.counter_inst.n12383"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI1",
            "phy_name":"control.counter_inst.SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO1",
            "phy_name":"control.counter_inst.SLICE_94/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6179",
            "phy_name":"control.counter_inst.n6179"
        },
        "arrive":11.495,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI0",
            "phy_name":"control.counter_inst.SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO0",
            "phy_name":"control.counter_inst.SLICE_93/COUT0"
        },
        "arrive":11.773,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12386",
            "phy_name":"control.counter_inst.n12386"
        },
        "arrive":11.773,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI1",
            "phy_name":"control.counter_inst.SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO1",
            "phy_name":"control.counter_inst.SLICE_93/COUT1"
        },
        "arrive":12.051,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6181",
            "phy_name":"control.counter_inst.n6181"
        },
        "arrive":12.051,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CI0",
            "phy_name":"control.counter_inst.SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CO0",
            "phy_name":"control.counter_inst.SLICE_92/COUT0"
        },
        "arrive":12.329,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12389",
            "phy_name":"control.counter_inst.n12389"
        },
        "arrive":12.329,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CI1",
            "phy_name":"control.counter_inst.SLICE_92/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CO1",
            "phy_name":"control.counter_inst.SLICE_92/COUT1"
        },
        "arrive":12.607,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6183",
            "phy_name":"control.counter_inst.n6183"
        },
        "arrive":13.269,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_13/D0",
            "phy_name":"control.counter_inst.SLICE_91/D0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_13/S0",
            "phy_name":"control.counter_inst.SLICE_91/F0"
        },
        "arrive":13.746,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n61[11]",
            "phy_name":"control.counter_inst.n61[11]"
        },
        "arrive":13.746,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.000        11.773  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          SLICE_R8C27A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
control/counter_inst/n6181                                NET DELAY            0.000        12.051  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          SLICE_R8C27B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
control/counter_inst/n12389                               NET DELAY            0.000        12.329  1       
control/counter_inst/counter_value_426_add_4_11/CI1->control/counter_inst/counter_value_426_add_4_11/CO1
                                          SLICE_R8C27B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
control/counter_inst/n6183                                NET DELAY            0.662        13.269  1       
control/counter_inst/counter_value_426_add_4_13/D0->control/counter_inst/counter_value_426_add_4_13/S0
                                          SLICE_R8C27C    D0_TO_F0_DELAY       0.477        13.746  1       
control/counter_inst/n61[11] ( DI0 )                      NET DELAY            0.000        13.746  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i12/CK",
        "phy_name":"control.counter_inst.SLICE_91/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.745  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.398  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i11/D  (SLICE_R8C27B)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.676 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/CK",
        "phy_name":"control.counter_inst.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/Q",
        "phy_name":"control.counter_inst.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i11/D",
        "phy_name":"control.counter_inst.SLICE_92/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/CK",
            "phy_name":"control.counter_inst.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/Q",
            "phy_name":"control.counter_inst.SLICE_97/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n14",
            "phy_name":"control.counter_inst.n14"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/C1",
            "phy_name":"control.counter_inst.SLICE_97/C1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/CO1",
            "phy_name":"control.counter_inst.SLICE_97/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6173",
            "phy_name":"control.counter_inst.n6173"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI0",
            "phy_name":"control.counter_inst.SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO0",
            "phy_name":"control.counter_inst.SLICE_96/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12377",
            "phy_name":"control.counter_inst.n12377"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI1",
            "phy_name":"control.counter_inst.SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO1",
            "phy_name":"control.counter_inst.SLICE_96/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6175",
            "phy_name":"control.counter_inst.n6175"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI0",
            "phy_name":"control.counter_inst.SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO0",
            "phy_name":"control.counter_inst.SLICE_95/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12380",
            "phy_name":"control.counter_inst.n12380"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI1",
            "phy_name":"control.counter_inst.SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO1",
            "phy_name":"control.counter_inst.SLICE_95/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6177",
            "phy_name":"control.counter_inst.n6177"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI0",
            "phy_name":"control.counter_inst.SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO0",
            "phy_name":"control.counter_inst.SLICE_94/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12383",
            "phy_name":"control.counter_inst.n12383"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI1",
            "phy_name":"control.counter_inst.SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO1",
            "phy_name":"control.counter_inst.SLICE_94/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6179",
            "phy_name":"control.counter_inst.n6179"
        },
        "arrive":11.495,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI0",
            "phy_name":"control.counter_inst.SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO0",
            "phy_name":"control.counter_inst.SLICE_93/COUT0"
        },
        "arrive":11.773,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12386",
            "phy_name":"control.counter_inst.n12386"
        },
        "arrive":11.773,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI1",
            "phy_name":"control.counter_inst.SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO1",
            "phy_name":"control.counter_inst.SLICE_93/COUT1"
        },
        "arrive":12.051,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6181",
            "phy_name":"control.counter_inst.n6181"
        },
        "arrive":12.051,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CI0",
            "phy_name":"control.counter_inst.SLICE_92/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/CO0",
            "phy_name":"control.counter_inst.SLICE_92/COUT0"
        },
        "arrive":12.329,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12389",
            "phy_name":"control.counter_inst.n12389"
        },
        "arrive":12.991,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/D1",
            "phy_name":"control.counter_inst.SLICE_92/D1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/S1",
            "phy_name":"control.counter_inst.SLICE_92/F1"
        },
        "arrive":13.468,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n61[10]",
            "phy_name":"control.counter_inst.n61[10]"
        },
        "arrive":13.468,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.000        11.773  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          SLICE_R8C27A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
control/counter_inst/n6181                                NET DELAY            0.000        12.051  1       
control/counter_inst/counter_value_426_add_4_11/CI0->control/counter_inst/counter_value_426_add_4_11/CO0
                                          SLICE_R8C27B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
control/counter_inst/n12389                               NET DELAY            0.662        12.991  1       
control/counter_inst/counter_value_426_add_4_11/D1->control/counter_inst/counter_value_426_add_4_11/S1
                                          SLICE_R8C27B    D1_TO_F1_DELAY       0.477        13.468  1       
control/counter_inst/n61[10] ( DI1 )                      NET DELAY            0.000        13.468  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i10/CK",
        "phy_name":"control.counter_inst.SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.467  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.676  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i10/D  (SLICE_R8C27B)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 11
Delay Ratio      : 42.2% (route), 57.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.954 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/CK",
        "phy_name":"control.counter_inst.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/Q",
        "phy_name":"control.counter_inst.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i10/D",
        "phy_name":"control.counter_inst.SLICE_92/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/CK",
            "phy_name":"control.counter_inst.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/Q",
            "phy_name":"control.counter_inst.SLICE_97/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n14",
            "phy_name":"control.counter_inst.n14"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/C1",
            "phy_name":"control.counter_inst.SLICE_97/C1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/CO1",
            "phy_name":"control.counter_inst.SLICE_97/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6173",
            "phy_name":"control.counter_inst.n6173"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI0",
            "phy_name":"control.counter_inst.SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO0",
            "phy_name":"control.counter_inst.SLICE_96/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12377",
            "phy_name":"control.counter_inst.n12377"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI1",
            "phy_name":"control.counter_inst.SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO1",
            "phy_name":"control.counter_inst.SLICE_96/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6175",
            "phy_name":"control.counter_inst.n6175"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI0",
            "phy_name":"control.counter_inst.SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO0",
            "phy_name":"control.counter_inst.SLICE_95/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12380",
            "phy_name":"control.counter_inst.n12380"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI1",
            "phy_name":"control.counter_inst.SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO1",
            "phy_name":"control.counter_inst.SLICE_95/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6177",
            "phy_name":"control.counter_inst.n6177"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI0",
            "phy_name":"control.counter_inst.SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO0",
            "phy_name":"control.counter_inst.SLICE_94/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12383",
            "phy_name":"control.counter_inst.n12383"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI1",
            "phy_name":"control.counter_inst.SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO1",
            "phy_name":"control.counter_inst.SLICE_94/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6179",
            "phy_name":"control.counter_inst.n6179"
        },
        "arrive":11.495,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI0",
            "phy_name":"control.counter_inst.SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO0",
            "phy_name":"control.counter_inst.SLICE_93/COUT0"
        },
        "arrive":11.773,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12386",
            "phy_name":"control.counter_inst.n12386"
        },
        "arrive":11.773,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI1",
            "phy_name":"control.counter_inst.SLICE_93/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO1",
            "phy_name":"control.counter_inst.SLICE_93/COUT1"
        },
        "arrive":12.051,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6181",
            "phy_name":"control.counter_inst.n6181"
        },
        "arrive":12.713,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/D0",
            "phy_name":"control.counter_inst.SLICE_92/D0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_11/S0",
            "phy_name":"control.counter_inst.SLICE_92/F0"
        },
        "arrive":13.190,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n61[9]",
            "phy_name":"control.counter_inst.n61[9]"
        },
        "arrive":13.190,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.000        11.773  1       
control/counter_inst/counter_value_426_add_4_9/CI1->control/counter_inst/counter_value_426_add_4_9/CO1
                                          SLICE_R8C27A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
control/counter_inst/n6181                                NET DELAY            0.662        12.713  1       
control/counter_inst/counter_value_426_add_4_11/D0->control/counter_inst/counter_value_426_add_4_11/S0
                                          SLICE_R8C27B    D0_TO_F0_DELAY       0.477        13.190  1       
control/counter_inst/n61[9] ( DI0 )                       NET DELAY            0.000        13.190  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i10/CK",
        "phy_name":"control.counter_inst.SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.189  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.954  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i9/D  (SLICE_R8C27A)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 10
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 13.232 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/CK",
        "phy_name":"control.counter_inst.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/Q",
        "phy_name":"control.counter_inst.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i9/D",
        "phy_name":"control.counter_inst.SLICE_93/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/CK",
            "phy_name":"control.counter_inst.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/Q",
            "phy_name":"control.counter_inst.SLICE_97/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n14",
            "phy_name":"control.counter_inst.n14"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/C1",
            "phy_name":"control.counter_inst.SLICE_97/C1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/CO1",
            "phy_name":"control.counter_inst.SLICE_97/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6173",
            "phy_name":"control.counter_inst.n6173"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI0",
            "phy_name":"control.counter_inst.SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO0",
            "phy_name":"control.counter_inst.SLICE_96/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12377",
            "phy_name":"control.counter_inst.n12377"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI1",
            "phy_name":"control.counter_inst.SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO1",
            "phy_name":"control.counter_inst.SLICE_96/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6175",
            "phy_name":"control.counter_inst.n6175"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI0",
            "phy_name":"control.counter_inst.SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO0",
            "phy_name":"control.counter_inst.SLICE_95/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12380",
            "phy_name":"control.counter_inst.n12380"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI1",
            "phy_name":"control.counter_inst.SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO1",
            "phy_name":"control.counter_inst.SLICE_95/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6177",
            "phy_name":"control.counter_inst.n6177"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI0",
            "phy_name":"control.counter_inst.SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO0",
            "phy_name":"control.counter_inst.SLICE_94/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12383",
            "phy_name":"control.counter_inst.n12383"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI1",
            "phy_name":"control.counter_inst.SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO1",
            "phy_name":"control.counter_inst.SLICE_94/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6179",
            "phy_name":"control.counter_inst.n6179"
        },
        "arrive":11.495,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CI0",
            "phy_name":"control.counter_inst.SLICE_93/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/CO0",
            "phy_name":"control.counter_inst.SLICE_93/COUT0"
        },
        "arrive":11.773,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12386",
            "phy_name":"control.counter_inst.n12386"
        },
        "arrive":12.435,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/D1",
            "phy_name":"control.counter_inst.SLICE_93/D1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/S1",
            "phy_name":"control.counter_inst.SLICE_93/F1"
        },
        "arrive":12.912,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n61[8]",
            "phy_name":"control.counter_inst.n61[8]"
        },
        "arrive":12.912,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            0.556        11.495  1       
control/counter_inst/counter_value_426_add_4_9/CI0->control/counter_inst/counter_value_426_add_4_9/CO0
                                          SLICE_R8C27A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
control/counter_inst/n12386                               NET DELAY            0.662        12.435  1       
control/counter_inst/counter_value_426_add_4_9/D1->control/counter_inst/counter_value_426_add_4_9/S1
                                          SLICE_R8C27A    D1_TO_F1_DELAY       0.477        12.912  1       
control/counter_inst/n61[8] ( DI1 )                       NET DELAY            0.000        12.912  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i8/CK",
        "phy_name":"control.counter_inst.SLICE_93/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -12.911  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     13.232  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i8/D  (SLICE_R8C27A)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 9
Delay Ratio      : 45.5% (route), 54.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 13.509 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/CK",
        "phy_name":"control.counter_inst.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/Q",
        "phy_name":"control.counter_inst.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i8/D",
        "phy_name":"control.counter_inst.SLICE_93/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/CK",
            "phy_name":"control.counter_inst.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/Q",
            "phy_name":"control.counter_inst.SLICE_97/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n14",
            "phy_name":"control.counter_inst.n14"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/C1",
            "phy_name":"control.counter_inst.SLICE_97/C1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/CO1",
            "phy_name":"control.counter_inst.SLICE_97/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6173",
            "phy_name":"control.counter_inst.n6173"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI0",
            "phy_name":"control.counter_inst.SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO0",
            "phy_name":"control.counter_inst.SLICE_96/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12377",
            "phy_name":"control.counter_inst.n12377"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI1",
            "phy_name":"control.counter_inst.SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO1",
            "phy_name":"control.counter_inst.SLICE_96/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6175",
            "phy_name":"control.counter_inst.n6175"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI0",
            "phy_name":"control.counter_inst.SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO0",
            "phy_name":"control.counter_inst.SLICE_95/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12380",
            "phy_name":"control.counter_inst.n12380"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI1",
            "phy_name":"control.counter_inst.SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO1",
            "phy_name":"control.counter_inst.SLICE_95/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6177",
            "phy_name":"control.counter_inst.n6177"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI0",
            "phy_name":"control.counter_inst.SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO0",
            "phy_name":"control.counter_inst.SLICE_94/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12383",
            "phy_name":"control.counter_inst.n12383"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI1",
            "phy_name":"control.counter_inst.SLICE_94/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO1",
            "phy_name":"control.counter_inst.SLICE_94/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6179",
            "phy_name":"control.counter_inst.n6179"
        },
        "arrive":12.158,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/D0",
            "phy_name":"control.counter_inst.SLICE_93/D0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_9/S0",
            "phy_name":"control.counter_inst.SLICE_93/F0"
        },
        "arrive":12.635,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n61[7]",
            "phy_name":"control.counter_inst.n61[7]"
        },
        "arrive":12.635,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.000        10.661  1       
control/counter_inst/counter_value_426_add_4_7/CI1->control/counter_inst/counter_value_426_add_4_7/CO1
                                          SLICE_R8C26D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
control/counter_inst/n6179                                NET DELAY            1.219        12.158  1       
control/counter_inst/counter_value_426_add_4_9/D0->control/counter_inst/counter_value_426_add_4_9/S0
                                          SLICE_R8C27A    D0_TO_F0_DELAY       0.477        12.635  1       
control/counter_inst/n61[7] ( DI0 )                       NET DELAY            0.000        12.635  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i8/CK",
        "phy_name":"control.counter_inst.SLICE_93/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -12.634  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     13.509  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i7/D  (SLICE_R8C26D)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 8
Delay Ratio      : 42.7% (route), 57.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 14.344 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/CK",
        "phy_name":"control.counter_inst.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/Q",
        "phy_name":"control.counter_inst.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i7/D",
        "phy_name":"control.counter_inst.SLICE_94/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/CK",
            "phy_name":"control.counter_inst.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/Q",
            "phy_name":"control.counter_inst.SLICE_97/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n14",
            "phy_name":"control.counter_inst.n14"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/C1",
            "phy_name":"control.counter_inst.SLICE_97/C1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/CO1",
            "phy_name":"control.counter_inst.SLICE_97/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6173",
            "phy_name":"control.counter_inst.n6173"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI0",
            "phy_name":"control.counter_inst.SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO0",
            "phy_name":"control.counter_inst.SLICE_96/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12377",
            "phy_name":"control.counter_inst.n12377"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI1",
            "phy_name":"control.counter_inst.SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO1",
            "phy_name":"control.counter_inst.SLICE_96/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6175",
            "phy_name":"control.counter_inst.n6175"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI0",
            "phy_name":"control.counter_inst.SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO0",
            "phy_name":"control.counter_inst.SLICE_95/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12380",
            "phy_name":"control.counter_inst.n12380"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI1",
            "phy_name":"control.counter_inst.SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO1",
            "phy_name":"control.counter_inst.SLICE_95/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6177",
            "phy_name":"control.counter_inst.n6177"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CI0",
            "phy_name":"control.counter_inst.SLICE_94/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/CO0",
            "phy_name":"control.counter_inst.SLICE_94/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12383",
            "phy_name":"control.counter_inst.n12383"
        },
        "arrive":11.323,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/D1",
            "phy_name":"control.counter_inst.SLICE_94/D1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/S1",
            "phy_name":"control.counter_inst.SLICE_94/F1"
        },
        "arrive":11.800,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n61[6]",
            "phy_name":"control.counter_inst.n61[6]"
        },
        "arrive":11.800,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.000        10.383  1       
control/counter_inst/counter_value_426_add_4_7/CI0->control/counter_inst/counter_value_426_add_4_7/CO0
                                          SLICE_R8C26D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
control/counter_inst/n12383                               NET DELAY            0.662        11.323  1       
control/counter_inst/counter_value_426_add_4_7/D1->control/counter_inst/counter_value_426_add_4_7/S1
                                          SLICE_R8C26D    D1_TO_F1_DELAY       0.477        11.800  1       
control/counter_inst/n61[6] ( DI1 )                       NET DELAY            0.000        11.800  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i6/CK",
        "phy_name":"control.counter_inst.SLICE_94/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -11.799  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     14.344  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i6/D  (SLICE_R8C26D)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 7
Delay Ratio      : 44.7% (route), 55.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 14.622 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/CK",
        "phy_name":"control.counter_inst.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/Q",
        "phy_name":"control.counter_inst.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i6/D",
        "phy_name":"control.counter_inst.SLICE_94/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/CK",
            "phy_name":"control.counter_inst.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/Q",
            "phy_name":"control.counter_inst.SLICE_97/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n14",
            "phy_name":"control.counter_inst.n14"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/C1",
            "phy_name":"control.counter_inst.SLICE_97/C1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/CO1",
            "phy_name":"control.counter_inst.SLICE_97/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6173",
            "phy_name":"control.counter_inst.n6173"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI0",
            "phy_name":"control.counter_inst.SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO0",
            "phy_name":"control.counter_inst.SLICE_96/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12377",
            "phy_name":"control.counter_inst.n12377"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI1",
            "phy_name":"control.counter_inst.SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO1",
            "phy_name":"control.counter_inst.SLICE_96/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6175",
            "phy_name":"control.counter_inst.n6175"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI0",
            "phy_name":"control.counter_inst.SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO0",
            "phy_name":"control.counter_inst.SLICE_95/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12380",
            "phy_name":"control.counter_inst.n12380"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI1",
            "phy_name":"control.counter_inst.SLICE_95/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO1",
            "phy_name":"control.counter_inst.SLICE_95/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6177",
            "phy_name":"control.counter_inst.n6177"
        },
        "arrive":11.045,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/D0",
            "phy_name":"control.counter_inst.SLICE_94/D0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_7/S0",
            "phy_name":"control.counter_inst.SLICE_94/F0"
        },
        "arrive":11.522,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n61[5]",
            "phy_name":"control.counter_inst.n61[5]"
        },
        "arrive":11.522,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.000        10.105  1       
control/counter_inst/counter_value_426_add_4_5/CI1->control/counter_inst/counter_value_426_add_4_5/CO1
                                          SLICE_R8C26C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
control/counter_inst/n6177                                NET DELAY            0.662        11.045  1       
control/counter_inst/counter_value_426_add_4_7/D0->control/counter_inst/counter_value_426_add_4_7/S0
                                          SLICE_R8C26D    D0_TO_F0_DELAY       0.477        11.522  1       
control/counter_inst/n61[5] ( DI0 )                       NET DELAY            0.000        11.522  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i6/CK",
        "phy_name":"control.counter_inst.SLICE_94/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -11.521  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     14.622  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : control/counter_inst/counter_value_426__i1/Q  (SLICE_R8C26A)
Path End         : control/counter_inst/counter_value_426__i5/D  (SLICE_R8C26C)
Source Clock     : control/clk_wire (R)
Destination Clock: control/clk_wire (R)
Logic Level      : 6
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 14.900 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/CK",
        "phy_name":"control.counter_inst.SLICE_97/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  8       
control/counter_inst/clk_wire                                NET DELAY      5.510         5.510  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i1/Q",
        "phy_name":"control.counter_inst.SLICE_97/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i5/D",
        "phy_name":"control.counter_inst.SLICE_95/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/CK",
            "phy_name":"control.counter_inst.SLICE_97/CLK"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426__i1/Q",
            "phy_name":"control.counter_inst.SLICE_97/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n14",
            "phy_name":"control.counter_inst.n14"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/C1",
            "phy_name":"control.counter_inst.SLICE_97/C1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_1/CO1",
            "phy_name":"control.counter_inst.SLICE_97/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6173",
            "phy_name":"control.counter_inst.n6173"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI0",
            "phy_name":"control.counter_inst.SLICE_96/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO0",
            "phy_name":"control.counter_inst.SLICE_96/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12377",
            "phy_name":"control.counter_inst.n12377"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CI1",
            "phy_name":"control.counter_inst.SLICE_96/CIN1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_3/CO1",
            "phy_name":"control.counter_inst.SLICE_96/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n6175",
            "phy_name":"control.counter_inst.n6175"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CI0",
            "phy_name":"control.counter_inst.SLICE_95/CIN0"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/CO0",
            "phy_name":"control.counter_inst.SLICE_95/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n12380",
            "phy_name":"control.counter_inst.n12380"
        },
        "arrive":10.767,
        "delay":0.662
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/D1",
            "phy_name":"control.counter_inst.SLICE_95/D1"
        },
        "pin1":
        {
            "log_name":"control/counter_inst/counter_value_426_add_4_5/S1",
            "phy_name":"control.counter_inst.SLICE_95/F1"
        },
        "arrive":11.244,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/n61[4]",
            "phy_name":"control.counter_inst.n61[4]"
        },
        "arrive":11.244,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

control/counter_inst/counter_value_426__i1/CK->control/counter_inst/counter_value_426__i1/Q
                                          SLICE_R8C26A    CLK_TO_Q1_DELAY      1.391         6.901  1       
control/counter_inst/n14                                  NET DELAY            2.026         8.927  1       
control/counter_inst/counter_value_426_add_4_1/C1->control/counter_inst/counter_value_426_add_4_1/CO1
                                          SLICE_R8C26A    C1_TO_COUT1_DELAY    0.344         9.271  2       
control/counter_inst/n6173                                NET DELAY            0.000         9.271  1       
control/counter_inst/counter_value_426_add_4_3/CI0->control/counter_inst/counter_value_426_add_4_3/CO0
                                          SLICE_R8C26B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
control/counter_inst/n12377                               NET DELAY            0.000         9.549  1       
control/counter_inst/counter_value_426_add_4_3/CI1->control/counter_inst/counter_value_426_add_4_3/CO1
                                          SLICE_R8C26B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
control/counter_inst/n6175                                NET DELAY            0.000         9.827  1       
control/counter_inst/counter_value_426_add_4_5/CI0->control/counter_inst/counter_value_426_add_4_5/CO0
                                          SLICE_R8C26C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
control/counter_inst/n12380                               NET DELAY            0.662        10.767  1       
control/counter_inst/counter_value_426_add_4_5/D1->control/counter_inst/counter_value_426_add_4_5/S1
                                          SLICE_R8C26C    D1_TO_F1_DELAY       0.477        11.244  1       
control/counter_inst/n61[4] ( DI1 )                       NET DELAY            0.000        11.244  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"control.clk_inst/CLKHF",
        "phy_name":"control.clk_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"control/counter_inst/counter_value_426__i4/CK",
        "phy_name":"control.counter_inst.SLICE_95/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.833,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"control/counter_inst/clk_wire",
            "phy_name":"control.clk_wire"
        },
        "arrive":26.343,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>

                                                             CONSTRAINT     0.000        20.833  1       
control.clk_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  8       
control/counter_inst/clk_wire ( CLK )                        NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -11.243  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     14.900  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : color/game_state_i1/Q  (SLICE_R6C13D)
Path End         : color/is_menu_c/D  (SLICE_R5C12D)
Source Clock     : pll/lscc_pll_inst/fpga_clock_c (R)
Destination Clock: pll/lscc_pll_inst/fpga_clock_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color/game_state_i1/CK",
        "phy_name":"color.SLICE_1176/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color/game_state_i1/Q",
        "phy_name":"color.SLICE_1176/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color/is_menu_c/D",
        "phy_name":"SLICE_1013/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color/game_state_i1/CK",
            "phy_name":"color.SLICE_1176/CLK"
        },
        "pin1":
        {
            "log_name":"color/game_state_i1/Q",
            "phy_name":"color.SLICE_1176/Q1"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color/game_state[1]",
            "phy_name":"game_state[1]"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_1013/D1",
            "phy_name":"SLICE_1013/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_1013/F1",
            "phy_name":"SLICE_1013/F1"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"game_state[1].sig_000.FeedThruLUT",
            "phy_name":"game_state[1].sig_000.FeedThruLUT"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

color/game_state_i1/CK->color/game_state_i1/Q
                                          SLICE_R6C13D    CLK_TO_Q1_DELAY  0.768         3.809  8       
color/game_state[1]                                       NET DELAY        0.702         4.511  1       
SLICE_1013/D1->SLICE_1013/F1              SLICE_R5C12D    D1_TO_F1_DELAY   0.249         4.760  1       
game_state[1].sig_000.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color/is_menu_c/CK",
        "phy_name":"SLICE_1013/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c ( CLK )                    NET DELAY      3.041         3.041  1       
                                                          Uncertainty    0.000         3.041  
                                                          Hold time      0.000         3.041  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -3.041  
Arrival Time                                                                           4.760  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : color/board_reset_c/Q  (SLICE_R8C2D)
Path End         : color/board_reset_c/D  (SLICE_R8C2D)
Source Clock     : pll/lscc_pll_inst/fpga_clock_c (R)
Destination Clock: pll/lscc_pll_inst/fpga_clock_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color/board_reset_c/CK",
        "phy_name":"color.SLICE_122/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c ( CLK )                    NET DELAY      3.041         3.041  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"color/board_reset_c/Q",
        "phy_name":"color.SLICE_122/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color/board_reset_c/D",
        "phy_name":"color.SLICE_122/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color/board_reset_c/CK",
            "phy_name":"color.SLICE_122/CLK"
        },
        "pin1":
        {
            "log_name":"color/board_reset_c/Q",
            "phy_name":"color.SLICE_122/Q0"
        },
        "arrive":3.809,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color/board_reset",
            "phy_name":"color.board_reset"
        },
        "arrive":4.511,
        "delay":0.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"color/i1_4_lut_adj_522/B",
            "phy_name":"color.SLICE_122/D0"
        },
        "pin1":
        {
            "log_name":"color/i1_4_lut_adj_522/Z",
            "phy_name":"color.SLICE_122/F0"
        },
        "arrive":4.760,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color/n7715",
            "phy_name":"color.n7715"
        },
        "arrive":4.760,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

color/board_reset_c/CK->color/board_reset_c/Q
                                          SLICE_R8C2D     CLK_TO_Q0_DELAY  0.768         3.809  168     
color/board_reset                                         NET DELAY        0.702         4.511  1       
color/i1_4_lut_adj_522/B->color/i1_4_lut_adj_522/Z
                                          SLICE_R8C2D     D0_TO_F0_DELAY   0.249         4.760  1       
color/n7715 ( DI0 )                                       NET DELAY        0.000         4.760  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"color/board_reset_c/CK",
        "phy_name":"color.SLICE_122/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":3.041,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c ( CLK )                    NET DELAY      3.041         3.041  1       
                                                          Uncertainty    0.000         3.041  
                                                          Hold time      0.000         3.041  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -3.041  
Arrival Time                                                                           4.760  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/row_count_423__i4/Q  (SLICE_R9C9C)
Path End         : disp/row_count_423__i4/D  (SLICE_R9C9C)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i3/CK",
        "phy_name":"disp.SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i4/Q",
        "phy_name":"disp.SLICE_5/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i4/D",
        "phy_name":"disp.SLICE_5/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/row_count_423__i4/CK",
            "phy_name":"disp.SLICE_5/CLK"
        },
        "pin1":
        {
            "log_name":"disp/row_count_423__i4/Q",
            "phy_name":"disp.SLICE_5/Q1"
        },
        "arrive":8.170,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color/row_out[4]",
            "phy_name":"row_out[4]"
        },
        "arrive":9.040,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/row_count_423_add_4_5/C1",
            "phy_name":"disp.SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"disp/row_count_423_add_4_5/S1",
            "phy_name":"disp.SLICE_5/F1"
        },
        "arrive":9.289,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp/n35[4]",
            "phy_name":"disp.n35[4]"
        },
        "arrive":9.289,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

disp/row_count_423__i4/CK->disp/row_count_423__i4/Q
                                          SLICE_R9C9C     CLK_TO_Q1_DELAY  0.768         8.170  18      
color/row_out[4]                                          NET DELAY        0.870         9.040  1       
disp/row_count_423_add_4_5/C1->disp/row_count_423_add_4_5/S1
                                          SLICE_R9C9C     C1_TO_F1_DELAY   0.249         9.289  1       
disp/n35[4] ( DI1 )                                       NET DELAY        0.000         9.289  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i3/CK",
        "phy_name":"disp.SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/row_count_423__i7/Q  (SLICE_R9C10A)
Path End         : disp/row_count_423__i7/D  (SLICE_R9C10A)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i7/CK",
        "phy_name":"disp.SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i7/Q",
        "phy_name":"disp.SLICE_3/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i7/D",
        "phy_name":"disp.SLICE_3/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/row_count_423__i7/CK",
            "phy_name":"disp.SLICE_3/CLK"
        },
        "pin1":
        {
            "log_name":"disp/row_count_423__i7/Q",
            "phy_name":"disp.SLICE_3/Q0"
        },
        "arrive":8.170,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color/row_out[7]",
            "phy_name":"row_out[7]"
        },
        "arrive":9.040,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/row_count_423_add_4_9/C0",
            "phy_name":"disp.SLICE_3/C0"
        },
        "pin1":
        {
            "log_name":"disp/row_count_423_add_4_9/S0",
            "phy_name":"disp.SLICE_3/F0"
        },
        "arrive":9.289,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp/n35[7]",
            "phy_name":"disp.n35[7]"
        },
        "arrive":9.289,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

disp/row_count_423__i7/CK->disp/row_count_423__i7/Q
                                          SLICE_R9C10A    CLK_TO_Q0_DELAY  0.768         8.170  22      
color/row_out[7]                                          NET DELAY        0.870         9.040  1       
disp/row_count_423_add_4_9/C0->disp/row_count_423_add_4_9/S0
                                          SLICE_R9C10A    C0_TO_F0_DELAY   0.249         9.289  1       
disp/n35[7] ( DI0 )                                       NET DELAY        0.000         9.289  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i7/CK",
        "phy_name":"disp.SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/row_count_423__i8/Q  (SLICE_R9C10A)
Path End         : disp/row_count_423__i8/D  (SLICE_R9C10A)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i7/CK",
        "phy_name":"disp.SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i8/Q",
        "phy_name":"disp.SLICE_3/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i8/D",
        "phy_name":"disp.SLICE_3/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/row_count_423__i8/CK",
            "phy_name":"disp.SLICE_3/CLK"
        },
        "pin1":
        {
            "log_name":"disp/row_count_423__i8/Q",
            "phy_name":"disp.SLICE_3/Q1"
        },
        "arrive":8.170,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color/row_out[8]",
            "phy_name":"row_out[8]"
        },
        "arrive":9.040,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/row_count_423_add_4_9/C1",
            "phy_name":"disp.SLICE_3/C1"
        },
        "pin1":
        {
            "log_name":"disp/row_count_423_add_4_9/S1",
            "phy_name":"disp.SLICE_3/F1"
        },
        "arrive":9.289,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp/n35[8]",
            "phy_name":"disp.n35[8]"
        },
        "arrive":9.289,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

disp/row_count_423__i8/CK->disp/row_count_423__i8/Q
                                          SLICE_R9C10A    CLK_TO_Q1_DELAY  0.768         8.170  19      
color/row_out[8]                                          NET DELAY        0.870         9.040  1       
disp/row_count_423_add_4_9/C1->disp/row_count_423_add_4_9/S1
                                          SLICE_R9C10A    C1_TO_F1_DELAY   0.249         9.289  1       
disp/n35[8] ( DI1 )                                       NET DELAY        0.000         9.289  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i7/CK",
        "phy_name":"disp.SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i1/Q  (SLICE_R8C7B)
Path End         : disp/col_count_424__i1/D  (SLICE_R8C7B)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i1/CK",
        "phy_name":"disp.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i1/Q",
        "phy_name":"disp.SLICE_2/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i1/D",
        "phy_name":"disp.SLICE_2/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/col_count_424__i1/CK",
            "phy_name":"disp.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"disp/col_count_424__i1/Q",
            "phy_name":"disp.SLICE_2/Q0"
        },
        "arrive":8.170,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp/col_out[1]",
            "phy_name":"col_out[1]"
        },
        "arrive":9.040,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/col_count_424_add_4_3/C0",
            "phy_name":"disp.SLICE_2/C0"
        },
        "pin1":
        {
            "log_name":"disp/col_count_424_add_4_3/S0",
            "phy_name":"disp.SLICE_2/F0"
        },
        "arrive":9.289,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp/n45[1]",
            "phy_name":"disp.n45[1]"
        },
        "arrive":9.289,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

disp/col_count_424__i1/CK->disp/col_count_424__i1/Q
                                          SLICE_R8C7B     CLK_TO_Q0_DELAY  0.768         8.170  3       
disp/col_out[1]                                           NET DELAY        0.870         9.040  1       
disp/col_count_424_add_4_3/C0->disp/col_count_424_add_4_3/S0
                                          SLICE_R8C7B     C0_TO_F0_DELAY   0.249         9.289  1       
disp/n45[1] ( DI0 )                                       NET DELAY        0.000         9.289  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i1/CK",
        "phy_name":"disp.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i2/Q  (SLICE_R8C7B)
Path End         : disp/col_count_424__i2/D  (SLICE_R8C7B)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i1/CK",
        "phy_name":"disp.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i2/Q",
        "phy_name":"disp.SLICE_2/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i2/D",
        "phy_name":"disp.SLICE_2/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/col_count_424__i2/CK",
            "phy_name":"disp.SLICE_2/CLK"
        },
        "pin1":
        {
            "log_name":"disp/col_count_424__i2/Q",
            "phy_name":"disp.SLICE_2/Q1"
        },
        "arrive":8.170,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color/col_out[2]",
            "phy_name":"col_out[2]"
        },
        "arrive":9.040,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/col_count_424_add_4_3/C1",
            "phy_name":"disp.SLICE_2/C1"
        },
        "pin1":
        {
            "log_name":"disp/col_count_424_add_4_3/S1",
            "phy_name":"disp.SLICE_2/F1"
        },
        "arrive":9.289,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp/n45[2]",
            "phy_name":"disp.n45[2]"
        },
        "arrive":9.289,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

disp/col_count_424__i2/CK->disp/col_count_424__i2/Q
                                          SLICE_R8C7B     CLK_TO_Q1_DELAY  0.768         8.170  5       
color/col_out[2]                                          NET DELAY        0.870         9.040  1       
disp/col_count_424_add_4_3/C1->disp/col_count_424_add_4_3/S1
                                          SLICE_R8C7B     C1_TO_F1_DELAY   0.249         9.289  1       
disp/n45[2] ( DI1 )                                       NET DELAY        0.000         9.289  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i1/CK",
        "phy_name":"disp.SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/col_count_424__i0/Q  (SLICE_R8C7A)
Path End         : disp/col_count_424__i0/D  (SLICE_R8C7A)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i0/CK",
        "phy_name":"disp.SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i0/Q",
        "phy_name":"disp.SLICE_1/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i0/D",
        "phy_name":"disp.SLICE_1/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/col_count_424__i0/CK",
            "phy_name":"disp.SLICE_1/CLK"
        },
        "pin1":
        {
            "log_name":"disp/col_count_424__i0/Q",
            "phy_name":"disp.SLICE_1/Q1"
        },
        "arrive":8.170,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp/col_out[0]",
            "phy_name":"col_out[0]"
        },
        "arrive":9.040,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/col_count_424_add_4_1/C1",
            "phy_name":"disp.SLICE_1/C1"
        },
        "pin1":
        {
            "log_name":"disp/col_count_424_add_4_1/S1",
            "phy_name":"disp.SLICE_1/F1"
        },
        "arrive":9.289,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp/n45[0]",
            "phy_name":"disp.n45[0]"
        },
        "arrive":9.289,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

disp/col_count_424__i0/CK->disp/col_count_424__i0/Q
                                          SLICE_R8C7A     CLK_TO_Q1_DELAY  0.768         8.170  3       
disp/col_out[0]                                           NET DELAY        0.870         9.040  1       
disp/col_count_424_add_4_1/C1->disp/col_count_424_add_4_1/S1
                                          SLICE_R8C7A     C1_TO_F1_DELAY   0.249         9.289  1       
disp/n45[0] ( DI1 )                                       NET DELAY        0.000         9.289  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/col_count_424__i0/CK",
        "phy_name":"disp.SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/row_count_423__i1/Q  (SLICE_R9C9B)
Path End         : disp/row_count_423__i1/D  (SLICE_R9C9B)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i1/CK",
        "phy_name":"disp.SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i1/Q",
        "phy_name":"disp.SLICE_0/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i1/D",
        "phy_name":"disp.SLICE_0/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/row_count_423__i1/CK",
            "phy_name":"disp.SLICE_0/CLK"
        },
        "pin1":
        {
            "log_name":"disp/row_count_423__i1/Q",
            "phy_name":"disp.SLICE_0/Q0"
        },
        "arrive":8.170,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color/row_out[1]",
            "phy_name":"row_out[1]"
        },
        "arrive":9.040,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/row_count_423_add_4_3/C0",
            "phy_name":"disp.SLICE_0/C0"
        },
        "pin1":
        {
            "log_name":"disp/row_count_423_add_4_3/S0",
            "phy_name":"disp.SLICE_0/F0"
        },
        "arrive":9.289,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp/n35[1]",
            "phy_name":"disp.n35[1]"
        },
        "arrive":9.289,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

disp/row_count_423__i1/CK->disp/row_count_423__i1/Q
                                          SLICE_R9C9B     CLK_TO_Q0_DELAY  0.768         8.170  5       
color/row_out[1]                                          NET DELAY        0.870         9.040  1       
disp/row_count_423_add_4_3/C0->disp/row_count_423_add_4_3/S0
                                          SLICE_R9C9B     C0_TO_F0_DELAY   0.249         9.289  1       
disp/n35[1] ( DI0 )                                       NET DELAY        0.000         9.289  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i1/CK",
        "phy_name":"disp.SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : disp/row_count_423__i2/Q  (SLICE_R9C9B)
Path End         : disp/row_count_423__i2/D  (SLICE_R9C9B)
Source Clock     : network_clock (R)
Destination Clock: network_clock (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i1/CK",
        "phy_name":"disp.SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       


<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i2/Q",
        "phy_name":"disp.SLICE_0/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i2/D",
        "phy_name":"disp.SLICE_0/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/row_count_423__i2/CK",
            "phy_name":"disp.SLICE_0/CLK"
        },
        "pin1":
        {
            "log_name":"disp/row_count_423__i2/Q",
            "phy_name":"disp.SLICE_0/Q1"
        },
        "arrive":8.170,
        "delay":0.768
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"color/row_out[2]",
            "phy_name":"row_out[2]"
        },
        "arrive":9.040,
        "delay":0.870
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"disp/row_count_423_add_4_3/C1",
            "phy_name":"disp.SLICE_0/C1"
        },
        "pin1":
        {
            "log_name":"disp/row_count_423_add_4_3/S1",
            "phy_name":"disp.SLICE_0/F1"
        },
        "arrive":9.289,
        "delay":0.249
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"disp/n35[2]",
            "phy_name":"disp.n35[2]"
        },
        "arrive":9.289,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>

disp/row_count_423__i2/CK->disp/row_count_423__i2/Q
                                          SLICE_R9C9B     CLK_TO_Q1_DELAY  0.768         8.170  11      
color/row_out[2]                                          NET DELAY        0.870         9.040  1       
disp/row_count_423_add_4_3/C1->disp/row_count_423_add_4_3/S1
                                          SLICE_R9C9B     C1_TO_F1_DELAY   0.249         9.289  1       
disp/n35[2] ( DI1 )                                       NET DELAY        0.000         9.289  1       

<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"fpga_clock_pad.bb_inst/PADDI",
        "phy_name":"fpga_clock_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"disp/row_count_423__i1/CK",
        "phy_name":"disp.SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/fpga_clock_c",
            "phy_name":"fpga_clock_c"
        },
        "arrive":4.211,
        "delay":4.211
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.211,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.361,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll/lscc_pll_inst/network_clock",
            "phy_name":"network_clock"
        },
        "arrive":7.402,
        "delay":3.041
    }
    ]
}
</xmp>
</tapath>

                                                          CONSTRAINT     0.000         0.000  1       
fpga_clock_pad.bb_inst/PADDI              PIO_20          CLOCK LATENCY  0.000         0.000  42      
pll/lscc_pll_inst/fpga_clock_c                            NET DELAY      4.211         4.211  1       
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                 0.000         4.211  12      
pll.lscc_pll_inst.u_PLL_B/REFERENCECLK->pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                 0.150         4.361  12      
pll/lscc_pll_inst/network_clock ( CLK )                   NET DELAY      3.041         7.402  1       
                                                          Uncertainty    0.000         7.402  
                                                          Hold time      0.000         7.402  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -7.402  
Arrival Time                                                                           9.289  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
