;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DAT <0, #9
	ADD #276, <606
	SLT -1, <-20
	JMZ -7, @-20
	JMP -4, #-60
	ADD -207, <-140
	SUB <0, @2
	SUB <0, @2
	SUB @127, 105
	ADD 210, 30
	SUB #-1, <-20
	ADD 210, 30
	ADD #210, 30
	ADD 210, 30
	SUB @121, 160
	SUB @124, 106
	SUB @127, 105
	SUB <0, @2
	SPL 0, 90
	SUB @124, 106
	SUB @121, 160
	SUB 300, 290
	SPL <0, <422
	CMP -207, <-120
	CMP #12, @200
	MOV #72, @6
	SUB @121, 101
	ADD #270, <600
	MOV -4, <-20
	MOV -4, <-20
	ADD 812, @16
	SUB @-127, 100
	MOV 12, @16
	MOV 12, @16
	ADD 210, 30
	JMP 0, 90
	SUB @124, 106
	MOV 12, @16
	MOV 12, @16
	JMP @42, #200
	SLT -1, <-20
	MOV 12, @16
	CMP -207, <-120
	MOV -4, <-20
	MOV -4, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
