Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 17 11:18:25 2024
| Host         : P1-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 128         
LUTAR-1    Warning           LUT drives async reset alert                5           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           
TIMING-16  Warning           Large setup violation                       73          
TIMING-18  Warning           Missing input or output delay               32          
TIMING-20  Warning           Non-clocked latch                           14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (198)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (377)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (198)
--------------------------
 There are 103 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pixCounter2_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (377)
--------------------------------------------------
 There are 377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.591     -404.777                    107                 3087        0.057        0.000                      0                 3087        4.500        0.000                       0                  1586  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.591     -404.777                    107                 2952        0.057        0.000                      0                 2952        4.500        0.000                       0                  1586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             34.527        0.000                      0                  135        0.793        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          107  Failing Endpoints,  Worst Slack       -6.591ns,  Total Violation     -404.777ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.591ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[14].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 2.316ns (20.047%)  route 9.237ns (79.953%))
  Logic Levels:           15  (LUT2=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 9.919 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613     5.215    RegisterFile/loop1[24].a_register/loop1[1].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.878     6.549    RegisterFile/loop1[26].a_register/loop1[1].a_dffe/out[24]_23[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.673 r  RegisterFile/loop1[26].a_register/loop1[1].a_dffe/q_i_18__36/O
                         net (fo=1, routed)           0.802     7.475    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_1
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50/O
                         net (fo=1, routed)           0.408     8.007    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.131 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55/O
                         net (fo=2, routed)           0.293     8.424    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_n_0
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__95/O
                         net (fo=3, routed)           0.312     8.860    CPU/toRdBranchMux/second/second/regB[1]
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.984 r  CPU/toRdBranchMux/second/second/q_i_271/O
                         net (fo=1, routed)           0.593     9.577    CPU/rs_minus_rd_alu/q_i_237_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  CPU/rs_minus_rd_alu/q_i_258/O
                         net (fo=1, routed)           0.483    10.184    CPU/rs_minus_rd_alu/q_i_258_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    10.308 f  CPU/rs_minus_rd_alu/q_i_237/O
                         net (fo=1, routed)           0.493    10.801    CPU/rs_minus_rd_alu/q_i_237_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.925 f  CPU/rs_minus_rd_alu/q_i_154/O
                         net (fo=3, routed)           0.657    11.582    CPU/rs_minus_rd_alu/q_reg_12
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  CPU/rs_minus_rd_alu/q_i_61/O
                         net (fo=4, routed)           0.823    12.529    CPU/rs_minus_rd_alu/q_i_61_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.653 r  CPU/rs_minus_rd_alu/q_i_58/O
                         net (fo=11, routed)          1.065    13.718    CPU/rs_minus_rd_alu/q_i_153
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.842 r  CPU/rs_minus_rd_alu/q_i_75_replica/O
                         net (fo=2, routed)           0.676    14.518    CPU/rs_minus_rd_alu/q_i_56_0_repN
    SLICE_X10Y133        LUT6 (Prop_lut6_I3_O)        0.124    14.642 r  CPU/rs_minus_rd_alu/q_i_80/O
                         net (fo=2, routed)           0.458    15.100    CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_6__12_2
    SLICE_X15Y133        LUT6 (Prop_lut6_I3_O)        0.124    15.224 f  CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_28__0/O
                         net (fo=1, routed)           0.287    15.511    CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_28__0_n_0
    SLICE_X13Y133        LUT6 (Prop_lut6_I2_O)        0.124    15.635 r  CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_6__12_comp/O
                         net (fo=58, routed)          1.009    16.644    CPU/pcmux/second/second/q_reg_1
    SLICE_X13Y130        LUT6 (Prop_lut6_I3_O)        0.124    16.768 r  CPU/pcmux/second/second/q_i_1__16/O
                         net (fo=1, routed)           0.000    16.768    CPU/PC_addr/loop1[14].a_dffe/next_pc[0]
    SLICE_X13Y130        FDCE                                         r  CPU/PC_addr/loop1[14].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.497     9.919    CPU/PC_addr/loop1[14].a_dffe/clock
    SLICE_X13Y130        FDCE                                         r  CPU/PC_addr/loop1[14].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.178    
                         clock uncertainty           -0.035    10.143    
    SLICE_X13Y130        FDCE (Setup_fdce_C_D)        0.034    10.177    CPU/PC_addr/loop1[14].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                 -6.591    

Slack (VIOLATED) :        -6.572ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[10].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.590ns  (logic 2.316ns (19.983%)  route 9.274ns (80.017%))
  Logic Levels:           15  (LUT2=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 9.923 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613     5.215    RegisterFile/loop1[24].a_register/loop1[1].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.878     6.549    RegisterFile/loop1[26].a_register/loop1[1].a_dffe/out[24]_23[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.673 r  RegisterFile/loop1[26].a_register/loop1[1].a_dffe/q_i_18__36/O
                         net (fo=1, routed)           0.802     7.475    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_1
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50/O
                         net (fo=1, routed)           0.408     8.007    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.131 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55/O
                         net (fo=2, routed)           0.293     8.424    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_n_0
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__95/O
                         net (fo=3, routed)           0.312     8.860    CPU/toRdBranchMux/second/second/regB[1]
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.984 r  CPU/toRdBranchMux/second/second/q_i_271/O
                         net (fo=1, routed)           0.593     9.577    CPU/rs_minus_rd_alu/q_i_237_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  CPU/rs_minus_rd_alu/q_i_258/O
                         net (fo=1, routed)           0.483    10.184    CPU/rs_minus_rd_alu/q_i_258_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    10.308 f  CPU/rs_minus_rd_alu/q_i_237/O
                         net (fo=1, routed)           0.493    10.801    CPU/rs_minus_rd_alu/q_i_237_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.925 f  CPU/rs_minus_rd_alu/q_i_154/O
                         net (fo=3, routed)           0.657    11.582    CPU/rs_minus_rd_alu/q_reg_12
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  CPU/rs_minus_rd_alu/q_i_61/O
                         net (fo=4, routed)           0.823    12.529    CPU/rs_minus_rd_alu/q_i_61_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.653 r  CPU/rs_minus_rd_alu/q_i_58/O
                         net (fo=11, routed)          1.065    13.718    CPU/rs_minus_rd_alu/q_i_153
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.842 r  CPU/rs_minus_rd_alu/q_i_75_replica/O
                         net (fo=2, routed)           0.676    14.518    CPU/rs_minus_rd_alu/q_i_56_0_repN
    SLICE_X10Y133        LUT6 (Prop_lut6_I3_O)        0.124    14.642 r  CPU/rs_minus_rd_alu/q_i_80/O
                         net (fo=2, routed)           0.458    15.100    CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_6__12_2
    SLICE_X15Y133        LUT6 (Prop_lut6_I3_O)        0.124    15.224 f  CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_28__0/O
                         net (fo=1, routed)           0.287    15.511    CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_28__0_n_0
    SLICE_X13Y133        LUT6 (Prop_lut6_I2_O)        0.124    15.635 r  CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_6__12_comp/O
                         net (fo=58, routed)          1.046    16.681    CPU/pcmux/second/second/q_reg_1
    SLICE_X12Y133        LUT6 (Prop_lut6_I3_O)        0.124    16.805 r  CPU/pcmux/second/second/q_i_1__20/O
                         net (fo=1, routed)           0.000    16.805    CPU/PC_addr/loop1[10].a_dffe/next_pc[0]
    SLICE_X12Y133        FDCE                                         r  CPU/PC_addr/loop1[10].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.501     9.923    CPU/PC_addr/loop1[10].a_dffe/clock
    SLICE_X12Y133        FDCE                                         r  CPU/PC_addr/loop1[10].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.182    
                         clock uncertainty           -0.035    10.147    
    SLICE_X12Y133        FDCE (Setup_fdce_C_D)        0.086    10.233    CPU/PC_addr/loop1[10].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                         -16.805    
  -------------------------------------------------------------------
                         slack                                 -6.572    

Slack (VIOLATED) :        -6.551ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 2.316ns (20.025%)  route 9.249ns (79.975%))
  Logic Levels:           15  (LUT2=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613     5.215    RegisterFile/loop1[24].a_register/loop1[1].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.878     6.549    RegisterFile/loop1[26].a_register/loop1[1].a_dffe/out[24]_23[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.673 r  RegisterFile/loop1[26].a_register/loop1[1].a_dffe/q_i_18__36/O
                         net (fo=1, routed)           0.802     7.475    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_1
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50/O
                         net (fo=1, routed)           0.408     8.007    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.131 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55/O
                         net (fo=2, routed)           0.293     8.424    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_n_0
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__95/O
                         net (fo=3, routed)           0.312     8.860    CPU/toRdBranchMux/second/second/regB[1]
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.984 r  CPU/toRdBranchMux/second/second/q_i_271/O
                         net (fo=1, routed)           0.593     9.577    CPU/rs_minus_rd_alu/q_i_237_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  CPU/rs_minus_rd_alu/q_i_258/O
                         net (fo=1, routed)           0.483    10.184    CPU/rs_minus_rd_alu/q_i_258_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    10.308 f  CPU/rs_minus_rd_alu/q_i_237/O
                         net (fo=1, routed)           0.493    10.801    CPU/rs_minus_rd_alu/q_i_237_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.925 f  CPU/rs_minus_rd_alu/q_i_154/O
                         net (fo=3, routed)           0.657    11.582    CPU/rs_minus_rd_alu/q_reg_12
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  CPU/rs_minus_rd_alu/q_i_61/O
                         net (fo=4, routed)           0.823    12.529    CPU/rs_minus_rd_alu/q_i_61_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.653 r  CPU/rs_minus_rd_alu/q_i_58/O
                         net (fo=11, routed)          1.065    13.718    CPU/rs_minus_rd_alu/q_i_153
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.842 r  CPU/rs_minus_rd_alu/q_i_75_replica/O
                         net (fo=2, routed)           0.676    14.518    CPU/rs_minus_rd_alu/q_i_56_0_repN
    SLICE_X10Y133        LUT6 (Prop_lut6_I3_O)        0.124    14.642 r  CPU/rs_minus_rd_alu/q_i_80/O
                         net (fo=2, routed)           0.458    15.100    CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_6__12_2
    SLICE_X15Y133        LUT6 (Prop_lut6_I3_O)        0.124    15.224 f  CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_28__0/O
                         net (fo=1, routed)           0.287    15.511    CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_28__0_n_0
    SLICE_X13Y133        LUT6 (Prop_lut6_I2_O)        0.124    15.635 r  CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_6__12_comp/O
                         net (fo=58, routed)          1.021    16.657    CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_29__0
    SLICE_X14Y131        LUT6 (Prop_lut6_I3_O)        0.124    16.781 r  CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_1__22/O
                         net (fo=1, routed)           0.000    16.781    CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg_1
    SLICE_X14Y131        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.498     9.920    CPU/INSN_reg_fd_latch/loop1[9].a_dffe/clock
    SLICE_X14Y131        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.179    
                         clock uncertainty           -0.035    10.144    
    SLICE_X14Y131        FDCE (Setup_fdce_C_D)        0.086    10.230    CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                         -16.781    
  -------------------------------------------------------------------
                         slack                                 -6.551    

Slack (VIOLATED) :        -6.526ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[7].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 2.192ns (19.077%)  route 9.298ns (80.923%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 9.922 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613     5.215    RegisterFile/loop1[24].a_register/loop1[1].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.878     6.549    RegisterFile/loop1[26].a_register/loop1[1].a_dffe/out[24]_23[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.673 r  RegisterFile/loop1[26].a_register/loop1[1].a_dffe/q_i_18__36/O
                         net (fo=1, routed)           0.802     7.475    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_1
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50/O
                         net (fo=1, routed)           0.408     8.007    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.131 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55/O
                         net (fo=2, routed)           0.293     8.424    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_n_0
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__95/O
                         net (fo=3, routed)           0.312     8.860    CPU/toRdBranchMux/second/second/regB[1]
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.984 r  CPU/toRdBranchMux/second/second/q_i_271/O
                         net (fo=1, routed)           0.593     9.577    CPU/rs_minus_rd_alu/q_i_237_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  CPU/rs_minus_rd_alu/q_i_258/O
                         net (fo=1, routed)           0.483    10.184    CPU/rs_minus_rd_alu/q_i_258_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    10.308 f  CPU/rs_minus_rd_alu/q_i_237/O
                         net (fo=1, routed)           0.493    10.801    CPU/rs_minus_rd_alu/q_i_237_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.925 f  CPU/rs_minus_rd_alu/q_i_154/O
                         net (fo=3, routed)           0.657    11.582    CPU/rs_minus_rd_alu/q_reg_12
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  CPU/rs_minus_rd_alu/q_i_61/O
                         net (fo=4, routed)           0.823    12.529    CPU/rs_minus_rd_alu/q_i_61_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.653 r  CPU/rs_minus_rd_alu/q_i_58/O
                         net (fo=11, routed)          0.696    13.348    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_30__0_2
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.124    13.472 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106/O
                         net (fo=1, routed)           0.825    14.297    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0/O
                         net (fo=1, routed)           0.981    15.402    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.526 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_7__5/O
                         net (fo=58, routed)          1.056    16.582    CPU/pcmux/second/second/q_reg_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I2_O)        0.124    16.706 r  CPU/pcmux/second/second/q_i_1__23/O
                         net (fo=1, routed)           0.000    16.706    CPU/PC_addr/loop1[7].a_dffe/next_pc[0]
    SLICE_X15Y132        FDCE                                         r  CPU/PC_addr/loop1[7].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.500     9.922    CPU/PC_addr/loop1[7].a_dffe/clock
    SLICE_X15Y132        FDCE                                         r  CPU/PC_addr/loop1[7].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.181    
                         clock uncertainty           -0.035    10.146    
    SLICE_X15Y132        FDCE (Setup_fdce_C_D)        0.034    10.180    CPU/PC_addr/loop1[7].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                         -16.706    
  -------------------------------------------------------------------
                         slack                                 -6.526    

Slack (VIOLATED) :        -6.504ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[13].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.518ns  (logic 2.192ns (19.030%)  route 9.326ns (80.970%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 9.922 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613     5.215    RegisterFile/loop1[24].a_register/loop1[1].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.878     6.549    RegisterFile/loop1[26].a_register/loop1[1].a_dffe/out[24]_23[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.673 r  RegisterFile/loop1[26].a_register/loop1[1].a_dffe/q_i_18__36/O
                         net (fo=1, routed)           0.802     7.475    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_1
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50/O
                         net (fo=1, routed)           0.408     8.007    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.131 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55/O
                         net (fo=2, routed)           0.293     8.424    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_n_0
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__95/O
                         net (fo=3, routed)           0.312     8.860    CPU/toRdBranchMux/second/second/regB[1]
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.984 r  CPU/toRdBranchMux/second/second/q_i_271/O
                         net (fo=1, routed)           0.593     9.577    CPU/rs_minus_rd_alu/q_i_237_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  CPU/rs_minus_rd_alu/q_i_258/O
                         net (fo=1, routed)           0.483    10.184    CPU/rs_minus_rd_alu/q_i_258_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    10.308 f  CPU/rs_minus_rd_alu/q_i_237/O
                         net (fo=1, routed)           0.493    10.801    CPU/rs_minus_rd_alu/q_i_237_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.925 f  CPU/rs_minus_rd_alu/q_i_154/O
                         net (fo=3, routed)           0.657    11.582    CPU/rs_minus_rd_alu/q_reg_12
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  CPU/rs_minus_rd_alu/q_i_61/O
                         net (fo=4, routed)           0.823    12.529    CPU/rs_minus_rd_alu/q_i_61_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.653 r  CPU/rs_minus_rd_alu/q_i_58/O
                         net (fo=11, routed)          0.696    13.348    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_30__0_2
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.124    13.472 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106/O
                         net (fo=1, routed)           0.825    14.297    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0/O
                         net (fo=1, routed)           0.981    15.402    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.526 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_7__5/O
                         net (fo=58, routed)          1.084    16.610    CPU/pcmux/second/second/q_reg_0
    SLICE_X14Y132        LUT6 (Prop_lut6_I2_O)        0.124    16.734 r  CPU/pcmux/second/second/q_i_1__17/O
                         net (fo=1, routed)           0.000    16.734    CPU/PC_addr/loop1[13].a_dffe/next_pc[0]
    SLICE_X14Y132        FDCE                                         r  CPU/PC_addr/loop1[13].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.500     9.922    CPU/PC_addr/loop1[13].a_dffe/clock
    SLICE_X14Y132        FDCE                                         r  CPU/PC_addr/loop1[13].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.181    
                         clock uncertainty           -0.035    10.146    
    SLICE_X14Y132        FDCE (Setup_fdce_C_D)        0.084    10.230    CPU/PC_addr/loop1[13].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                         -16.734    
  -------------------------------------------------------------------
                         slack                                 -6.504    

Slack (VIOLATED) :        -6.494ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_fd_latch/loop1[25].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.457ns  (logic 2.192ns (19.132%)  route 9.265ns (80.868%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613     5.215    RegisterFile/loop1[24].a_register/loop1[1].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.878     6.549    RegisterFile/loop1[26].a_register/loop1[1].a_dffe/out[24]_23[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.673 r  RegisterFile/loop1[26].a_register/loop1[1].a_dffe/q_i_18__36/O
                         net (fo=1, routed)           0.802     7.475    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_1
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50/O
                         net (fo=1, routed)           0.408     8.007    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.131 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55/O
                         net (fo=2, routed)           0.293     8.424    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_n_0
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__95/O
                         net (fo=3, routed)           0.312     8.860    CPU/toRdBranchMux/second/second/regB[1]
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.984 r  CPU/toRdBranchMux/second/second/q_i_271/O
                         net (fo=1, routed)           0.593     9.577    CPU/rs_minus_rd_alu/q_i_237_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  CPU/rs_minus_rd_alu/q_i_258/O
                         net (fo=1, routed)           0.483    10.184    CPU/rs_minus_rd_alu/q_i_258_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    10.308 f  CPU/rs_minus_rd_alu/q_i_237/O
                         net (fo=1, routed)           0.493    10.801    CPU/rs_minus_rd_alu/q_i_237_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.925 f  CPU/rs_minus_rd_alu/q_i_154/O
                         net (fo=3, routed)           0.657    11.582    CPU/rs_minus_rd_alu/q_reg_12
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  CPU/rs_minus_rd_alu/q_i_61/O
                         net (fo=4, routed)           0.823    12.529    CPU/rs_minus_rd_alu/q_i_61_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.653 r  CPU/rs_minus_rd_alu/q_i_58/O
                         net (fo=11, routed)          0.696    13.348    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_30__0_2
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.124    13.472 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106/O
                         net (fo=1, routed)           0.825    14.297    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I1_O)        0.124    14.421 f  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0/O
                         net (fo=1, routed)           0.981    15.402    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.526 f  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_7__5/O
                         net (fo=58, routed)          1.022    16.548    CPU/alu_output_m_latch/loop1[24].a_dffe/q_reg_6
    SLICE_X13Y131        LUT6 (Prop_lut6_I4_O)        0.124    16.672 r  CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_1__8/O
                         net (fo=1, routed)           0.000    16.672    CPU/INSN_reg_fd_latch/loop1[25].a_dffe/q_reg_11
    SLICE_X13Y131        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[25].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.498     9.920    CPU/INSN_reg_fd_latch/loop1[25].a_dffe/clock
    SLICE_X13Y131        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[25].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.179    
                         clock uncertainty           -0.035    10.144    
    SLICE_X13Y131        FDCE (Setup_fdce_C_D)        0.034    10.178    CPU/INSN_reg_fd_latch/loop1[25].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                         -16.672    
  -------------------------------------------------------------------
                         slack                                 -6.494    

Slack (VIOLATED) :        -6.488ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[24].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.504ns  (logic 2.192ns (19.053%)  route 9.312ns (80.946%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 9.922 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613     5.215    RegisterFile/loop1[24].a_register/loop1[1].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.878     6.549    RegisterFile/loop1[26].a_register/loop1[1].a_dffe/out[24]_23[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.673 r  RegisterFile/loop1[26].a_register/loop1[1].a_dffe/q_i_18__36/O
                         net (fo=1, routed)           0.802     7.475    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_1
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50/O
                         net (fo=1, routed)           0.408     8.007    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.131 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55/O
                         net (fo=2, routed)           0.293     8.424    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_n_0
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__95/O
                         net (fo=3, routed)           0.312     8.860    CPU/toRdBranchMux/second/second/regB[1]
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.984 r  CPU/toRdBranchMux/second/second/q_i_271/O
                         net (fo=1, routed)           0.593     9.577    CPU/rs_minus_rd_alu/q_i_237_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  CPU/rs_minus_rd_alu/q_i_258/O
                         net (fo=1, routed)           0.483    10.184    CPU/rs_minus_rd_alu/q_i_258_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    10.308 f  CPU/rs_minus_rd_alu/q_i_237/O
                         net (fo=1, routed)           0.493    10.801    CPU/rs_minus_rd_alu/q_i_237_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.925 f  CPU/rs_minus_rd_alu/q_i_154/O
                         net (fo=3, routed)           0.657    11.582    CPU/rs_minus_rd_alu/q_reg_12
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  CPU/rs_minus_rd_alu/q_i_61/O
                         net (fo=4, routed)           0.823    12.529    CPU/rs_minus_rd_alu/q_i_61_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.653 r  CPU/rs_minus_rd_alu/q_i_58/O
                         net (fo=11, routed)          0.696    13.348    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_30__0_2
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.124    13.472 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106/O
                         net (fo=1, routed)           0.825    14.297    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0/O
                         net (fo=1, routed)           0.981    15.402    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.526 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_7__5/O
                         net (fo=58, routed)          1.070    16.596    CPU/pcmux/second/second/q_reg_0
    SLICE_X14Y132        LUT6 (Prop_lut6_I2_O)        0.124    16.720 r  CPU/pcmux/second/second/q_i_1__6/O
                         net (fo=1, routed)           0.000    16.720    CPU/PC_addr/loop1[24].a_dffe/next_pc[0]
    SLICE_X14Y132        FDCE                                         r  CPU/PC_addr/loop1[24].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.500     9.922    CPU/PC_addr/loop1[24].a_dffe/clock
    SLICE_X14Y132        FDCE                                         r  CPU/PC_addr/loop1[24].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.181    
                         clock uncertainty           -0.035    10.146    
    SLICE_X14Y132        FDCE (Setup_fdce_C_D)        0.086    10.232    CPU/PC_addr/loop1[24].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                 -6.488    

Slack (VIOLATED) :        -6.487ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[12].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.501ns  (logic 2.192ns (19.059%)  route 9.309ns (80.941%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 9.922 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613     5.215    RegisterFile/loop1[24].a_register/loop1[1].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.878     6.549    RegisterFile/loop1[26].a_register/loop1[1].a_dffe/out[24]_23[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.673 r  RegisterFile/loop1[26].a_register/loop1[1].a_dffe/q_i_18__36/O
                         net (fo=1, routed)           0.802     7.475    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_1
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50/O
                         net (fo=1, routed)           0.408     8.007    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.131 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55/O
                         net (fo=2, routed)           0.293     8.424    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_n_0
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__95/O
                         net (fo=3, routed)           0.312     8.860    CPU/toRdBranchMux/second/second/regB[1]
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.984 r  CPU/toRdBranchMux/second/second/q_i_271/O
                         net (fo=1, routed)           0.593     9.577    CPU/rs_minus_rd_alu/q_i_237_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  CPU/rs_minus_rd_alu/q_i_258/O
                         net (fo=1, routed)           0.483    10.184    CPU/rs_minus_rd_alu/q_i_258_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    10.308 f  CPU/rs_minus_rd_alu/q_i_237/O
                         net (fo=1, routed)           0.493    10.801    CPU/rs_minus_rd_alu/q_i_237_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.925 f  CPU/rs_minus_rd_alu/q_i_154/O
                         net (fo=3, routed)           0.657    11.582    CPU/rs_minus_rd_alu/q_reg_12
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  CPU/rs_minus_rd_alu/q_i_61/O
                         net (fo=4, routed)           0.823    12.529    CPU/rs_minus_rd_alu/q_i_61_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.653 r  CPU/rs_minus_rd_alu/q_i_58/O
                         net (fo=11, routed)          0.696    13.348    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_30__0_2
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.124    13.472 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106/O
                         net (fo=1, routed)           0.825    14.297    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0/O
                         net (fo=1, routed)           0.981    15.402    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.526 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_7__5/O
                         net (fo=58, routed)          1.067    16.593    CPU/pcmux/second/second/q_reg_0
    SLICE_X14Y132        LUT6 (Prop_lut6_I2_O)        0.124    16.717 r  CPU/pcmux/second/second/q_i_1__18/O
                         net (fo=1, routed)           0.000    16.717    CPU/PC_addr/loop1[12].a_dffe/next_pc[0]
    SLICE_X14Y132        FDCE                                         r  CPU/PC_addr/loop1[12].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.500     9.922    CPU/PC_addr/loop1[12].a_dffe/clock
    SLICE_X14Y132        FDCE                                         r  CPU/PC_addr/loop1[12].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.181    
                         clock uncertainty           -0.035    10.146    
    SLICE_X14Y132        FDCE (Setup_fdce_C_D)        0.084    10.230    CPU/PC_addr/loop1[12].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                         -16.717    
  -------------------------------------------------------------------
                         slack                                 -6.487    

Slack (VIOLATED) :        -6.480ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[27].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.493ns  (logic 2.192ns (19.072%)  route 9.301ns (80.928%))
  Logic Levels:           14  (LUT2=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613     5.215    RegisterFile/loop1[24].a_register/loop1[1].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.878     6.549    RegisterFile/loop1[26].a_register/loop1[1].a_dffe/out[24]_23[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.673 r  RegisterFile/loop1[26].a_register/loop1[1].a_dffe/q_i_18__36/O
                         net (fo=1, routed)           0.802     7.475    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_1
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50/O
                         net (fo=1, routed)           0.408     8.007    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.131 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55/O
                         net (fo=2, routed)           0.293     8.424    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_n_0
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__95/O
                         net (fo=3, routed)           0.312     8.860    CPU/toRdBranchMux/second/second/regB[1]
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.984 r  CPU/toRdBranchMux/second/second/q_i_271/O
                         net (fo=1, routed)           0.593     9.577    CPU/rs_minus_rd_alu/q_i_237_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  CPU/rs_minus_rd_alu/q_i_258/O
                         net (fo=1, routed)           0.483    10.184    CPU/rs_minus_rd_alu/q_i_258_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    10.308 f  CPU/rs_minus_rd_alu/q_i_237/O
                         net (fo=1, routed)           0.493    10.801    CPU/rs_minus_rd_alu/q_i_237_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.925 f  CPU/rs_minus_rd_alu/q_i_154/O
                         net (fo=3, routed)           0.657    11.582    CPU/rs_minus_rd_alu/q_reg_12
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  CPU/rs_minus_rd_alu/q_i_61/O
                         net (fo=4, routed)           0.823    12.529    CPU/rs_minus_rd_alu/q_i_61_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.653 r  CPU/rs_minus_rd_alu/q_i_58/O
                         net (fo=11, routed)          0.696    13.348    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_30__0_2
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.124    13.472 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106/O
                         net (fo=1, routed)           0.825    14.297    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_106_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0/O
                         net (fo=1, routed)           0.981    15.402    CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_34__0_n_0
    SLICE_X12Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.526 r  CPU/alu_output_m_latch/loop1[9].a_dffe/q_i_7__5/O
                         net (fo=58, routed)          1.058    16.584    CPU/pcmux/second/second/q_reg_0
    SLICE_X12Y131        LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CPU/pcmux/second/second/q_i_1__3/O
                         net (fo=1, routed)           0.000    16.708    CPU/PC_addr/loop1[27].a_dffe/next_pc[0]
    SLICE_X12Y131        FDCE                                         r  CPU/PC_addr/loop1[27].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.498     9.920    CPU/PC_addr/loop1[27].a_dffe/clock
    SLICE_X12Y131        FDCE                                         r  CPU/PC_addr/loop1[27].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.179    
                         clock uncertainty           -0.035    10.144    
    SLICE_X12Y131        FDCE (Setup_fdce_C_D)        0.084    10.228    CPU/PC_addr/loop1[27].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                         -16.708    
  -------------------------------------------------------------------
                         slack                                 -6.480    

Slack (VIOLATED) :        -6.476ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[31].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.439ns  (logic 2.316ns (20.247%)  route 9.123ns (79.753%))
  Logic Levels:           15  (LUT2=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 9.920 - 5.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613     5.215    RegisterFile/loop1[24].a_register/loop1[1].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.878     6.549    RegisterFile/loop1[26].a_register/loop1[1].a_dffe/out[24]_23[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I4_O)        0.124     6.673 r  RegisterFile/loop1[26].a_register/loop1[1].a_dffe/q_i_18__36/O
                         net (fo=1, routed)           0.802     7.475    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_1
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50/O
                         net (fo=1, routed)           0.408     8.007    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_8__50_n_0
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.131 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55/O
                         net (fo=2, routed)           0.293     8.424    RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_6__55_n_0
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  RegisterFile/loop1[31].a_register/loop1[1].a_dffe/q_i_5__95/O
                         net (fo=3, routed)           0.312     8.860    CPU/toRdBranchMux/second/second/regB[1]
    SLICE_X13Y126        LUT5 (Prop_lut5_I4_O)        0.124     8.984 r  CPU/toRdBranchMux/second/second/q_i_271/O
                         net (fo=1, routed)           0.593     9.577    CPU/rs_minus_rd_alu/q_i_237_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.701 r  CPU/rs_minus_rd_alu/q_i_258/O
                         net (fo=1, routed)           0.483    10.184    CPU/rs_minus_rd_alu/q_i_258_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    10.308 f  CPU/rs_minus_rd_alu/q_i_237/O
                         net (fo=1, routed)           0.493    10.801    CPU/rs_minus_rd_alu/q_i_237_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.925 f  CPU/rs_minus_rd_alu/q_i_154/O
                         net (fo=3, routed)           0.657    11.582    CPU/rs_minus_rd_alu/q_reg_12
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    11.706 r  CPU/rs_minus_rd_alu/q_i_61/O
                         net (fo=4, routed)           0.823    12.529    CPU/rs_minus_rd_alu/q_i_61_n_0
    SLICE_X10Y129        LUT6 (Prop_lut6_I2_O)        0.124    12.653 r  CPU/rs_minus_rd_alu/q_i_58/O
                         net (fo=11, routed)          1.065    13.718    CPU/rs_minus_rd_alu/q_i_153
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.842 r  CPU/rs_minus_rd_alu/q_i_75_replica/O
                         net (fo=2, routed)           0.676    14.518    CPU/rs_minus_rd_alu/q_i_56_0_repN
    SLICE_X10Y133        LUT6 (Prop_lut6_I3_O)        0.124    14.642 r  CPU/rs_minus_rd_alu/q_i_80/O
                         net (fo=2, routed)           0.458    15.100    CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_6__12_2
    SLICE_X15Y133        LUT6 (Prop_lut6_I3_O)        0.124    15.224 f  CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_28__0/O
                         net (fo=1, routed)           0.287    15.511    CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_28__0_n_0
    SLICE_X13Y133        LUT6 (Prop_lut6_I2_O)        0.124    15.635 r  CPU/alu_output_m_latch/loop1[24].a_dffe/q_i_6__12_comp/O
                         net (fo=58, routed)          0.895    16.530    CPU/pcmux/second/second/q_reg_1
    SLICE_X15Y131        LUT6 (Prop_lut6_I3_O)        0.124    16.654 r  CPU/pcmux/second/second/q_i_1/O
                         net (fo=1, routed)           0.000    16.654    CPU/PC_addr/loop1[31].a_dffe/next_pc[0]
    SLICE_X15Y131        FDCE                                         r  CPU/PC_addr/loop1[31].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.498     9.920    CPU/PC_addr/loop1[31].a_dffe/clock
    SLICE_X15Y131        FDCE                                         r  CPU/PC_addr/loop1[31].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.179    
                         clock uncertainty           -0.035    10.144    
    SLICE_X15Y131        FDCE (Setup_fdce_C_D)        0.034    10.178    CPU/PC_addr/loop1[31].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                         -16.654    
  -------------------------------------------------------------------
                         slack                                 -6.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 memAddrIn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.561     1.480    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y119         FDSE                                         r  memAddrIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDSE (Prop_fdse_C_Q)         0.141     1.621 r  memAddrIn_reg[0]/Q
                         net (fo=4, routed)           0.156     1.778    ProcMem/Q[0]
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.873     2.038    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.721    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 memAddrIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.561     1.480    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  memAddrIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  memAddrIn_reg[1]/Q
                         net (fo=4, routed)           0.217     1.838    ProcMem/Q[1]
    RAMB36_X0Y24         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.867     2.032    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.532    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.715    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 memAddrIn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.787%)  route 0.219ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.560     1.479    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  memAddrIn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  memAddrIn_reg[7]/Q
                         net (fo=4, routed)           0.219     1.863    ProcMem/Q[7]
    RAMB36_X0Y24         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.867     2.032    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.736    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CPU/INSN_reg_dx_latch/loop1[22].a_dffe/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_xm_latch/loop1[22].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.235ns  (logic 0.146ns (62.241%)  route 0.089ns (37.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 6.480 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.561     6.480    CPU/INSN_reg_dx_latch/loop1[22].a_dffe/clock
    SLICE_X28Y116        FDCE                                         r  CPU/INSN_reg_dx_latch/loop1[22].a_dffe/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y116        FDCE (Prop_fdce_C_Q)         0.146     6.626 r  CPU/INSN_reg_dx_latch/loop1[22].a_dffe/q_reg/Q
                         net (fo=6, routed)           0.089     6.715    CPU/INSN_reg_xm_latch/loop1[22].a_dffe/rd_x[0]
    SLICE_X28Y116        FDCE                                         r  CPU/INSN_reg_xm_latch/loop1[22].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.829     6.994    CPU/INSN_reg_xm_latch/loop1[22].a_dffe/clock
    SLICE_X28Y116        FDCE                                         r  CPU/INSN_reg_xm_latch/loop1[22].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.480    
    SLICE_X28Y116        FDCE (Hold_fdce_C_D)         0.082     6.562    CPU/INSN_reg_xm_latch/loop1[22].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.562    
                         arrival time                           6.715    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 psiface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.592     1.511    psiface/CLK100MHZ_IBUF_BUFG
    SLICE_X89Y129        FDRE                                         r  psiface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  psiface/frame_reg[4]/Q
                         net (fo=2, routed)           0.101     1.754    psiface/CONV_INTEGER[3]
    SLICE_X88Y129        LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  psiface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.799    psiface/rx_parity_i_1_n_0
    SLICE_X88Y129        FDRE                                         r  psiface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.861     2.027    psiface/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  psiface/rx_parity_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X88Y129        FDRE (Hold_fdre_C_D)         0.121     1.645    psiface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 memAddrIn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.976%)  route 0.262ns (65.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.561     1.480    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y119         FDSE                                         r  memAddrIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDSE (Prop_fdse_C_Q)         0.141     1.621 r  memAddrIn_reg[0]/Q
                         net (fo=4, routed)           0.262     1.884    ProcMem/Q[0]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.877     2.042    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.725    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CPU/INSN_reg_dx_latch/loop1[17].a_dffe/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_xm_latch/loop1[17].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.223ns  (logic 0.167ns (74.922%)  route 0.056ns (25.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 7.004 - 5.000 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 6.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.568     6.487    CPU/INSN_reg_dx_latch/loop1[17].a_dffe/clock
    SLICE_X12Y142        FDCE                                         r  CPU/INSN_reg_dx_latch/loop1[17].a_dffe/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.167     6.654 r  CPU/INSN_reg_dx_latch/loop1[17].a_dffe/q_reg/Q
                         net (fo=1, routed)           0.056     6.710    CPU/INSN_reg_xm_latch/loop1[17].a_dffe/to_next_insn[0]
    SLICE_X12Y142        FDCE                                         r  CPU/INSN_reg_xm_latch/loop1[17].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.839     7.004    CPU/INSN_reg_xm_latch/loop1[17].a_dffe/clock
    SLICE_X12Y142        FDCE                                         r  CPU/INSN_reg_xm_latch/loop1[17].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.487    
    SLICE_X12Y142        FDCE (Hold_fdce_C_D)         0.064     6.551    CPU/INSN_reg_xm_latch/loop1[17].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.551    
                         arrival time                           6.710    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/multtest/reg0/loop1[25].a_dffe/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[23].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.319ns  (logic 0.191ns (59.964%)  route 0.128ns (40.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.553     6.472    CPU/multdiv_unit/multtest/reg0/loop1[25].a_dffe/clock
    SLICE_X45Y120        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[25].a_dffe/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDCE (Prop_fdce_C_Q)         0.146     6.618 r  CPU/multdiv_unit/multtest/reg0/loop1[25].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.128     6.746    CPU/multdiv_unit/multtest/muxed/q_reg[16]
    SLICE_X46Y121        LUT6 (Prop_lut6_I1_O)        0.045     6.791 r  CPU/multdiv_unit/multtest/muxed/q_i_1__23/O
                         net (fo=1, routed)           0.000     6.791    CPU/multdiv_unit/multtest/reg0/loop1[23].a_dffe/I2[0]
    SLICE_X46Y121        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[23].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.819     6.984    CPU/multdiv_unit/multtest/reg0/loop1[23].a_dffe/clock
    SLICE_X46Y121        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[23].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.504    
    SLICE_X46Y121        FDCE (Hold_fdce_C_D)         0.124     6.628    CPU/multdiv_unit/multtest/reg0/loop1[23].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.628    
                         arrival time                           6.791    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dataToWrite_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RegisterFile/loop1[29].a_register/loop1[13].a_dffe/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.561     1.480    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y119        FDRE                                         r  dataToWrite_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  dataToWrite_reg[13]/Q
                         net (fo=31, routed)          0.129     1.750    RegisterFile/loop1[29].a_register/loop1[13].a_dffe/dataToWrite[0]
    SLICE_X9Y120         FDCE                                         r  RegisterFile/loop1[29].a_register/loop1[13].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.829     1.994    RegisterFile/loop1[29].a_register/loop1[13].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y120         FDCE                                         r  RegisterFile/loop1[29].a_register/loop1[13].a_dffe/q_reg/C
                         clock pessimism             -0.479     1.514    
    SLICE_X9Y120         FDCE (Hold_fdce_C_D)         0.070     1.584    RegisterFile/loop1[29].a_register/loop1[13].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CPU/INSN_reg_dx_latch/loop1[18].a_dffe/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_xm_latch/loop1[18].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.223ns  (logic 0.167ns (74.922%)  route 0.056ns (25.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 7.004 - 5.000 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 6.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.568     6.487    CPU/INSN_reg_dx_latch/loop1[18].a_dffe/clock
    SLICE_X12Y142        FDCE                                         r  CPU/INSN_reg_dx_latch/loop1[18].a_dffe/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.167     6.654 r  CPU/INSN_reg_dx_latch/loop1[18].a_dffe/q_reg/Q
                         net (fo=1, routed)           0.056     6.710    CPU/INSN_reg_xm_latch/loop1[18].a_dffe/to_next_insn[0]
    SLICE_X12Y142        FDCE                                         r  CPU/INSN_reg_xm_latch/loop1[18].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.839     7.004    CPU/INSN_reg_xm_latch/loop1[18].a_dffe/clock
    SLICE_X12Y142        FDCE                                         r  CPU/INSN_reg_xm_latch/loop1[18].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.487    
    SLICE_X12Y142        FDCE (Hold_fdce_C_D)         0.057     6.544    CPU/INSN_reg_xm_latch/loop1[18].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.544    
                         arrival time                           6.710    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         40.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y10   ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16   ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12   ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14   ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y16   ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10   ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y18   ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15   ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y11   ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17   ImageData/MemoryArray_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y116  CPU/INSN_reg_dx_latch/loop1[0].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y116  CPU/INSN_reg_dx_latch/loop1[0].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y115  CPU/INSN_reg_dx_latch/loop1[10].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y115  CPU/INSN_reg_dx_latch/loop1[10].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y118  CPU/INSN_reg_dx_latch/loop1[12].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y118  CPU/INSN_reg_dx_latch/loop1[12].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y116  CPU/INSN_reg_dx_latch/loop1[14].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y116  CPU/INSN_reg_dx_latch/loop1[14].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y116  CPU/INSN_reg_dx_latch/loop1[15].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y116  CPU/INSN_reg_dx_latch/loop1[15].a_dffe/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y116  dataToWrite_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y116  dataToWrite_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y125  dataToWrite_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y125  dataToWrite_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y124  dataToWrite_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y124  dataToWrite_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y117  dataToWrite_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y117  dataToWrite_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y119  dataToWrite_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y119  dataToWrite_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       34.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.527ns  (required time - arrival time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg1/loop1[17].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.782ns  (logic 0.611ns (12.777%)  route 4.171ns (87.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 49.904 - 45.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 10.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613    10.215    CPU/isdivreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.459    10.674 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.986    11.661    CPU/ismultreg/isDiv_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.152    11.813 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         3.184    14.997    CPU/multdiv_unit/multtest/reg1/loop1[17].a_dffe/reset
    SLICE_X47Y126        FDCE                                         f  CPU/multdiv_unit/multtest/reg1/loop1[17].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.482    49.904    CPU/multdiv_unit/multtest/reg1/loop1[17].a_dffe/clock
    SLICE_X47Y126        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[17].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.163    
                         clock uncertainty           -0.035    50.128    
    SLICE_X47Y126        FDCE (Recov_fdce_C_CLR)     -0.604    49.524    CPU/multdiv_unit/multtest/reg1/loop1[17].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.524    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 34.527    

Slack (MET) :             34.527ns  (required time - arrival time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg1/loop1[24].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.782ns  (logic 0.611ns (12.777%)  route 4.171ns (87.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 49.904 - 45.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 10.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613    10.215    CPU/isdivreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.459    10.674 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.986    11.661    CPU/ismultreg/isDiv_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.152    11.813 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         3.184    14.997    CPU/multdiv_unit/multtest/reg1/loop1[24].a_dffe/reset
    SLICE_X47Y126        FDCE                                         f  CPU/multdiv_unit/multtest/reg1/loop1[24].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.482    49.904    CPU/multdiv_unit/multtest/reg1/loop1[24].a_dffe/clock
    SLICE_X47Y126        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[24].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.163    
                         clock uncertainty           -0.035    50.128    
    SLICE_X47Y126        FDCE (Recov_fdce_C_CLR)     -0.604    49.524    CPU/multdiv_unit/multtest/reg1/loop1[24].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.524    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 34.527    

Slack (MET) :             34.527ns  (required time - arrival time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.782ns  (logic 0.611ns (12.777%)  route 4.171ns (87.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 49.904 - 45.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 10.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613    10.215    CPU/isdivreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.459    10.674 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.986    11.661    CPU/ismultreg/isDiv_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.152    11.813 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         3.184    14.997    CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/reset
    SLICE_X47Y126        FDCE                                         f  CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.482    49.904    CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/clock
    SLICE_X47Y126        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.163    
                         clock uncertainty           -0.035    50.128    
    SLICE_X47Y126        FDCE (Recov_fdce_C_CLR)     -0.604    49.524    CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.524    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                 34.527    

Slack (MET) :             34.591ns  (required time - arrival time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[30].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.726ns  (logic 0.611ns (12.930%)  route 4.115ns (87.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 49.912 - 45.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 10.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613    10.215    CPU/isdivreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.459    10.674 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.986    11.661    CPU/ismultreg/isDiv_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.152    11.813 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         3.128    14.941    CPU/multdiv_unit/divtest/regQ/loop1[30].a_dffe/reset
    SLICE_X48Y116        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[30].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.490    49.912    CPU/multdiv_unit/divtest/regQ/loop1[30].a_dffe/clock
    SLICE_X48Y116        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[30].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.171    
                         clock uncertainty           -0.035    50.136    
    SLICE_X48Y116        FDCE (Recov_fdce_C_CLR)     -0.604    49.532    CPU/multdiv_unit/divtest/regQ/loop1[30].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.532    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                 34.591    

Slack (MET) :             34.636ns  (required time - arrival time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg1/loop1[16].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.672ns  (logic 0.611ns (13.077%)  route 4.061ns (86.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 49.904 - 45.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 10.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613    10.215    CPU/isdivreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.459    10.674 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.986    11.661    CPU/ismultreg/isDiv_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.152    11.813 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         3.075    14.888    CPU/multdiv_unit/multtest/reg1/loop1[16].a_dffe/reset
    SLICE_X44Y125        FDCE                                         f  CPU/multdiv_unit/multtest/reg1/loop1[16].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.482    49.904    CPU/multdiv_unit/multtest/reg1/loop1[16].a_dffe/clock
    SLICE_X44Y125        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[16].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.163    
                         clock uncertainty           -0.035    50.128    
    SLICE_X44Y125        FDCE (Recov_fdce_C_CLR)     -0.604    49.524    CPU/multdiv_unit/multtest/reg1/loop1[16].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.524    
                         arrival time                         -14.888    
  -------------------------------------------------------------------
                         slack                                 34.636    

Slack (MET) :             34.663ns  (required time - arrival time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg1/loop1[22].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.643ns  (logic 0.611ns (13.158%)  route 4.032ns (86.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 49.902 - 45.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 10.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613    10.215    CPU/isdivreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.459    10.674 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.986    11.661    CPU/ismultreg/isDiv_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.152    11.813 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         3.046    14.859    CPU/multdiv_unit/multtest/reg1/loop1[22].a_dffe/reset
    SLICE_X47Y125        FDCE                                         f  CPU/multdiv_unit/multtest/reg1/loop1[22].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.480    49.902    CPU/multdiv_unit/multtest/reg1/loop1[22].a_dffe/clock
    SLICE_X47Y125        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[22].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.161    
                         clock uncertainty           -0.035    50.126    
    SLICE_X47Y125        FDCE (Recov_fdce_C_CLR)     -0.604    49.522    CPU/multdiv_unit/multtest/reg1/loop1[22].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.522    
                         arrival time                         -14.859    
  -------------------------------------------------------------------
                         slack                                 34.663    

Slack (MET) :             34.675ns  (required time - arrival time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/tfftimer/tff0/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.636ns  (logic 0.611ns (13.181%)  route 4.025ns (86.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 49.906 - 45.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 10.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613    10.215    CPU/isdivreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.459    10.674 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.986    11.661    CPU/ismultreg/isDiv_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.152    11.813 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         3.038    14.851    CPU/multdiv_unit/divtest/tfftimer/tff0/dff/reset
    SLICE_X43Y126        FDCE                                         f  CPU/multdiv_unit/divtest/tfftimer/tff0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.484    49.906    CPU/multdiv_unit/divtest/tfftimer/tff0/dff/clock
    SLICE_X43Y126        FDCE                                         r  CPU/multdiv_unit/divtest/tfftimer/tff0/dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.165    
                         clock uncertainty           -0.035    50.130    
    SLICE_X43Y126        FDCE (Recov_fdce_C_CLR)     -0.604    49.526    CPU/multdiv_unit/divtest/tfftimer/tff0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         49.526    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                 34.675    

Slack (MET) :             34.675ns  (required time - arrival time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/tfftimer/tff1/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.636ns  (logic 0.611ns (13.181%)  route 4.025ns (86.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 49.906 - 45.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 10.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613    10.215    CPU/isdivreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.459    10.674 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.986    11.661    CPU/ismultreg/isDiv_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.152    11.813 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         3.038    14.851    CPU/multdiv_unit/divtest/tfftimer/tff1/dff/reset
    SLICE_X43Y126        FDCE                                         f  CPU/multdiv_unit/divtest/tfftimer/tff1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.484    49.906    CPU/multdiv_unit/divtest/tfftimer/tff1/dff/clock
    SLICE_X43Y126        FDCE                                         r  CPU/multdiv_unit/divtest/tfftimer/tff1/dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.165    
                         clock uncertainty           -0.035    50.130    
    SLICE_X43Y126        FDCE (Recov_fdce_C_CLR)     -0.604    49.526    CPU/multdiv_unit/divtest/tfftimer/tff1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         49.526    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                 34.675    

Slack (MET) :             34.675ns  (required time - arrival time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/tfftimer/tff2/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.636ns  (logic 0.611ns (13.181%)  route 4.025ns (86.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 49.906 - 45.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 10.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613    10.215    CPU/isdivreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.459    10.674 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.986    11.661    CPU/ismultreg/isDiv_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.152    11.813 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         3.038    14.851    CPU/multdiv_unit/divtest/tfftimer/tff2/dff/reset
    SLICE_X43Y126        FDCE                                         f  CPU/multdiv_unit/divtest/tfftimer/tff2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.484    49.906    CPU/multdiv_unit/divtest/tfftimer/tff2/dff/clock
    SLICE_X43Y126        FDCE                                         r  CPU/multdiv_unit/divtest/tfftimer/tff2/dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.165    
                         clock uncertainty           -0.035    50.130    
    SLICE_X43Y126        FDCE (Recov_fdce_C_CLR)     -0.604    49.526    CPU/multdiv_unit/divtest/tfftimer/tff2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         49.526    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                 34.675    

Slack (MET) :             34.675ns  (required time - arrival time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/tfftimer/tff3/dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.636ns  (logic 0.611ns (13.181%)  route 4.025ns (86.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 49.906 - 45.000 ) 
    Source Clock Delay      (SCD):    5.215ns = ( 10.215 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.613    10.215    CPU/isdivreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.459    10.674 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.986    11.661    CPU/ismultreg/isDiv_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I1_O)        0.152    11.813 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         3.038    14.851    CPU/multdiv_unit/divtest/tfftimer/tff3/dff/reset
    SLICE_X43Y126        FDCE                                         f  CPU/multdiv_unit/divtest/tfftimer/tff3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        1.484    49.906    CPU/multdiv_unit/divtest/tfftimer/tff3/dff/clock
    SLICE_X43Y126        FDCE                                         r  CPU/multdiv_unit/divtest/tfftimer/tff3/dff/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.165    
                         clock uncertainty           -0.035    50.130    
    SLICE_X43Y126        FDCE (Recov_fdce_C_CLR)     -0.604    49.526    CPU/multdiv_unit/divtest/tfftimer/tff3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         49.526    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                 34.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[30].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.710ns  (logic 0.188ns (26.477%)  route 0.522ns (73.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.559     6.478    CPU/ismultreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.210     6.835    CPU/ismultreg/isMult_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.042     6.877 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         0.312     7.188    CPU/multdiv_unit/divtest/regR/loop1[30].a_dffe/reset
    SLICE_X14Y114        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[30].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.835     7.000    CPU/multdiv_unit/divtest/regR/loop1[30].a_dffe/clock
    SLICE_X14Y114        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[30].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.520    
    SLICE_X14Y114        FDCE (Remov_fdce_C_CLR)     -0.125     6.395    CPU/multdiv_unit/divtest/regR/loop1[30].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.395    
                         arrival time                           7.188    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[3].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.705ns  (logic 0.188ns (26.673%)  route 0.517ns (73.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.559     6.478    CPU/ismultreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.210     6.835    CPU/ismultreg/isMult_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.042     6.877 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         0.307     7.183    CPU/multdiv_unit/multtest/reg0/loop1[3].a_dffe/reset
    SLICE_X32Y120        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[3].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.825     6.990    CPU/multdiv_unit/multtest/reg0/loop1[3].a_dffe/clock
    SLICE_X32Y120        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[3].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.510    
    SLICE_X32Y120        FDCE (Remov_fdce_C_CLR)     -0.147     6.363    CPU/multdiv_unit/multtest/reg0/loop1[3].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.363    
                         arrival time                           7.183    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.705ns  (logic 0.188ns (26.673%)  route 0.517ns (73.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.559     6.478    CPU/ismultreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.210     6.835    CPU/ismultreg/isMult_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.042     6.877 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         0.307     7.183    CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/reset
    SLICE_X32Y120        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.825     6.990    CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/clock
    SLICE_X32Y120        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.510    
    SLICE_X32Y120        FDCE (Remov_fdce_C_CLR)     -0.147     6.363    CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.363    
                         arrival time                           7.183    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.778ns  (logic 0.188ns (24.163%)  route 0.590ns (75.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.559     6.478    CPU/ismultreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.210     6.835    CPU/ismultreg/isMult_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.042     6.877 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         0.380     7.256    CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/reset
    SLICE_X32Y121        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.824     6.989    CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/clock
    SLICE_X32Y121        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.509    
    SLICE_X32Y121        FDCE (Remov_fdce_C_CLR)     -0.147     6.362    CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.362    
                         arrival time                           7.256    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.778ns  (logic 0.188ns (24.163%)  route 0.590ns (75.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.559     6.478    CPU/ismultreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.210     6.835    CPU/ismultreg/isMult_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.042     6.877 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         0.380     7.256    CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/reset
    SLICE_X32Y121        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.824     6.989    CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/clock
    SLICE_X32Y121        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.509    
    SLICE_X32Y121        FDCE (Remov_fdce_C_CLR)     -0.147     6.362    CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.362    
                         arrival time                           7.256    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.828ns  (logic 0.188ns (22.700%)  route 0.640ns (77.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 7.004 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.559     6.478    CPU/ismultreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.210     6.835    CPU/ismultreg/isMult_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.042     6.877 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         0.430     7.307    CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/reset
    SLICE_X14Y108        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.839     7.004    CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/clock
    SLICE_X14Y108        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.524    
    SLICE_X14Y108        FDCE (Remov_fdce_C_CLR)     -0.125     6.399    CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.399    
                         arrival time                           7.307    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[28].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.838ns  (logic 0.188ns (22.444%)  route 0.650ns (77.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.559     6.478    CPU/ismultreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.210     6.835    CPU/ismultreg/isMult_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.042     6.877 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         0.439     7.316    CPU/multdiv_unit/divtest/regR/loop1[28].a_dffe/reset
    SLICE_X14Y113        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[28].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.835     7.000    CPU/multdiv_unit/divtest/regR/loop1[28].a_dffe/clock
    SLICE_X14Y113        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[28].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.520    
    SLICE_X14Y113        FDCE (Remov_fdce_C_CLR)     -0.125     6.395    CPU/multdiv_unit/divtest/regR/loop1[28].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.395    
                         arrival time                           7.316    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.828ns  (logic 0.188ns (22.700%)  route 0.640ns (77.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 7.004 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.559     6.478    CPU/ismultreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.210     6.835    CPU/ismultreg/isMult_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.042     6.877 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         0.430     7.307    CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/reset
    SLICE_X15Y108        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.839     7.004    CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/clock
    SLICE_X15Y108        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.524    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.147     6.377    CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.377    
                         arrival time                           7.307    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.855ns  (logic 0.188ns (21.977%)  route 0.667ns (78.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 7.005 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.559     6.478    CPU/ismultreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.210     6.835    CPU/ismultreg/isMult_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.042     6.877 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         0.457     7.334    CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/reset
    SLICE_X14Y106        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.840     7.005    CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/clock
    SLICE_X14Y106        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.525    
    SLICE_X14Y106        FDCE (Remov_fdce_C_CLR)     -0.125     6.400    CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.400    
                         arrival time                           7.334    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.918ns  (logic 0.188ns (20.474%)  route 0.730ns (79.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.559     6.478    CPU/ismultreg/clock
    SLICE_X15Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.210     6.835    CPU/ismultreg/isMult_x
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.042     6.877 f  CPU/ismultreg/q_i_3__26/O
                         net (fo=135, routed)         0.520     7.397    CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/reset
    SLICE_X34Y121        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1585, routed)        0.823     6.988    CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/clock
    SLICE_X34Y121        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.508    
    SLICE_X34Y121        FDCE (Remov_fdce_C_CLR)     -0.125     6.383    CPU/multdiv_unit/multtest/reg0/loop1[11].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.383    
                         arrival time                           7.397    
  -------------------------------------------------------------------
                         slack                                  1.013    





