//DO NOT EDIT THIS FILE IN A TEXT EDITOR!
/*
Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
*/
(header "symbol" (version "0.1"))
(symbol (rect 64 64 224 264)(text "ALTDPRAM"(rect 49 0 119 17)(font "Arial"(font_size 10)))(text "inst1"(rect 3 189 26 203)(font "Arial"(font_size 8)))
	(port (pt 0 176)(input)(text "inclocken"(rect 20 169 64 181)(font "Arial"(font_size 8)))(text "inclocken"(rect 20 169 65 183)(font "Arial"(font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 1)))
	(port (pt 0 160)(input)(text "inclock"(rect 20 153 52 165)(font "Arial"(font_size 8)))(text "inclock"(rect 20 153 53 167)(font "Arial"(font_size 8)))
		(line (pt 0 160)(pt 16 160)(line_width 1)))
	(port (pt 0 24)(input)(text "rdaddress[WIDTHAD-1..0]"(rect 20 17 74 29)(font "Arial"(font_size 8)))(text "rdaddress[]"(rect 20 17 76 31)(font "Arial"(font_size 8)))
		(line (pt 0 24)(pt 16 24)(line_width 3)))
	(port (pt 0 40)(input)(text "rden"(rect 20 33 41 45)(font "Arial"(font_size 8)))(text "rden"(rect 20 33 42 47)(font "Arial"(font_size 8)))
		(line (pt 0 40)(pt 16 40)(line_width 1)))
	(port (pt 0 120)(input)(text "wraddress[WIDTHAD-1..0]"(rect 20 113 75 125)(font "Arial"(font_size 8)))(text "wraddress[]"(rect 20 113 80 127)(font "Arial"(font_size 8)))
		(line (pt 0 120)(pt 16 120)(line_width 3)))
	(port (pt 0 104)(input)(text "data[WIDTH-1..0]"(rect 20 97 47 109)(font "Arial"(font_size 8)))(text "data[]"(rect 20 97 47 111)(font "Arial"(font_size 8)))
		(line (pt 0 104)(pt 16 104)(line_width 3)))
	(port (pt 0 64)(input)(text "outclock"(rect 20 57 59 69)(font "Arial"(font_size 8)))(text "outclock"(rect 20 57 60 71)(font "Arial"(font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 1)))
	(port (pt 0 80)(input)(text "outclocken"(rect 20 73 71 85)(font "Arial"(font_size 8)))(text "outclocken"(rect 20 73 72 87)(font "Arial"(font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 1)))
	(port (pt 0 136)(input)(text "wren"(rect 20 129 42 141)(font "Arial"(font_size 8)))(text "wren"(rect 20 129 46 143)(font "Arial"(font_size 8)))
		(line (pt 0 136)(pt 16 136)(line_width 1)))
	(port (pt 120 200)(input)(text "aclr"(rect 112 166 126 184)(font "Arial"(font_size 8))(vertical))(text "aclr"(rect 112 166 126 184)(font "Arial"(font_size 8))(vertical))
		(line (pt 120 200)(pt 120 184)(line_width 1)))
	(port (pt 160 40)(output)(text "q[WIDTH-1..0]"(rect 128 33 140 45)(font "Arial"(font_size 8)))(text "q[]"(rect 128 33 140 47)(font "Arial"(font_size 8)))
		(line (pt 144 40)(pt 160 40)(line_width 3)))(parameter "FILE" "" "File containing initial contents of memory array")(parameter "INDATA_ACLR" "\"ON\"" "Should aclr affect the write data register?" "\"ON\"" "\"OFF\"")(parameter "INDATA_REG" "\"INCLOCK\"" "Should the write data be registered?" "\"INCLOCK\"" "\"UNREGISTERED\"")(parameter "NUMWORDS" "2^WIDTHAD" "Number of memory words, default is 2^WIDTHAD")(parameter "OUTDATA_ACLR" "\"ON\"" "Should aclr affect the output data register?" "\"ON\"" "\"OFF\"")(parameter "OUTDATA_REG" "\"UNREGISTERED\"" "Should the output data be registered?" "\"OUTCLOCK\"" "\"UNREGISTERED\"")(parameter "RDADDRESS_ACLR" "\"ON\"" "Should aclr affect the read address register?" "\"ON\"" "\"OFF\"")(parameter "RDADDRESS_REG" "\"OUTCLOCK\"" "Should the read address port be registered?" "\"INCLOCK\"" "\"OUTCLOCK\"" "\"UNREGISTERED\"")(parameter "RDCONTROL_ACLR" "\"ON\"" "Should aclr affect the read enable register?" "\"ON\"" "\"OFF\"")(parameter "RDCONTROL_REG" "\"OUTCLOCK\"" "Should the read enable port be registered?" "\"INCLOCK\"" "\"OUTCLOCK\"" "\"UNREGISTERED\"")(parameter "USE_EAB" "" "Specifies EAB use" "\"ON\"" "\"OFF\"")(parameter "WIDTH" "" "Data width in bits, any integer > 0" " 1" " 2" " 3" " 4" " 5" " 6" " 7" " 8" " 9" "10" "11" "12" "13" "14" "15" "16" "20" "24" "28" "32" "40" "48" "56" "64")(parameter "WIDTHAD" "" "Number of address lines, any integer > 0" " 1" " 2" " 3" " 4" " 5" " 6" " 7" " 8" " 9" "10" "11" "12")(parameter "WRADDRESS_ACLR" "\"ON\"" "Should aclr affect the write address register?" "\"ON\"" "\"OFF\"")(parameter "WRADDRESS_REG" "\"INCLOCK\"" "Should the write address port be registered?" "\"INCLOCK\"" "\"UNREGISTERED\"")(parameter "WRCONTROL_ACLR" "\"ON\"" "Should aclr affect the write enable register?" "\"ON\"" "\"OFF\"")(parameter "WRCONTROL_REG" "\"INCLOCK\"" "Should the write enable port be registered?" "\"INCLOCK\"" "\"UNREGISTERED\"")
	(drawing 
		(line (pt 16 184)(pt 144 184)(line_width 1))
		(line (pt 16 16)(pt 144 16)(line_width 1))
		(line (pt 16 184)(pt 16 16)(line_width 1))
		(line (pt 144 184)(pt 144 16)(line_width 1)))(annotation_block (parameter) (rect 224 -152 400 64)))
