* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jul 8 2021 15:05:38

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  38
    LUTs:                 48
    RAMs:                 0
    IOBs:                 11
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 48/1280
        Combinational Logic Cells: 10       out of   1280      0.78125%
        Sequential Logic Cells:    38       out of   1280      2.96875%
        Logic Tiles:               10       out of   160       6.25%
    Registers: 
        Logic Registers:           38       out of   1280      2.96875%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   72        4.16667%
        Output Pins:               8        out of   72        11.1111%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 5        out of   18        27.7778%
    Bank 1: 0        out of   19        0%
    Bank 0: 0        out of   19        0%
    Bank 2: 6        out of   16        37.5%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    15          Input      SB_LVCMOS    No       3        Simple Input   CLK   
    41          Input      SB_LVCMOS    No       2        Simple Input   BUT1  
    42          Input      SB_LVCMOS    No       2        Simple Input   BUT2  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    9           Output     SB_LVCMOS    No       3        Simple Output  LED1  
    10          Output     SB_LVCMOS    No       3        Simple Output  LED3  
    12          Output     SB_LVCMOS    No       3        Simple Output  LED5  
    13          Output     SB_LVCMOS    No       3        Simple Output  LED7  
    29          Output     SB_LVCMOS    No       2        Simple Output  LED6  
    30          Output     SB_LVCMOS    No       2        Simple Output  LED4  
    33          Output     SB_LVCMOS    No       2        Simple Output  LED2  
    34          Output     SB_LVCMOS    No       2        Simple Output  LED0  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    1              3        IO         26      CLK_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 1 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      328 out of  28666      1.14421%
                          Span 4       38 out of   6944      0.547235%
                         Span 12        5 out of   1440      0.347222%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect        5 out of   1120      0.446429%

