//Copyright (C)2014-2020 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-Place file
//GOWIN Version: V1.9.6.02Beta
//Part Number: GW2AR-LV18QN88PC8/I7
//Created Time: Wed Sep 16 14:22:50 2020

HCLK_ibuf CST_IOR45[A] //IBUF
u_Gowin_EMPU_M1_Top/UART0RXD_ibuf CST_IOT34[B] //IBUF
u_Gowin_EMPU_M1_Top/hwRstn_ibuf CST_IOR36[A] //IBUF
u_Gowin_EMPU_M1_Top/LOCKUP_obuf PLACE_IOB24[A] //OBUF
u_Gowin_EMPU_M1_Top/UART0TXD_obuf CST_IOT34[A] //OBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio0 CST_IOR49[B] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio1 CST_IOR49[A] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio2 CST_IOR39[A] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio3 CST_IOR38[B] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio4 CST_IOR38[A] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio5 CST_IOR36[B] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio6 PLACE_IOB34[B] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio7 PLACE_IOB30[B] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio8 PLACE_IOB34[A] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio9 PLACE_IOB43[A] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio10 PLACE_IOB40[A] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio11 PLACE_IOB42[B] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio12 PLACE_IOT40[B] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio13 PLACE_IOB30[A] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio14 PLACE_IOB40[B] //IOBUF
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_gpio/gpio15 PLACE_IOT50[A] //IOBUF
u_Gowin_rPLL/rpll_inst PLACE_PLL_R[1]
u_Gowin_EMPU_M1_Top/sysRstGen_2_s0 PLACE_R30C43[1][B]
u_Gowin_EMPU_M1_Top/sysRstGen_1_s0 PLACE_R30C43[2][A]
u_Gowin_EMPU_M1_Top/sysRstGen_0_s0 PLACE_R30C44[1][A]
u_Gowin_EMPU_M1_Top/sysRstGen_3_s0 PLACE_R30C43[1][A]
u_Gowin_EMPU_M1_Top/n13_s1 PLACE_R30C44[1][A]
u_Gowin_EMPU_M1_Top/n8_s1 PLACE_R30C44[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/irq_0_s1 PLACE_R39C23[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/n76_s0 PLACE_R40C23[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/HRESP_0_s0 PLACE_R43C40[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/HREADYOUT_s0 PLACE_R43C44[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/trans_valid_s1 PLACE_R42C41[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/trans_valid_s2 PLACE_R43C40[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/nxt_hreadyout_s1 PLACE_R43C44[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_apb2/HRESP_0_s0 PLACE_R40C41[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_apb2/HREADYOUT_s0 PLACE_R42C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_apb2/nxt_hreadyout_s0 PLACE_R42C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_apb2/trans_valid_s1 PLACE_R40C43[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HRESP_0_s0 PLACE_R39C41[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0 PLACE_R39C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/trans_valid_s2 PLACE_R39C41[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/trans_valid_s3 PLACE_R39C41[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/nxt_hreadyout_s1 PLACE_R39C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/HRESP_0_s0 PLACE_R41C42[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/HREADYOUT_s0 PLACE_R43C42[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/trans_valid_s1 PLACE_R41C42[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/nxt_hreadyout_s1 PLACE_R43C42[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/HRESP_0_s0 PLACE_R41C43[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/HREADYOUT_s0 PLACE_R43C42[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/trans_valid_s1 PLACE_R41C43[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/nxt_hreadyout_s1 PLACE_R43C42[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/HRESP_0_s0 PLACE_R43C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/HREADYOUT_s0 PLACE_R43C43[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/nxt_hreadyout_s1 PLACE_R43C43[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/trans_valid_s1 PLACE_R43C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/HRESP_0_s0 PLACE_R43C43[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/HREADYOUT_s0 PLACE_R43C42[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/trans_valid_s1 PLACE_R43C43[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/nxt_hreadyout_s1 PLACE_R43C42[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HRESP_0_s0 PLACE_R40C43[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0 PLACE_R43C42[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/trans_valid_s1 PLACE_R40C43[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/nxt_hreadyout_s1 PLACE_R43C42[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/HRESP_0_s0 PLACE_R41C41[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/HREADYOUT_s0 PLACE_R41C41[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/nxt_hreadyout_s1 PLACE_R41C41[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/trans_valid_s1 PLACE_R41C41[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/HRESP_0_s0 PLACE_R43C41[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/HREADYOUT_s0 PLACE_R43C41[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/nxt_hreadyout_s1 PLACE_R43C41[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/trans_valid_s1 PLACE_R43C41[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/HRESP_0_s0 PLACE_R43C43[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/HREADYOUT_s0 PLACE_R43C43[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/trans_valid_s0 PLACE_R43C43[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/nxt_hreadyout_s0 PLACE_R43C43[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/trans_valid_s2 PLACE_R42C43[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/trans_valid_s4 PLACE_R43C43[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/nxt_hreadyout_s3 PLACE_R43C43[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/HRESP_0_s0 PLACE_R42C44[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/HREADYOUT_s0 PLACE_R43C44[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/trans_valid_s1 PLACE_R42C44[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/nxt_hreadyout_s1 PLACE_R43C44[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_11_s0 PLACE_R42C37[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_10_s0 PLACE_R42C37[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_9_s0 PLACE_R42C37[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_8_s0 PLACE_R42C37[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_7_s0 PLACE_R42C34[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_6_s0 PLACE_R42C37[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_5_s0 PLACE_R41C39[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_4_s0 PLACE_R39C38[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_3_s0 PLACE_R39C37[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_2_s0 PLACE_R39C37[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_1_s0 PLACE_R41C37[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOADDR_0_s0 PLACE_R41C37[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOWRITE_s0 PLACE_R39C33[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOSIZE_1_s0 PLACE_R39C33[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOSIZE_0_s0 PLACE_R38C34[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOTRANS_s0 PLACE_R39C33[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_ahb_to_gpio/IOSEL_s0 PLACE_R39C43[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_14_s0 PLACE_IOB40[B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_13_s0 PLACE_IOB30[A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_12_s0 PLACE_IOT40[B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_11_s0 PLACE_IOB42[B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_10_s0 PLACE_IOB40[A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_9_s0 PLACE_IOB43[A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_8_s0 PLACE_IOB34[A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_7_s0 PLACE_IOB30[B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_6_s0 PLACE_IOB34[B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_5_s0 PLACE_IOR36[B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_4_s0 PLACE_IOR38[A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_3_s0 PLACE_IOR38[B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_2_s0 PLACE_IOR39[A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_1_s0 PLACE_IOR49[A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_0_s0 PLACE_IOR49[B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_15_s0 PLACE_R2C44[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_14_s0 PLACE_R43C40[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_13_s0 PLACE_R42C30[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_12_s0 PLACE_R2C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_11_s0 PLACE_R42C42[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_10_s0 PLACE_R44C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_9_s0 PLACE_R42C41[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_8_s0 PLACE_R42C34[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_7_s0 PLACE_R42C30[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_6_s0 PLACE_R40C34[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_5_s0 PLACE_R36C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_4_s0 PLACE_R38C33[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_3_s0 PLACE_R38C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_2_s0 PLACE_R39C32[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_1_s0 PLACE_R43C35[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync2_0_s0 PLACE_R43C35[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_7_s0 PLACE_R43C28[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_6_s0 PLACE_R40C35[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_5_s0 PLACE_R42C35[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_4_s0 PLACE_R42C35[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_3_s0 PLACE_R42C35[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_2_s0 PLACE_R43C35[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_1_s0 PLACE_R40C36[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_0_s0 PLACE_R40C35[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_15_s0 PLACE_R39C36[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_14_s0 PLACE_R41C36[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_13_s0 PLACE_R41C36[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_12_s0 PLACE_R40C36[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_11_s0 PLACE_R41C36[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_10_s0 PLACE_R42C36[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_9_s0 PLACE_R40C37[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_8_s0 PLACE_R40C36[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_15_s0 PLACE_R43C34[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_14_s0 PLACE_R43C33[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_13_s0 PLACE_R43C33[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_12_s0 PLACE_R43C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_11_s0 PLACE_R41C34[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_10_s0 PLACE_R41C34[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_9_s0 PLACE_R41C34[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_8_s0 PLACE_R41C35[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_7_s0 PLACE_R41C35[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_6_s0 PLACE_R40C33[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_5_s0 PLACE_R40C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_4_s0 PLACE_R41C33[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_3_s0 PLACE_R41C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_2_s0 PLACE_R42C33[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_1_s0 PLACE_R42C33[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intstat_padded_0_s0 PLACE_R42C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_15_s0 PLACE_R42C32[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_14_s0 PLACE_R42C32[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_13_s0 PLACE_R42C32[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_12_s0 PLACE_R41C32[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_11_s0 PLACE_R41C32[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_10_s0 PLACE_R41C32[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_9_s0 PLACE_R41C33[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_8_s0 PLACE_R41C32[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_7_s0 PLACE_R40C30[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_6_s0 PLACE_R40C32[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_5_s0 PLACE_R40C30[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_4_s0 PLACE_R41C32[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_3_s0 PLACE_R41C32[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_2_s0 PLACE_R42C32[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_1_s0 PLACE_R42C31[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_last_datain_0_s0 PLACE_R42C31[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_in_sync1_15_s0 PLACE_IOT50[A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_0_s0 PLACE_R42C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_1_s0 PLACE_R42C33[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_2_s0 PLACE_R42C33[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_3_s0 PLACE_R41C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_4_s0 PLACE_R41C33[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_5_s0 PLACE_R40C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_6_s0 PLACE_R40C33[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_7_s0 PLACE_R41C35[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_8_s0 PLACE_R41C35[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_9_s0 PLACE_R41C34[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_10_s0 PLACE_R41C34[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_11_s0 PLACE_R41C34[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_12_s0 PLACE_R43C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_13_s0 PLACE_R43C33[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_14_s0 PLACE_R43C33[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_15_s0 PLACE_R43C34[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1695_s0 PLACE_R42C30[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/COMBINT_s0 PLACE_R40C32[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n455_s2 PLACE_R43C28[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_7_s2 PLACE_R43C28[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n454_s2 PLACE_R40C35[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_6_s2 PLACE_R40C35[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n453_s2 PLACE_R42C35[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_5_s2 PLACE_R42C35[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n452_s2 PLACE_R42C35[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_4_s2 PLACE_R42C35[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n451_s2 PLACE_R42C35[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_3_s2 PLACE_R42C35[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n450_s2 PLACE_R43C35[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_2_s2 PLACE_R43C35[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n449_s2 PLACE_R40C36[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_1_s2 PLACE_R40C35[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n448_s2 PLACE_R40C35[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_0_s2 PLACE_R40C35[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n515_s2 PLACE_R39C36[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_15_s2 PLACE_R39C36[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n514_s2 PLACE_R41C36[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_14_s2 PLACE_R41C36[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n513_s2 PLACE_R41C36[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_13_s2 PLACE_R41C36[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n512_s2 PLACE_R40C36[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_12_s2 PLACE_R40C36[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n511_s2 PLACE_R41C36[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_11_s2 PLACE_R41C36[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n510_s2 PLACE_R42C36[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_10_s2 PLACE_R41C36[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n509_s2 PLACE_R40C37[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_9_s2 PLACE_R40C36[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n508_s2 PLACE_R40C36[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_8_s2 PLACE_R40C36[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n621_s1 PLACE_R40C34[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n637_s1 PLACE_R40C32[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n814_s1 PLACE_R39C33[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n830_s1 PLACE_R39C33[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1003_s1 PLACE_R39C31[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1019_s1 PLACE_R39C36[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1196_s1 PLACE_R41C33[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1212_s1 PLACE_R41C33[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1389_s1 PLACE_R39C30[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1405_s1 PLACE_R40C32[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_0_s1 PLACE_R42C30[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_1_s1 PLACE_R42C31[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_2_s1 PLACE_R42C30[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_3_s1 PLACE_R41C32[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_4_s1 PLACE_R41C32[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_5_s1 PLACE_R40C30[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_6_s1 PLACE_R40C32[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_7_s1 PLACE_R40C30[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_8_s1 PLACE_R41C32[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_9_s1 PLACE_R41C33[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_10_s1 PLACE_R41C32[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_11_s1 PLACE_R41C31[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_12_s1 PLACE_R41C32[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_13_s1 PLACE_R42C32[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_14_s1 PLACE_R42C32[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/new_masked_int_15_s1 PLACE_R42C32[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1564_s1 PLACE_R40C33[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1580_s1 PLACE_R40C33[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1695_s1 PLACE_R42C30[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1695_s2 PLACE_R42C30[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1695_s3 PLACE_R42C30[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1695_s4 PLACE_R41C30[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/COMBINT_s1 PLACE_R40C32[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/COMBINT_s2 PLACE_R40C32[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/COMBINT_s3 PLACE_R40C32[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/COMBINT_s4 PLACE_R40C32[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n455_s3 PLACE_R40C30[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_7_s3 PLACE_R40C30[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n515_s3 PLACE_R39C36[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_dout_padded_15_s3 PLACE_R41C36[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n621_s2 PLACE_R39C30[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n621_s3 PLACE_R38C34[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n621_s4 PLACE_R41C34[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n637_s2 PLACE_R41C34[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n814_s2 PLACE_R38C35[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1003_s2 PLACE_R40C33[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1196_s2 PLACE_R41C33[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n621_s5 PLACE_R42C34[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n637_s3 PLACE_R42C34[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1564_s3 PLACE_R42C33[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1584_s1 PLACE_R41C34[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1586_s1 PLACE_R41C34[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1588_s1 PLACE_R43C33[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1590_s1 PLACE_R43C33[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1592_s1 PLACE_R43C33[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1594_s1 PLACE_R43C34[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1566_s1 PLACE_R42C33[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1568_s1 PLACE_R42C33[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1570_s1 PLACE_R41C33[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1572_s1 PLACE_R41C33[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1574_s1 PLACE_R40C33[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1576_s1 PLACE_R40C33[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1578_s1 PLACE_R41C35[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1580_s2 PLACE_R41C35[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1582_s1 PLACE_R41C34[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/n1564_s4 PLACE_R40C33[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_15_s1 PLACE_R40C31[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_14_s1 PLACE_R43C32[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_13_s1 PLACE_R43C32[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_12_s1 PLACE_R43C32[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_11_s1 PLACE_R43C32[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_10_s1 PLACE_R43C32[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_9_s1 PLACE_R43C32[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_8_s1 PLACE_R43C31[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_7_s1 PLACE_R43C34[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_6_s1 PLACE_R40C34[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_5_s1 PLACE_R40C34[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_4_s1 PLACE_R40C34[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_3_s1 PLACE_R40C34[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_2_s1 PLACE_R40C34[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_1_s1 PLACE_R39C34[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_douten_padded_0_s1 PLACE_R39C34[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_15_s1 PLACE_R43C34[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_14_s1 PLACE_R39C34[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_13_s1 PLACE_R39C34[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_12_s1 PLACE_R38C37[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_11_s1 PLACE_R39C32[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_10_s1 PLACE_R39C32[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_9_s1 PLACE_R38C37[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_8_s1 PLACE_R38C37[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_7_s1 PLACE_R38C31[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_6_s1 PLACE_R39C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_5_s1 PLACE_R38C32[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_4_s1 PLACE_R39C31[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_3_s1 PLACE_R39C31[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_2_s1 PLACE_R39C31[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_1_s1 PLACE_R39C31[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfunc_padded_0_s1 PLACE_R39C31[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_15_s1 PLACE_R42C37[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_14_s1 PLACE_R39C35[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_13_s1 PLACE_R39C35[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_12_s1 PLACE_R39C35[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_11_s1 PLACE_R39C35[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_10_s1 PLACE_R39C35[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_9_s1 PLACE_R39C35[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_8_s1 PLACE_R41C35[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_7_s1 PLACE_R38C36[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_6_s1 PLACE_R39C36[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_5_s1 PLACE_R39C36[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_4_s1 PLACE_R39C36[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_3_s1 PLACE_R41C31[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_2_s1 PLACE_R41C31[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_1_s1 PLACE_R43C27[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inten_padded_0_s1 PLACE_R38C36[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_15_s1 PLACE_R41C30[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_14_s1 PLACE_R41C31[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_13_s1 PLACE_R41C31[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_12_s1 PLACE_R41C30[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_11_s1 PLACE_R41C30[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_10_s1 PLACE_R41C30[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_9_s1 PLACE_R41C30[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_8_s1 PLACE_R41C30[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_7_s1 PLACE_R43C30[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_6_s1 PLACE_R42C29[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_5_s1 PLACE_R42C29[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_4_s1 PLACE_R43C30[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_3_s1 PLACE_R43C30[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_2_s1 PLACE_R43C30[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_1_s1 PLACE_R43C30[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_0_s1 PLACE_R43C30[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_15_s1 PLACE_R42C29[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_14_s1 PLACE_R42C29[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_13_s1 PLACE_R42C29[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_12_s1 PLACE_R42C29[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_11_s1 PLACE_R41C29[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_10_s1 PLACE_R41C29[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_9_s1 PLACE_R41C29[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_8_s1 PLACE_R38C32[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_7_s1 PLACE_R40C29[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_6_s1 PLACE_R38C27[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_5_s1 PLACE_R38C28[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_4_s1 PLACE_R40C29[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_3_s1 PLACE_R38C30[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_2_s1 PLACE_R40C29[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_1_s1 PLACE_R40C29[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpol_padded_0_s1 PLACE_R38C27[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_15_s4 PLACE_R40C31[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_14_s4 PLACE_R43C32[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_13_s4 PLACE_R43C32[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_12_s4 PLACE_R43C32[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_11_s4 PLACE_R43C32[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_10_s4 PLACE_R43C32[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_9_s4 PLACE_R43C32[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_8_s4 PLACE_R43C31[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_7_s4 PLACE_R43C34[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_6_s4 PLACE_R40C34[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_5_s4 PLACE_R40C34[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_4_s4 PLACE_R40C34[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_3_s4 PLACE_R40C34[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_2_s4 PLACE_R40C34[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_1_s4 PLACE_R39C34[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_doutenset_0_s4 PLACE_R39C34[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_15_s4 PLACE_R43C34[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_14_s4 PLACE_R39C34[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_13_s4 PLACE_R39C34[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_12_s4 PLACE_R38C37[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_11_s4 PLACE_R39C32[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_10_s4 PLACE_R39C32[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_9_s4 PLACE_R38C37[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_8_s4 PLACE_R38C37[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_7_s4 PLACE_R38C31[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_6_s4 PLACE_R39C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_5_s4 PLACE_R38C32[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_4_s4 PLACE_R39C31[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_3_s4 PLACE_R39C31[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_2_s4 PLACE_R39C31[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_1_s4 PLACE_R39C31[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_altfuncset_0_s4 PLACE_R39C31[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_15_s4 PLACE_R42C37[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_14_s4 PLACE_R39C35[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_13_s4 PLACE_R39C35[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_12_s4 PLACE_R39C35[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_11_s4 PLACE_R39C35[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_10_s4 PLACE_R39C35[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_9_s4 PLACE_R39C35[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_8_s4 PLACE_R41C35[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_7_s4 PLACE_R38C36[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_6_s4 PLACE_R39C36[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_5_s4 PLACE_R39C36[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_4_s4 PLACE_R39C36[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_3_s4 PLACE_R41C31[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_2_s4 PLACE_R41C31[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_1_s4 PLACE_R43C27[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intenset_0_s4 PLACE_R38C36[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_15_s4 PLACE_R41C30[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_14_s4 PLACE_R41C31[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_13_s4 PLACE_R41C31[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_12_s4 PLACE_R41C30[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_11_s4 PLACE_R41C30[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_10_s4 PLACE_R41C30[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_9_s4 PLACE_R41C30[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_8_s4 PLACE_R41C30[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_7_s4 PLACE_R43C30[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_6_s4 PLACE_R42C29[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_5_s4 PLACE_R42C29[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_4_s4 PLACE_R43C30[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_3_s4 PLACE_R43C30[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_2_s4 PLACE_R43C30[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_1_s4 PLACE_R43C30[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_inttypeset_0_s4 PLACE_R43C30[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_15_s4 PLACE_R42C29[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_14_s4 PLACE_R42C29[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_13_s4 PLACE_R42C29[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_12_s4 PLACE_R42C29[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_11_s4 PLACE_R41C29[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_10_s4 PLACE_R41C29[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_9_s4 PLACE_R41C29[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_8_s4 PLACE_R38C32[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_7_s4 PLACE_R40C29[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_6_s4 PLACE_R38C27[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_5_s4 PLACE_R38C28[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_4_s4 PLACE_R40C29[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_3_s4 PLACE_R38C30[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_2_s4 PLACE_R40C29[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_1_s4 PLACE_R40C29[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_cmsdk_ahb_gpio_0/u_iop_gpio/reg_intpolset_0_s4 PLACE_R38C27[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_12_s0 PLACE_R42C28[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_11_s0 PLACE_R42C28[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_10_s0 PLACE_R42C28[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_9_s0 PLACE_R42C28[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_8_s0 PLACE_R41C31[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_7_s0 PLACE_R41C31[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_6_s0 PLACE_R42C28[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_5_s0 PLACE_R43C29[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_4_s0 PLACE_R42C36[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_3_s0 PLACE_R41C37[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_2_s0 PLACE_R40C37[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_1_s0 PLACE_R40C37[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0 PLACE_R39C37[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/wr_reg_s0 PLACE_R41C26[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg_s0 PLACE_R43C29[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_2_s0 PLACE_R43C27[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_1_s0 PLACE_R43C27[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_0_s0 PLACE_R43C29[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_13_s0 PLACE_R40C31[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_s1 PLACE_R43C27[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_30_s1 PLACE_R43C26[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_29_s1 PLACE_R43C26[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_28_s1 PLACE_R43C26[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_27_s1 PLACE_R43C26[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_26_s1 PLACE_R42C27[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_25_s1 PLACE_R42C27[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_24_s1 PLACE_R42C27[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_23_s1 PLACE_R42C27[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_22_s1 PLACE_R42C27[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_21_s1 PLACE_R42C27[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_20_s1 PLACE_R42C26[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_19_s1 PLACE_R40C28[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_18_s1 PLACE_R40C28[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_17_s1 PLACE_R40C28[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_16_s1 PLACE_R40C28[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_15_s1 PLACE_R40C26[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_14_s1 PLACE_R41C26[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_13_s1 PLACE_R40C28[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_12_s1 PLACE_R40C28[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_11_s1 PLACE_R41C28[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_10_s1 PLACE_R41C28[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_9_s1 PLACE_R41C28[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_8_s1 PLACE_R41C28[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_7_s1 PLACE_R41C27[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_6_s1 PLACE_R41C27[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_5_s1 PLACE_R41C27[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_4_s1 PLACE_R41C27[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_3_s1 PLACE_R41C27[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_2_s1 PLACE_R41C27[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_1_s1 PLACE_R41C26[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_0_s1 PLACE_R41C26[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n85_s0 PLACE_R42C29[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n91_s0 PLACE_R43C29[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s0 PLACE_R40C28[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_s0 PLACE_R40C28[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_s0 PLACE_R40C28[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_s0 PLACE_R40C28[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_s0 PLACE_R40C26[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_s0 PLACE_R41C26[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_s0 PLACE_R40C28[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_s0 PLACE_R40C28[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_s0 PLACE_R41C28[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_s0 PLACE_R41C28[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_s0 PLACE_R41C28[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_s0 PLACE_R41C28[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_s0 PLACE_R41C27[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_s0 PLACE_R41C27[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s0 PLACE_R41C27[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_s0 PLACE_R41C27[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s0 PLACE_R41C27[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_s0 PLACE_R41C27[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_s0 PLACE_R41C26[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_s0 PLACE_R41C26[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_s10 PLACE_R43C27[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_s10 PLACE_R43C29[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_s3 PLACE_R41C27[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_2_s10 PLACE_R43C27[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s1 PLACE_R41C26[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s2 PLACE_R42C26[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_s11 PLACE_R43C27[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_s2 PLACE_R41C26[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select_s1 PLACE_R42C29[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n147_s2 PLACE_R43C27[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n148_s2 PLACE_R43C26[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n149_s2 PLACE_R43C26[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n150_s2 PLACE_R43C26[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n151_s2 PLACE_R43C26[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n152_s2 PLACE_R42C27[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n153_s2 PLACE_R42C27[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n154_s2 PLACE_R42C27[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n155_s2 PLACE_R42C27[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n156_s2 PLACE_R42C27[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n157_s2 PLACE_R42C27[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n158_s2 PLACE_R42C26[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_6_s0 PLACE_R41C21[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_5_s0 PLACE_R41C21[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_4_s0 PLACE_R41C22[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_3_s0 PLACE_R40C19[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_2_s0 PLACE_R40C19[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_1_s0 PLACE_R40C19[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_0_s0 PLACE_R41C21[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_s0 PLACE_R43C19[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_s0 PLACE_R40C20[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_6_s0 PLACE_R40C23[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_5_s0 PLACE_R39C23[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_4_s0 PLACE_R40C23[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_3_s0 PLACE_R40C23[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_2_s0 PLACE_R40C23[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_1_s0 PLACE_R39C22[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_0_s0 PLACE_R39C22[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_19_s0 PLACE_R39C28[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_18_s0 PLACE_R40C27[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_17_s0 PLACE_R40C27[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_16_s0 PLACE_R40C27[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_15_s0 PLACE_R40C25[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_14_s0 PLACE_R39C25[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_13_s0 PLACE_R39C28[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_12_s0 PLACE_R40C27[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_11_s0 PLACE_R41C28[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_10_s0 PLACE_R41C28[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_9_s0 PLACE_R40C27[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_8_s0 PLACE_R40C27[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_7_s0 PLACE_R39C23[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_6_s0 PLACE_R39C24[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_5_s0 PLACE_R39C23[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_4_s0 PLACE_R40C22[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_3_s0 PLACE_R41C25[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_2_s0 PLACE_R41C23[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_1_s0 PLACE_R41C23[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0_s0 PLACE_R40C25[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_7_s0 PLACE_R41C25[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_6_s0 PLACE_R43C23[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_5_s0 PLACE_R40C25[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_4_s0 PLACE_R43C23[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_3_s0 PLACE_R41C25[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_2_s0 PLACE_R42C23[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_1_s0 PLACE_R43C23[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_0_s0 PLACE_R40C25[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_15_s0 PLACE_R39C22[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_14_s0 PLACE_R41C22[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_13_s0 PLACE_R41C22[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_12_s0 PLACE_R40C22[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_11_s0 PLACE_R41C23[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_10_s0 PLACE_R39C21[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_9_s0 PLACE_R39C21[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_8_s0 PLACE_R40C21[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_7_s0 PLACE_R40C21[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_6_s0 PLACE_R40C22[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_5_s0 PLACE_R40C22[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_4_s0 PLACE_R40C22[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_3_s0 PLACE_R39C23[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_2_s0 PLACE_R39C23[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_1_s0 PLACE_R39C22[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_0_s0 PLACE_R40C21[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_2_s0 PLACE_R41C24[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated_s0 PLACE_R41C24[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick_s0 PLACE_R40C21[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full_s0 PLACE_R39C21[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_3_s0 PLACE_R39C20[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_2_s0 PLACE_R39C20[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_1_s0 PLACE_R40C20[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_0_s0 PLACE_R39C20[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s0 PLACE_R39C18[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_2_s0 PLACE_R39C19[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_1_s0 PLACE_R39C20[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_0_s0 PLACE_R39C19[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_7_s0 PLACE_R41C21[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_6_s0 PLACE_R41C21[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_5_s0 PLACE_R41C19[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_4_s0 PLACE_R41C19[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_3_s0 PLACE_R41C19[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_2_s0 PLACE_R41C19[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_1_s0 PLACE_R41C19[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_0_s0 PLACE_R41C19[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_1_s0 PLACE_IOT34[B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_2_s0 PLACE_R42C21[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_2_s0 PLACE_R42C21[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_1_s0 PLACE_R42C21[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_0_s0 PLACE_R42C21[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_3_s0 PLACE_R42C19[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_2_s0 PLACE_R42C19[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_1_s0 PLACE_R42C19[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_0_s0 PLACE_R43C20[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_s0 PLACE_R43C20[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_7_s0 PLACE_R42C24[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_6_s0 PLACE_R42C24[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_5_s0 PLACE_R42C24[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_4_s0 PLACE_R42C24[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_3_s0 PLACE_R41C25[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_2_s0 PLACE_R42C23[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_1_s0 PLACE_R42C23[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_0_s0 PLACE_R42C23[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_6_s0 PLACE_R43C25[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_5_s0 PLACE_R43C25[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_4_s0 PLACE_R43C25[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_3_s0 PLACE_R42C25[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_2_s0 PLACE_R42C25[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_1_s0 PLACE_R42C25[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_0_s0 PLACE_R42C25[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_txintr_s0 PLACE_R40C23[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rxintr_s0 PLACE_R43C20[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_7_s0 PLACE_R41C21[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_txd_s0 PLACE_R39C19[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s8 PLACE_R43C25[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s9 PLACE_R43C25[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s10 PLACE_R43C25[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s11 PLACE_R43C25[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n395_s PLACE_R41C20[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n394_s PLACE_R41C20[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n393_s PLACE_R41C20[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n392_s PLACE_R41C20[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n433_s PLACE_R40C19[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n432_s PLACE_R40C19[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n431_s PLACE_R40C19[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n430_s PLACE_R40C19[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n547_s PLACE_R42C25[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n546_s PLACE_R42C25[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n545_s PLACE_R42C25[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n544_s PLACE_R42C25[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n593_s PLACE_R43C19[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n592_s PLACE_R43C19[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n591_s PLACE_R43C19[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n590_s PLACE_R43C19[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s11 PLACE_R41C23[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s11_s2 PLACE_R41C23[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s11 PLACE_R40C23[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s11_s2 PLACE_R40C23[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s11_s0 PLACE_R41C23[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s11_s0 PLACE_R40C23[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s0 PLACE_R41C24[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s0 PLACE_R41C22[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08_s0 PLACE_R40C22[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s0 PLACE_R41C25[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s0 PLACE_R43C23[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s0 PLACE_R40C25[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s0 PLACE_R43C23[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s0 PLACE_R41C25[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s0 PLACE_R42C23[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s0 PLACE_R43C23[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s0 PLACE_R40C25[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s0 PLACE_R40C22[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_s0 PLACE_R39C22[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_s0 PLACE_R41C22[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_s0 PLACE_R41C22[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_s0 PLACE_R40C22[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_s0 PLACE_R41C23[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_s0 PLACE_R39C21[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_s0 PLACE_R39C21[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_s0 PLACE_R40C21[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_s0 PLACE_R40C21[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_s0 PLACE_R40C22[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_s0 PLACE_R40C22[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_s0 PLACE_R40C22[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_s0 PLACE_R39C23[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_s0 PLACE_R39C23[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_1_s0 PLACE_R39C22[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_s0 PLACE_R39C21[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n372_s0 PLACE_R41C24[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n378_s0 PLACE_R41C21[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_inc_s0 PLACE_R40C20[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s0 PLACE_R40C19[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_reg_txd_s0 PLACE_R39C19[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_overrun_s0 PLACE_R40C20[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_in_s0 PLACE_R42C21[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_s0 PLACE_R42C24[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_s0 PLACE_R42C20[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_s0 PLACE_R43C20[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_update_s0 PLACE_R43C20[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set_1_s0 PLACE_R42C20[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n681_s0 PLACE_R40C23[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n687_s0 PLACE_R43C20[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s22 PLACE_R39C19[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_s19 PLACE_R43C20[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_s2 PLACE_R43C19[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_s2 PLACE_R40C20[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s2 PLACE_R39C18[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_s2 PLACE_R43C20[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s23 PLACE_R39C20[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_s24 PLACE_R39C19[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_3_s24 PLACE_R39C18[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_s19 PLACE_R42C19[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_s20 PLACE_R42C19[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_txd_s1 PLACE_R39C19[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_s1 PLACE_R39C20[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_1_s1 PLACE_R40C20[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_2_s1 PLACE_R39C20[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_s1 PLACE_R39C20[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_2_s1 PLACE_R41C24[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s1 PLACE_R41C28[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s1 PLACE_R41C24[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10_s1 PLACE_R41C24[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s1 PLACE_R40C25[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s2 PLACE_R41C25[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s1 PLACE_R40C24[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s2 PLACE_R42C25[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s3 PLACE_R43C23[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s1 PLACE_R40C24[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s2 PLACE_R40C25[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s1 PLACE_R40C23[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s2 PLACE_R43C23[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s2 PLACE_R40C25[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s3 PLACE_R41C25[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s1 PLACE_R42C25[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s2 PLACE_R42C23[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s3 PLACE_R41C23[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s1 PLACE_R41C23[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s2 PLACE_R43C23[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s1 PLACE_R40C25[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s2 PLACE_R40C25[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s1 PLACE_R40C22[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_s1 PLACE_R41C22[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_s1 PLACE_R41C22[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_s1 PLACE_R41C21[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_s1 PLACE_R41C21[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_s1 PLACE_R39C21[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_s1 PLACE_R40C21[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_s1 PLACE_R40C21[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_s1 PLACE_R39C22[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_s1 PLACE_R39C22[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_s1 PLACE_R39C22[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_s1 PLACE_R39C22[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_inc_s1 PLACE_R40C20[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_inc_s2 PLACE_R40C20[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s1 PLACE_R40C19[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_overrun_s1 PLACE_R39C19[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_s1 PLACE_R42C20[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_s1 PLACE_R42C24[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_s1 PLACE_R42C19[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_s1 PLACE_R43C24[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set_0_s1 PLACE_R39C20[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n681_s1 PLACE_R40C23[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s24 PLACE_R39C18[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s3 PLACE_R39C18[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s24 PLACE_R39C19[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_s20 PLACE_R42C19[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_s22 PLACE_R42C19[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_txd_s2 PLACE_R39C19[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_s2 PLACE_R40C20[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_s2 PLACE_R43C24[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s2 PLACE_R41C28[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s3 PLACE_R40C24[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s4 PLACE_R40C24[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s5 PLACE_R41C25[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s3 PLACE_R40C24[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s3 PLACE_R40C23[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s4 PLACE_R40C25[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s4 PLACE_R41C25[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s5 PLACE_R41C23[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s2 PLACE_R41C22[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s3 PLACE_R39C22[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s4 PLACE_R40C21[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s5 PLACE_R40C21[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_overrun_s2 PLACE_R39C19[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_s2 PLACE_R43C24[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s5 PLACE_R40C24[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s6 PLACE_R41C23[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set_0_s2 PLACE_R40C23[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_s2 PLACE_R40C21[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_s2 PLACE_R39C21[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_s2 PLACE_R40C22[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_s23 PLACE_R42C19[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_s21 PLACE_R43C19[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_s21 PLACE_R42C19[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s25 PLACE_R39C20[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10_s2 PLACE_R41C24[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s6 PLACE_R41C25[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_7_s2 PLACE_R41C21[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_0_s1 PLACE_R41C19[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_1_s1 PLACE_R41C19[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_2_s1 PLACE_R41C19[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_3_s1 PLACE_R41C19[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_4_s1 PLACE_R41C19[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_5_s1 PLACE_R41C19[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_6_s1 PLACE_R41C21[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_s2 PLACE_R39C21[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_0_s1 PLACE_R40C21[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_3_s1 PLACE_R43C24[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_1_s1 PLACE_R43C24[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_0_s1 PLACE_R40C24[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_3_s1 PLACE_R43C24[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_2_s1 PLACE_R43C24[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_1_s1 PLACE_R42C24[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_0_s1 PLACE_R42C24[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_s4 PLACE_R43C24[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_s1 PLACE_R41C21[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_1_s3 PLACE_R43C24[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_0_s3 PLACE_R40C24[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_3_s3 PLACE_R43C24[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_2_s3 PLACE_R43C24[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_1_s3 PLACE_R42C24[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_0_s3 PLACE_R42C24[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_31_s0 PLACE_R42C42[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_30_s0 PLACE_R40C39[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_29_s0 PLACE_R42C39[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_28_s0 PLACE_R42C38[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_27_s0 PLACE_R42C41[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_26_s0 PLACE_R41C40[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_25_s0 PLACE_R41C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_24_s0 PLACE_R41C42[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_23_s0 PLACE_R40C38[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_22_s0 PLACE_R40C38[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_21_s0 PLACE_R40C38[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_20_s0 PLACE_R39C38[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_15_s0 PLACE_R40C31[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_14_s0 PLACE_R42C30[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_13_s0 PLACE_R42C30[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_12_s0 PLACE_R42C30[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_11_s0 PLACE_R42C31[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_10_s0 PLACE_R42C31[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_9_s0 PLACE_R42C31[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_8_s0 PLACE_R42C31[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_7_s0 PLACE_R42C30[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_6_s0 PLACE_R42C36[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_5_s0 PLACE_R41C38[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_4_s0 PLACE_R40C37[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_3_s0 PLACE_R40C37[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_2_s0 PLACE_R39C37[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_1_s0 PLACE_R41C37[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_0_s0 PLACE_R41C37[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegWrite_s0 PLACE_R39C30[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize_1_s0 PLACE_R38C33[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize_0_s0 PLACE_R38C34[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/DataValid_s0 PLACE_R38C29[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADYOUTS_s1 PLACE_R39C39[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s1 PLACE_R41C39[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s2 PLACE_R41C39[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s3 PLACE_R41C38[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s11 PLACE_R40C40[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg_s1 PLACE_R39C39[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s12 PLACE_R41C39[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s13 PLACE_R42C38[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s14 PLACE_R42C38[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/PendTranReg_s4 PLACE_R41C39[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s16 PLACE_R41C39[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s18 PLACE_R41C38[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_2_s0 PLACE_R39C42[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_1_s0 PLACE_R39C43[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_0_s0 PLACE_R39C42[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_3_s0 PLACE_R39C42[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s24 PLACE_R40C43[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s24_s4 PLACE_R40C43[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s24_s2 PLACE_R40C43[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s24_s1 PLACE_R40C43[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s24_s0 PLACE_R40C43[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18 PLACE_R40C42[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s1 PLACE_R40C42[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s2 PLACE_R40C42[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s3 PLACE_R40C42[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s4 PLACE_R40C42[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s5 PLACE_R40C42[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s6 PLACE_R40C42[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s24_s5 PLACE_R40C43[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s1 PLACE_R39C43[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_s1 PLACE_R39C42[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s24_s6 PLACE_R40C43[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s2 PLACE_R39C42[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s3 PLACE_R40C40[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s2 PLACE_R39C42[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s3 PLACE_R39C43[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s3 PLACE_R39C41[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s4 PLACE_R39C42[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s4 PLACE_R39C42[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s5 PLACE_R39C38[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s6 PLACE_R39C42[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s4 PLACE_R39C42[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s12 PLACE_R40C42[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s13 PLACE_R40C42[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s14 PLACE_R40C42[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s10 PLACE_R40C42[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s11 PLACE_R40C42[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s7 PLACE_R40C42[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s8 PLACE_R40C42[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HREADYOUTS_s18_s9 PLACE_R40C42[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s6 PLACE_R41C40[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/SlaveSel_s0 PLACE_R42C40[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/iHREADYMUXM_s1 PLACE_R42C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/iHSELM_s2 PLACE_R41C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/iHSELM_s3 PLACE_R42C40[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/iHSELM_s5 PLACE_R42C40[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/iHSELM_s6 PLACE_R41C40[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_s0 PLACE_R42C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iNoPort_s0 PLACE_R42C40[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/n64_s2 PLACE_R42C40[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_s4 PLACE_R42C40[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/n76_s2 PLACE_R42C40[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/SlaveSel_s0 PLACE_R40C41[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/iHREADYMUXM_s1 PLACE_R40C41[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/iHSELM_s2 PLACE_R40C41[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/iHSELM_s3 PLACE_R40C41[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/iHSELM_s4 PLACE_R40C41[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_s0 PLACE_R40C41[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iNoPort_s0 PLACE_R40C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/n64_s2 PLACE_R40C41[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_s4 PLACE_R40C41[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/n76_s2 PLACE_R40C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/SlaveSel_s0 PLACE_R39C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/iHSELM_s1 PLACE_R40C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/iHREADYMUXM_s1 PLACE_R39C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_s0 PLACE_R39C40[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iNoPort_s0 PLACE_R40C40[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n65_s1 PLACE_R40C40[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n59_s2 PLACE_R39C40[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n65_s2 PLACE_R40C40[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n65_s3 PLACE_R40C40[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n65_s4 PLACE_R41C38[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_s4 PLACE_R39C40[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort_1_s0 PLACE_R42C38[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/SlaveSel_s0 PLACE_R41C29[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HWRITEM_s1 PLACE_R39C29[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_2_s1 PLACE_R39C37[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_3_s1 PLACE_R40C37[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_4_s1 PLACE_R40C37[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_5_s1 PLACE_R41C37[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_6_s1 PLACE_R42C36[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_7_s1 PLACE_R43C29[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_8_s1 PLACE_R42C28[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_9_s1 PLACE_R41C31[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_10_s1 PLACE_R41C31[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_11_s1 PLACE_R42C28[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_12_s1 PLACE_R42C28[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_13_s1 PLACE_R42C28[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_14_s1 PLACE_R42C28[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HADDRM_15_s1 PLACE_R40C31[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/iHREADYMUXM_s1 PLACE_R41C29[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/HWRITEM_s2 PLACE_R42C39[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/iHSELM_s2 PLACE_R40C39[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/iHSELM_s3 PLACE_R41C39[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_s0 PLACE_R41C38[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iNoPort_s0 PLACE_R41C39[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_s3 PLACE_R41C38[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/n64_s2 PLACE_R41C39[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/n76_s2 PLACE_R41C39[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/SlaveSel_s0 PLACE_R40C44[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/iHREADYMUXM_s1 PLACE_R40C44[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/iHSELM_s2 PLACE_R39C43[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/iHSELM_s3 PLACE_R40C44[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/iHSELM_s5 PLACE_R40C44[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/iHSELM_s6 PLACE_R40C39[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_s0 PLACE_R40C44[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iNoPort_s0 PLACE_R40C44[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/n59_s2 PLACE_R40C44[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_s4 PLACE_R40C44[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/n65_s2 PLACE_R40C44[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/SlaveSel_s0 PLACE_R40C44[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0 PLACE_R41C44[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s8 PLACE_R41C44[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s9 PLACE_R41C44[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s10 PLACE_R41C44[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s11 PLACE_R41C44[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s12 PLACE_R41C44[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s13 PLACE_R41C44[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s14 PLACE_R41C44[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s3 PLACE_R41C44[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s4 PLACE_R41C44[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s5 PLACE_R41C44[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s6 PLACE_R41C44[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s1 PLACE_R41C44[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s2 PLACE_R41C44[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0_s0_s0 PLACE_R41C44[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/iHSELM_s1 PLACE_R41C43[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/iHREADYMUXM_s1 PLACE_R40C44[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/iNoPort_s0 PLACE_R40C44[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/n54_s1 PLACE_R40C44[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/SlaveSel_s0 PLACE_R41C43[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/iHSELM_s1 PLACE_R41C43[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/iHREADYMUXM_s1 PLACE_R41C43[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/iNoPort_s0 PLACE_R41C43[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/n54_s1 PLACE_R41C43[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/n54_s2 PLACE_R41C42[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/n54_s3 PLACE_R41C43[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/SlaveSel_s0 PLACE_R42C43[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/iHSELM_s1 PLACE_R42C43[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/iHREADYMUXM_s1 PLACE_R42C43[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/iHSELM_s3 PLACE_R42C42[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/iHSELM_s4 PLACE_R40C39[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/iHSELM_s5 PLACE_R42C42[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/iHSELM_s6 PLACE_R42C42[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/iHSELM_s7 PLACE_R42C38[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/iHSELM_s8 PLACE_R40C39[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0 PLACE_R42C43[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/n54_s1 PLACE_R42C43[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/n54_s2 PLACE_R41C41[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/n54_s4 PLACE_R41C40[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/n54_s5 PLACE_R42C43[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/SlaveSel_s0 PLACE_R40C43[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/iHSELM_s1 PLACE_R41C43[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/iHREADYMUXM_s1 PLACE_R40C43[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/iNoPort_s0 PLACE_R40C43[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/n54_s1 PLACE_R40C43[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/n54_s2 PLACE_R42C41[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/n54_s3 PLACE_R41C42[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/n54_s5 PLACE_R41C41[3][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/n54_s6 PLACE_R41C42[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/SlaveSel_s0 PLACE_R42C44[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/iHREADYMUXM_s1 PLACE_R42C43[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/iHSELM_s2 PLACE_R42C44[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/iNoPort_s0 PLACE_R42C44[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/n54_s1 PLACE_R42C44[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/n54_s2 PLACE_R39C39[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/n54_s3 PLACE_R42C44[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HSIZEM_0_s1 PLACE_R38C34[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HSIZEM_1_s1 PLACE_R39C33[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HWRITEM_s1 PLACE_R39C33[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_0_s1 PLACE_R41C37[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_1_s1 PLACE_R41C37[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_2_s1 PLACE_R39C37[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_3_s1 PLACE_R39C37[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_4_s1 PLACE_R39C38[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_5_s1 PLACE_R41C39[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_6_s1 PLACE_R42C37[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_7_s1 PLACE_R42C34[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_8_s1 PLACE_R42C37[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_9_s1 PLACE_R42C37[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_10_s1 PLACE_R42C37[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/HADDRM_11_s1 PLACE_R42C37[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/iHTRANSM_1_s2 PLACE_R39C33[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/iHSELM_s2 PLACE_R39C43[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/iNoPort_s0 PLACE_R39C44[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/n54_s1 PLACE_R39C44[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/n54_s2 PLACE_R39C43[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/SlaveSel_s1 PLACE_R43C41[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/iHSELM_s3 PLACE_R43C41[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/iHREADYMUXM_s2 PLACE_R43C41[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/iNoPort_s0 PLACE_R43C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/n54_s1 PLACE_R43C40[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/n54_s2 PLACE_R40C40[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/SlaveSel_s1 PLACE_R41C41[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/iHSELM_s3 PLACE_R41C41[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/iHREADYMUXM_s2 PLACE_R41C41[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/iNoPort_s0 PLACE_R41C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/n54_s1 PLACE_R41C41[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/n54_s2 PLACE_R41C41[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/SlaveSel_s1 PLACE_R41C42[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/iHSELM_s3 PLACE_R41C42[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/iHREADYMUXM_s2 PLACE_R42C42[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/iNoPort_s0 PLACE_R43C44[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/n54_s1 PLACE_R43C44[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/n54_s2 PLACE_R41C42[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/n54_s3 PLACE_R41C40[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/n54_s4 PLACE_R41C42[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/n54_s6 PLACE_R41C40[3][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iNoPort_s0 PLACE_R42C40[2][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n76_s1 PLACE_R42C40[1][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n76_s2 PLACE_R39C41[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n76_s4 PLACE_R39C38[1][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n76_s5 PLACE_R39C38[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n76_s6 PLACE_R40C38[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n76_s7 PLACE_R40C38[0][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n76_s8 PLACE_R39C38[0][B]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n76_s9 PLACE_R39C38[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iAddrInPort_1_s6 PLACE_R42C40[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n64_s5 PLACE_R42C40[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/iNoPort_s1 PLACE_R42C42[2][A]
u_Gowin_EMPU_M1_Top/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/n48_s3 PLACE_R42C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_0x_0_s0 PLACE_R36C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_1x_0_s0 PLACE_R36C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1_s0 PLACE_R36C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0_s0 PLACE_R36C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10_1_s0 PLACE_R36C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10_0_s0 PLACE_R36C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11_1_s0 PLACE_R36C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11_0_s0 PLACE_R36C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state_0_s0 PLACE_R36C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_dside_s0 PLACE_R36C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_write_s0 PLACE_R36C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_reg_s0 PLACE_R36C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_reg_s0 PLACE_R36C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_dside_s0 PLACE_R36C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write_s0 PLACE_R36C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb_s0 PLACE_R36C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_irack_s0 PLACE_R36C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_drack_s0 PLACE_R36C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_ack_s0 PLACE_R36C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hsize_1_0_1_s0 PLACE_R36C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hsize_1_0_0_s0 PLACE_R36C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_31_s0 PLACE_R34C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_30_s0 PLACE_R30C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_29_s0 PLACE_R30C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_28_s0 PLACE_R30C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_27_s0 PLACE_R34C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_26_s0 PLACE_R30C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_25_s0 PLACE_R35C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_24_s0 PLACE_R30C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_23_s0 PLACE_R34C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_22_s0 PLACE_R33C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_21_s0 PLACE_R30C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_20_s0 PLACE_R34C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_19_s0 PLACE_R31C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_18_s0 PLACE_R31C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_17_s0 PLACE_R31C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_16_s0 PLACE_R31C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_15_s0 PLACE_R31C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_14_s0 PLACE_R36C28[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_13_s0 PLACE_R36C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_12_s0 PLACE_R36C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_11_s0 PLACE_R35C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_10_s0 PLACE_R35C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_9_s0 PLACE_R36C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_8_s0 PLACE_R36C28[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_7_s0 PLACE_R36C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_6_s0 PLACE_R35C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_5_s0 PLACE_R35C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_4_s0 PLACE_R35C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_3_s0 PLACE_R36C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_2_s0 PLACE_R36C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_1_s0 PLACE_R30C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_0_s0 PLACE_R36C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_31_s0 PLACE_R36C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_30_s0 PLACE_R36C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_29_s0 PLACE_R36C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_28_s0 PLACE_R34C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_27_s0 PLACE_R30C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_26_s0 PLACE_R34C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_25_s0 PLACE_R30C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_24_s0 PLACE_R34C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_23_s0 PLACE_R32C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_22_s0 PLACE_R32C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_21_s0 PLACE_R31C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_20_s0 PLACE_R31C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_19_s0 PLACE_R32C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_18_s0 PLACE_R31C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_17_s0 PLACE_R31C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_16_s0 PLACE_R35C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_15_s0 PLACE_R36C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_14_s0 PLACE_R36C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_13_s0 PLACE_R35C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_12_s0 PLACE_R35C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_11_s0 PLACE_R35C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_10_s0 PLACE_R36C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_9_s0 PLACE_R36C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_8_s0 PLACE_R36C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_7_s0 PLACE_R35C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_6_s0 PLACE_R31C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_5_s0 PLACE_R33C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_4_s0 PLACE_R32C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_3_s0 PLACE_R32C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_2_s0 PLACE_R32C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_1_s0 PLACE_R36C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_0_s0 PLACE_R36C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_31_s0 PLACE_R36C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_30_s0 PLACE_R36C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_29_s0 PLACE_R36C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_28_s0 PLACE_R34C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_27_s0 PLACE_R32C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_26_s0 PLACE_R34C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_25_s0 PLACE_R32C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_24_s0 PLACE_R34C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_23_s0 PLACE_R32C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_22_s0 PLACE_R32C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_21_s0 PLACE_R33C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_20_s0 PLACE_R32C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_19_s0 PLACE_R32C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_18_s0 PLACE_R32C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_17_s0 PLACE_R32C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_16_s0 PLACE_R35C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_15_s0 PLACE_R36C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_14_s0 PLACE_R36C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_13_s0 PLACE_R35C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_12_s0 PLACE_R35C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_11_s0 PLACE_R35C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_10_s0 PLACE_R36C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_9_s0 PLACE_R36C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_8_s0 PLACE_R36C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_7_s0 PLACE_R36C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_6_s0 PLACE_R32C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_5_s0 PLACE_R33C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_4_s0 PLACE_R32C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_3_s0 PLACE_R32C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_2_s0 PLACE_R32C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_1_s0 PLACE_R36C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_0_s0 PLACE_R36C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_31_s0 PLACE_R36C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_30_s0 PLACE_R36C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_29_s0 PLACE_R36C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_28_s0 PLACE_R36C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_27_s0 PLACE_R36C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_26_s0 PLACE_R36C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_25_s0 PLACE_R36C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_24_s0 PLACE_R36C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_23_s0 PLACE_R36C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_22_s0 PLACE_R36C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_21_s0 PLACE_R36C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_20_s0 PLACE_R38C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_19_s0 PLACE_R38C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_18_s0 PLACE_R38C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_17_s0 PLACE_R38C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_16_s0 PLACE_R38C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_15_s0 PLACE_R38C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_14_s0 PLACE_R38C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_13_s0 PLACE_R38C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_12_s0 PLACE_R36C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_11_s0 PLACE_R38C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_10_s0 PLACE_R38C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_9_s0 PLACE_R38C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_8_s0 PLACE_R38C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_7_s0 PLACE_R38C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_6_s0 PLACE_R36C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_5_s0 PLACE_R36C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_4_s0 PLACE_R38C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_3_s0 PLACE_R38C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_2_s0 PLACE_R38C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_1_s0 PLACE_R36C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_0_s0 PLACE_R38C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_rfault_s0 PLACE_R36C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_wfault_s0 PLACE_R36C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg_31_s0 PLACE_R34C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s0 PLACE_R36C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s0 PLACE_R36C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/rsel_ppb_reg_s0 PLACE_R36C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_s0 PLACE_R36C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_irack_s0 PLACE_R36C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_drack_s0 PLACE_R36C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_ack_s0 PLACE_R36C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_rdy_s0 PLACE_R36C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s0 PLACE_R36C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s0 PLACE_R36C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s0 PLACE_R36C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s0 PLACE_R36C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s0 PLACE_R36C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_s0 PLACE_R36C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s0 PLACE_R36C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s0 PLACE_R36C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_s0 PLACE_R36C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_s0 PLACE_R36C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_s0 PLACE_R36C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s0 PLACE_R38C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s0 PLACE_R38C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s0 PLACE_R38C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_s0 PLACE_R38C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s0 PLACE_R38C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s0 PLACE_R38C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s0 PLACE_R38C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s0 PLACE_R38C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s0 PLACE_R36C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s0 PLACE_R38C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s0 PLACE_R38C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s0 PLACE_R38C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s0 PLACE_R38C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s0 PLACE_R38C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s0 PLACE_R36C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s0 PLACE_R36C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s0 PLACE_R38C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s0 PLACE_R38C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s0 PLACE_R38C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s0 PLACE_R36C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s0 PLACE_R38C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s0 PLACE_R36C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s4 PLACE_R36C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_s4 PLACE_R36C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_s4 PLACE_R36C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_0_s4 PLACE_R36C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s5 PLACE_R36C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s1 PLACE_R36C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s1 PLACE_R36C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_rdy_s1 PLACE_R36C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_rdy_s2 PLACE_R36C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s1 PLACE_R39C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s2 PLACE_R36C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s1 PLACE_R36C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s1 PLACE_R36C28[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s1 PLACE_R36C28[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s1 PLACE_R36C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_s1 PLACE_R36C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s1 PLACE_R36C26[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s1 PLACE_R36C26[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_s1 PLACE_R36C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_s1 PLACE_R36C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_s1 PLACE_R36C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s1 PLACE_R38C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s1 PLACE_R36C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s1 PLACE_R38C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_s1 PLACE_R38C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s1 PLACE_R36C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s1 PLACE_R38C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s1 PLACE_R38C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s1 PLACE_R39C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s1 PLACE_R38C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s1 PLACE_R38C28[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s1 PLACE_R38C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s1 PLACE_R39C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s1 PLACE_R39C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s1 PLACE_R38C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s1 PLACE_R36C27[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s1 PLACE_R36C28[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s1 PLACE_R38C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s1 PLACE_R38C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s1 PLACE_R38C27[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s1 PLACE_R36C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s1 PLACE_R38C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_s1 PLACE_R36C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s1 PLACE_R38C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s6 PLACE_R36C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s5 PLACE_R36C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_s5 PLACE_R36C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_s5 PLACE_R36C22[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s6 PLACE_R36C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s7 PLACE_R36C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_s2 PLACE_R36C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_s2 PLACE_R36C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s2 PLACE_R36C22[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_rdy_s3 PLACE_R36C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_rdy_s4 PLACE_R36C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/n195_s2 PLACE_R36C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s2 PLACE_R38C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s2 PLACE_R38C25[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s2 PLACE_R39C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s2 PLACE_R38C37[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s2 PLACE_R38C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s2 PLACE_R38C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s2 PLACE_R39C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s2 PLACE_R39C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s2 PLACE_R38C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s3 PLACE_R38C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s2 PLACE_R36C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s2 PLACE_R36C28[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s2 PLACE_R38C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s3 PLACE_R38C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s2 PLACE_R38C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s2 PLACE_R38C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s2 PLACE_R36C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s2 PLACE_R38C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s3 PLACE_R38C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s2 PLACE_R39C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s3 PLACE_R36C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s6 PLACE_R36C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s9 PLACE_R36C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_rdy_s5 PLACE_R36C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/n195_s3 PLACE_R36C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s3 PLACE_R38C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s4 PLACE_R38C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s5 PLACE_R38C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s3 PLACE_R38C27[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s4 PLACE_R38C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s3 PLACE_R39C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s4 PLACE_R39C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s3 PLACE_R38C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s4 PLACE_R38C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s3 PLACE_R38C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s3 PLACE_R38C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s3 PLACE_R39C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s3 PLACE_R38C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s5 PLACE_R38C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s6 PLACE_R38C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s3 PLACE_R36C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s3 PLACE_R36C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s4 PLACE_R36C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s5 PLACE_R36C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s5 PLACE_R38C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s3 PLACE_R38C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s4 PLACE_R38C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s3 PLACE_R38C29[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s4 PLACE_R38C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s3 PLACE_R36C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s4 PLACE_R36C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s4 PLACE_R38C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s5 PLACE_R38C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s6 PLACE_R38C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s7 PLACE_R40C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s4 PLACE_R39C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s5 PLACE_R40C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s6 PLACE_R38C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s7 PLACE_R41C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s8 PLACE_R38C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s5 PLACE_R39C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s6 PLACE_R38C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s7 PLACE_R38C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s5 PLACE_R39C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s6 PLACE_R39C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s7 PLACE_R39C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s5 PLACE_R38C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s6 PLACE_R38C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s7 PLACE_R38C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s4 PLACE_R38C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s5 PLACE_R38C28[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s4 PLACE_R38C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s5 PLACE_R39C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s4 PLACE_R39C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s5 PLACE_R39C37[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s4 PLACE_R38C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s5 PLACE_R39C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s6 PLACE_R38C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s7 PLACE_R38C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s8 PLACE_R38C28[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s9 PLACE_R38C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s10 PLACE_R38C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s5 PLACE_R36C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s6 PLACE_R36C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s7 PLACE_R36C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s8 PLACE_R39C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s6 PLACE_R38C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s7 PLACE_R38C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s8 PLACE_R40C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s5 PLACE_R38C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s6 PLACE_R38C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s5 PLACE_R38C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s6 PLACE_R39C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s7 PLACE_R39C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s8 PLACE_R38C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s6 PLACE_R40C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s7 PLACE_R36C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s8 PLACE_R38C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s9 PLACE_R40C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s10 PLACE_R39C34[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s6 PLACE_R39C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s7 PLACE_R41C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s8 PLACE_R40C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s9 PLACE_R38C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s10 PLACE_R38C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s8 PLACE_R38C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s9 PLACE_R39C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s8 PLACE_R39C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s8 PLACE_R41C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s6 PLACE_R40C34[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s7 PLACE_R39C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s8 PLACE_R38C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s9 PLACE_R39C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s6 PLACE_R39C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s7 PLACE_R39C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s8 PLACE_R39C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s6 PLACE_R38C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s7 PLACE_R39C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s8 PLACE_R40C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s9 PLACE_R39C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s7 PLACE_R38C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s8 PLACE_R38C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s12 PLACE_R40C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s6 PLACE_R36C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s7 PLACE_R36C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s9 PLACE_R40C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s9 PLACE_R40C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s10 PLACE_R40C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s7 PLACE_R39C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s8 PLACE_R38C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s9 PLACE_R38C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s9 PLACE_R39C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s10 PLACE_R41C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s8 PLACE_R40C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s10 PLACE_R39C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s9 PLACE_R39C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s9 PLACE_R41C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s9 PLACE_R39C34[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s9 PLACE_R41C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s8 PLACE_R36C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s9 PLACE_R39C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s10 PLACE_R39C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s11 PLACE_R36C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s10 PLACE_R40C29[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s10 PLACE_R38C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s11 PLACE_R41C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s11 PLACE_R36C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/n195_s4 PLACE_R36C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s12 PLACE_R36C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s11 PLACE_R38C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s13 PLACE_R38C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s12 PLACE_R36C27[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en_s2 PLACE_R36C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s3 PLACE_R36C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_s3 PLACE_R36C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/start_data_s2 PLACE_R36C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_s3 PLACE_R36C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s7 PLACE_R36C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_s2 PLACE_R36C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s13 PLACE_R36C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s14 PLACE_R38C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_14_s0 PLACE_R30C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_13_s0 PLACE_R30C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_12_s0 PLACE_R30C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_11_s0 PLACE_R30C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_10_s0 PLACE_R30C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_9_s0 PLACE_R30C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_8_s0 PLACE_R30C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_7_s0 PLACE_R30C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_6_s0 PLACE_R30C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_5_s0 PLACE_R30C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_4_s0 PLACE_R30C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_3_s0 PLACE_R30C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_2_s0 PLACE_R29C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_1_s0 PLACE_R30C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_0_s0 PLACE_R30C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_s0 PLACE_R30C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/int_rack_s0 PLACE_R30C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr_s0 PLACE_R13C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_15_s0 PLACE_R30C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_31_s0 PLACE_R29C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_30_s0 PLACE_R29C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_29_s0 PLACE_R30C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_28_s0 PLACE_R30C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_27_s0 PLACE_R29C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_26_s0 PLACE_R29C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_25_s0 PLACE_R29C27[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_24_s0 PLACE_R29C27[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_23_s0 PLACE_R30C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_22_s0 PLACE_R30C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_21_s0 PLACE_R30C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_20_s0 PLACE_R29C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_19_s0 PLACE_R29C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_18_s0 PLACE_R29C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_17_s0 PLACE_R29C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_16_s0 PLACE_R29C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s0 PLACE_R30C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s0 PLACE_R25C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_s0 PLACE_R30C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_15_s0 PLACE_R30C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_14_s0 PLACE_R30C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_13_s0 PLACE_R30C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_12_s0 PLACE_R30C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_11_s0 PLACE_R30C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_10_s0 PLACE_R30C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_9_s0 PLACE_R30C27[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_8_s0 PLACE_R30C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_7_s0 PLACE_R30C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_6_s0 PLACE_R30C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_5_s0 PLACE_R30C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_4_s0 PLACE_R30C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_3_s0 PLACE_R30C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_2_s0 PLACE_R29C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_1_s0 PLACE_R30C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_0_s0 PLACE_R30C43[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_s2 PLACE_R30C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s1 PLACE_R30C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s2 PLACE_R29C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s2 PLACE_R21C25[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s3 PLACE_R30C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_15_s1 PLACE_R30C43[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_14_s1 PLACE_R30C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_13_s1 PLACE_R30C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_12_s1 PLACE_R30C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_11_s1 PLACE_R30C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_10_s1 PLACE_R30C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_9_s1 PLACE_R30C27[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_8_s1 PLACE_R30C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_7_s1 PLACE_R30C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_6_s1 PLACE_R30C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_5_s1 PLACE_R30C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_4_s1 PLACE_R30C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_3_s1 PLACE_R30C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_2_s1 PLACE_R29C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_1_s1 PLACE_R30C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_0_s1 PLACE_R30C43[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s4 PLACE_R15C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s5 PLACE_R25C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s6 PLACE_R30C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_15_s2 PLACE_R30C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_14_s2 PLACE_R30C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_13_s2 PLACE_R30C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_12_s2 PLACE_R30C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_11_s2 PLACE_R30C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_10_s2 PLACE_R30C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_9_s2 PLACE_R30C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_8_s2 PLACE_R30C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_7_s2 PLACE_R30C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_6_s2 PLACE_R30C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_5_s2 PLACE_R30C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_4_s2 PLACE_R30C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_3_s2 PLACE_R29C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_2_s2 PLACE_R29C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_1_s2 PLACE_R30C28[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_0_s2 PLACE_R30C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s7 PLACE_R21C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n74_s2 PLACE_R30C43[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_ex_s0 PLACE_R17C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ifetch_s0 PLACE_R20C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first_ex_phase_s0 PLACE_R20C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second_ex_phase_s0 PLACE_R23C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count_1_s0 PLACE_R20C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count_0_s0 PLACE_R20C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_15_s0 PLACE_R24C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_14_s0 PLACE_R24C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_13_s0 PLACE_R24C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_12_s0 PLACE_R24C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_11_s0 PLACE_R29C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_10_s0 PLACE_R29C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_9_s0 PLACE_R30C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_8_s0 PLACE_R30C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_7_s0 PLACE_R29C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_6_s0 PLACE_R26C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_5_s0 PLACE_R29C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_4_s0 PLACE_R29C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_3_s0 PLACE_R26C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_2_s0 PLACE_R27C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_1_s0 PLACE_R27C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_0_s0 PLACE_R26C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault0_s0 PLACE_R26C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_15_s0 PLACE_R24C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_14_s0 PLACE_R24C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_13_s0 PLACE_R24C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_12_s0 PLACE_R24C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_11_s0 PLACE_R29C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_10_s0 PLACE_R29C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_9_s0 PLACE_R29C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_8_s0 PLACE_R29C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_7_s0 PLACE_R29C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_6_s0 PLACE_R26C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_5_s0 PLACE_R29C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_4_s0 PLACE_R29C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_3_s0 PLACE_R26C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_2_s0 PLACE_R27C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_1_s0 PLACE_R27C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_0_s0 PLACE_R26C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault1_s0 PLACE_R27C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr_1_s0 PLACE_R29C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr_0_s0 PLACE_R29C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr_1_s0 PLACE_R29C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr_0_s0 PLACE_R27C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_15_s0 PLACE_R23C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_14_s0 PLACE_R23C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_13_s0 PLACE_R25C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_12_s0 PLACE_R24C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_11_s0 PLACE_R25C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_10_s0 PLACE_R26C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_9_s0 PLACE_R25C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_8_s0 PLACE_R26C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_7_s0 PLACE_R25C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_6_s0 PLACE_R26C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_5_s0 PLACE_R24C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_4_s0 PLACE_R26C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_3_s0 PLACE_R26C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_2_s0 PLACE_R24C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_1_s0 PLACE_R24C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_0_s0 PLACE_R24C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_de_s0 PLACE_R26C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branch_ex_s0 PLACE_R21C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_ex_s0 PLACE_R16C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_ex_s0 PLACE_R21C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_ex_s0 PLACE_R23C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex_s0 PLACE_R21C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_ex_s0 PLACE_R20C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex_s0 PLACE_R14C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex_s0 PLACE_R21C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_ex_s0 PLACE_R18C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second32_ex_s0 PLACE_R21C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_ex_s0 PLACE_R14C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_ex_s0 PLACE_R20C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/any_dsb_ex_s0 PLACE_R25C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex_s0 PLACE_R23C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_ex_s0 PLACE_R23C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_ex_s0 PLACE_R23C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data_ex_s0 PLACE_R24C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex_s0 PLACE_R17C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ex_s0 PLACE_R23C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_primask_ex_s0 PLACE_R18C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_ex_s0 PLACE_R23C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_control_ex_s0 PLACE_R14C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_3_s0 PLACE_R22C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_2_s0 PLACE_R22C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_1_s0 PLACE_R22C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_0_s0 PLACE_R15C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_3_s0 PLACE_R18C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_2_s0 PLACE_R18C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_1_s0 PLACE_R18C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_0_s0 PLACE_R18C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_3_s0 PLACE_R21C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_2_s0 PLACE_R18C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_1_s0 PLACE_R22C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_0_s0 PLACE_R24C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_imm_ex_s0 PLACE_R20C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex_s0 PLACE_R22C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_1_s0 PLACE_R26C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_0_s0 PLACE_R17C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_byte_ex_s0 PLACE_R17C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_half_ex_s0 PLACE_R14C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_ex_s0 PLACE_R17C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_1_s0 PLACE_R17C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_0_s0 PLACE_R17C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/au_a_use_pc_ex_s0 PLACE_R16C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/au_b_use_pc_ex_s0 PLACE_R17C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex2_s0 PLACE_R20C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_mask1_ex_s0 PLACE_R16C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_1_s0 PLACE_R17C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_0_s0 PLACE_R17C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex_0_s0 PLACE_R17C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rd_mux_a_ex_s0 PLACE_R16C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/se_byte_wb_s0 PLACE_R17C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/se_half_wb_s0 PLACE_R21C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ze_byte_wb_s0 PLACE_R16C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ze_half_wb_s0 PLACE_R17C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex_s0 PLACE_R20C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_31_s0 PLACE_R17C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_30_s0 PLACE_R17C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_29_s0 PLACE_R17C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_28_s0 PLACE_R17C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_27_s0 PLACE_R17C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_26_s0 PLACE_R17C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_25_s0 PLACE_R15C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_24_s0 PLACE_R15C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_23_s0 PLACE_R15C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_22_s0 PLACE_R15C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_21_s0 PLACE_R15C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0 PLACE_R15C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_19_s0 PLACE_R14C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_18_s0 PLACE_R14C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_17_s0 PLACE_R14C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_16_s0 PLACE_R14C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_15_s0 PLACE_R14C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_14_s0 PLACE_R14C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_13_s0 PLACE_R23C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0 PLACE_R23C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_11_s0 PLACE_R24C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_10_s0 PLACE_R24C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_9_s0 PLACE_R27C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0 PLACE_R27C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_7_s0 PLACE_R23C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_6_s0 PLACE_R27C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_5_s0 PLACE_R25C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_4_s0 PLACE_R27C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_3_s0 PLACE_R23C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_2_s0 PLACE_R25C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0 PLACE_R18C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0 PLACE_R17C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/force_c_in_ex_s0 PLACE_R18C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/zero_a_ex_s0 PLACE_R16C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_3_s0 PLACE_R20C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_2_s0 PLACE_R21C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_1_s0 PLACE_R20C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_0_s0 PLACE_R20C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_3_s0 PLACE_R21C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_2_s0 PLACE_R20C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_1_s0 PLACE_R20C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_0_s0 PLACE_R22C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_3_s0 PLACE_R23C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_2_s0 PLACE_R23C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_1_s0 PLACE_R14C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_0_s0 PLACE_R23C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_sp_s0 PLACE_R24C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_3_s0 PLACE_R16C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_2_s0 PLACE_R14C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_1_s0 PLACE_R14C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_0_s0 PLACE_R15C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_phase_ex_s0 PLACE_R21C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex_s0 PLACE_R18C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_c_ex_s0 PLACE_R18C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_v_ex_s0 PLACE_R21C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_first_ex_s0 PLACE_R21C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex_s0 PLACE_R20C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex_s0 PLACE_R26C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first_pop_pc_ex_s0 PLACE_R15C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_3_s0 PLACE_R15C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_2_s0 PLACE_R15C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_1_s0 PLACE_R15C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_0_s0 PLACE_R15C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_8_s0 PLACE_R15C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_7_s0 PLACE_R14C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_6_s0 PLACE_R15C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_5_s0 PLACE_R13C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_4_s0 PLACE_R13C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_3_s0 PLACE_R13C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_2_s0 PLACE_R13C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_1_s0 PLACE_R15C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_3_s0 PLACE_R15C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_2_s0 PLACE_R14C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_1_s0 PLACE_R14C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_0_s0 PLACE_R15C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex_s0 PLACE_R14C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_s0 PLACE_R18C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex_s0 PLACE_R14C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_3_s0 PLACE_R15C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_2_s0 PLACE_R13C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_1_s0 PLACE_R13C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_0_s0 PLACE_R13C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_8_s0 PLACE_R15C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_7_s0 PLACE_R14C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_6_s0 PLACE_R15C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_5_s0 PLACE_R13C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_4_s0 PLACE_R13C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_3_s0 PLACE_R13C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_2_s0 PLACE_R13C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_1_s0 PLACE_R15C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_load_s0 PLACE_R16C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex_s0 PLACE_R14C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/dreq_wr_ex_s0 PLACE_R16C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/biu_write_s0 PLACE_R16C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de_s0 PLACE_R20C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_31_s0 PLACE_R15C28[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_30_s0 PLACE_R15C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_29_s0 PLACE_R15C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_28_s0 PLACE_R17C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_27_s0 PLACE_R16C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_26_s0 PLACE_R17C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_25_s0 PLACE_R18C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_24_s0 PLACE_R17C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_23_s0 PLACE_R17C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_22_s0 PLACE_R18C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_21_s0 PLACE_R18C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_20_s0 PLACE_R16C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_19_s0 PLACE_R15C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_18_s0 PLACE_R15C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_17_s0 PLACE_R14C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_16_s0 PLACE_R15C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_15_s0 PLACE_R16C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_14_s0 PLACE_R15C28[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_13_s0 PLACE_R16C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_12_s0 PLACE_R16C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_11_s0 PLACE_R16C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_10_s0 PLACE_R16C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_9_s0 PLACE_R16C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_8_s0 PLACE_R16C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_7_s0 PLACE_R13C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_6_s0 PLACE_R13C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_5_s0 PLACE_R13C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_4_s0 PLACE_R13C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_3_s0 PLACE_R18C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_2_s0 PLACE_R14C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_1_s0 PLACE_R14C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_0_s0 PLACE_R14C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_31_s0 PLACE_R15C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_30_s0 PLACE_R15C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_29_s0 PLACE_R15C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_28_s0 PLACE_R17C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_27_s0 PLACE_R17C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_26_s0 PLACE_R17C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_25_s0 PLACE_R17C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_24_s0 PLACE_R17C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_23_s0 PLACE_R17C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_22_s0 PLACE_R17C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_21_s0 PLACE_R17C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_20_s0 PLACE_R16C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_19_s0 PLACE_R15C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_18_s0 PLACE_R15C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_17_s0 PLACE_R13C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_16_s0 PLACE_R15C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_15_s0 PLACE_R16C28[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_14_s0 PLACE_R15C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_13_s0 PLACE_R16C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_12_s0 PLACE_R16C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_11_s0 PLACE_R16C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_10_s0 PLACE_R16C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_9_s0 PLACE_R16C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_8_s0 PLACE_R16C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_7_s0 PLACE_R13C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_6_s0 PLACE_R13C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_5_s0 PLACE_R13C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_4_s0 PLACE_R13C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_3_s0 PLACE_R14C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_2_s0 PLACE_R13C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_1_s0 PLACE_R14C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_0_s0 PLACE_R13C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/i_nxt_mul_last_phase_ex_s0 PLACE_R21C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_2_s0 PLACE_R21C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_1_s0 PLACE_R20C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_0_s0 PLACE_R17C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_1_s0 PLACE_R20C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_0_s0 PLACE_R18C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_1_s0 PLACE_R17C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_0_s0 PLACE_R18C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex_1_s0 PLACE_R17C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex_0_s0 PLACE_R17C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_ex_s0 PLACE_R15C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_uncond_phase_ex_s0 PLACE_R18C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s42 PLACE_R29C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_s41 PLACE_R29C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s0 PLACE_R15C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s0 PLACE_R15C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_s0 PLACE_R14C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0 PLACE_R21C22[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec_s0 PLACE_R17C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_s0 PLACE_R18C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n73_s0 PLACE_R23C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_fe_s0 PLACE_R30C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s0 PLACE_R29C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_s0 PLACE_R29C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s0 PLACE_R29C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_1_s0 PLACE_R29C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s0 PLACE_R27C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_1_s0 PLACE_R29C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_s0 PLACE_R26C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s0 PLACE_R23C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s0 PLACE_R23C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s0 PLACE_R25C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s0 PLACE_R24C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s0 PLACE_R25C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s0 PLACE_R26C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s0 PLACE_R25C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s0 PLACE_R26C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s0 PLACE_R25C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s0 PLACE_R26C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s0 PLACE_R24C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s0 PLACE_R26C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s0 PLACE_R26C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s0 PLACE_R24C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s0 PLACE_R24C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s0 PLACE_R24C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s0 PLACE_R14C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_s0 PLACE_R15C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_s0 PLACE_R23C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_s0 PLACE_R14C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s0 PLACE_R21C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s0 PLACE_R20C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_s0 PLACE_R18C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s0 PLACE_R22C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex_s0 PLACE_R20C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s0 PLACE_R18C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s0 PLACE_R16C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s0 PLACE_R25C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s0 PLACE_R27C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s0 PLACE_R23C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s0 PLACE_R25C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s1 PLACE_R17C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_30_s1 PLACE_R17C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_29_s1 PLACE_R17C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_28_s1 PLACE_R17C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_27_s1 PLACE_R17C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_26_s1 PLACE_R17C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_25_s1 PLACE_R15C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_24_s1 PLACE_R15C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s0 PLACE_R25C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s0 PLACE_R18C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s0 PLACE_R22C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s0 PLACE_R24C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n817_s0 PLACE_R18C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n818_s0 PLACE_R18C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n819_s0 PLACE_R18C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n820_s0 PLACE_R18C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_3_s0 PLACE_R20C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_2_s0 PLACE_R21C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_1_s0 PLACE_R20C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_0_s0 PLACE_R21C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_s0 PLACE_R21C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_s0 PLACE_R20C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_s0 PLACE_R20C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_s0 PLACE_R22C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_3_s0 PLACE_R21C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_2_s0 PLACE_R21C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_1_s0 PLACE_R20C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_0_s0 PLACE_R22C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s0 PLACE_R16C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_s0 PLACE_R14C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_s0 PLACE_R14C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_s0 PLACE_R15C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s0 PLACE_R24C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wptr_decoded_3_s0 PLACE_R16C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s0 PLACE_R21C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_s0 PLACE_R21C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_s0 PLACE_R18C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c_s0 PLACE_R16C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s0 PLACE_R21C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s0 PLACE_R15C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_s0 PLACE_R16C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s0 PLACE_R26C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_c_in_s0 PLACE_R15C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_8_s0 PLACE_R15C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_7_s0 PLACE_R14C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_6_s0 PLACE_R15C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_5_s0 PLACE_R13C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_4_s0 PLACE_R13C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_3_s0 PLACE_R13C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_2_s0 PLACE_R13C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_1_s0 PLACE_R15C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_1_s0 PLACE_R15C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_3_s0 PLACE_R13C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_5_s0 PLACE_R13C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_7_s0 PLACE_R14C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_8_s0 PLACE_R14C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_0_s0 PLACE_R15C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_s0 PLACE_R14C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_3_s0 PLACE_R15C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_s0 PLACE_R21C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s0 PLACE_R15C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_s0 PLACE_R15C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_s0 PLACE_R14C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s0 PLACE_R16C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/biu_dreq_s0 PLACE_R18C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s0 PLACE_R20C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/en_itcm_core_sync_s0 PLACE_R17C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s0 PLACE_R20C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_s0 PLACE_R23C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_primask_s0 PLACE_R24C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_first_phase_ex_s0 PLACE_R21C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/carry_in_ex_s0 PLACE_R18C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s0 PLACE_R18C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_1_s0 PLACE_R20C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_s0 PLACE_R17C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_s0 PLACE_R17C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_s0 PLACE_R18C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_1_s22 PLACE_R29C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_1_s22 PLACE_R29C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_2_s19 PLACE_R29C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_s19 PLACE_R29C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_s1 PLACE_R21C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex_1_s1 PLACE_R17C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex_0_s1 PLACE_R17C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s1 PLACE_R17C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s1 PLACE_R18C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s1 PLACE_R27C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s1 PLACE_R23C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s1 PLACE_R27C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s1 PLACE_R27C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s1 PLACE_R24C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_s1 PLACE_R24C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s1 PLACE_R23C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_s1 PLACE_R23C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_s1 PLACE_R14C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_s1 PLACE_R14C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_s1 PLACE_R14C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_s1 PLACE_R14C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_s1 PLACE_R14C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_s1 PLACE_R14C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s1 PLACE_R15C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_s1 PLACE_R15C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_s1 PLACE_R15C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_s1 PLACE_R15C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_1_s1 PLACE_R13C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_s1 PLACE_R13C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_3_s1 PLACE_R15C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt_0_s1 PLACE_R20C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt_1_s1 PLACE_R20C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s2 PLACE_R16C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s3 PLACE_R14C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s4 PLACE_R15C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s1 PLACE_R14C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s2 PLACE_R14C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s1 PLACE_R15C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s2 PLACE_R18C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s3 PLACE_R18C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s1 PLACE_R22C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_s1 PLACE_R21C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_s1 PLACE_R29C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s1 PLACE_R27C22[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_s1 PLACE_R26C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s1 PLACE_R25C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s2 PLACE_R24C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s1 PLACE_R24C21[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s2 PLACE_R23C21[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s1 PLACE_R24C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s2 PLACE_R26C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s1 PLACE_R24C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s2 PLACE_R24C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s1 PLACE_R27C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s2 PLACE_R23C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s1 PLACE_R27C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s2 PLACE_R26C21[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s1 PLACE_R29C18[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s2 PLACE_R25C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s1 PLACE_R29C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s2 PLACE_R27C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s1 PLACE_R29C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s2 PLACE_R25C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s1 PLACE_R26C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s2 PLACE_R27C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s1 PLACE_R23C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s3 PLACE_R29C18[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s1 PLACE_R29C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s2 PLACE_R26C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s1 PLACE_R26C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s2 PLACE_R25C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s1 PLACE_R25C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s2 PLACE_R27C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s1 PLACE_R24C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s2 PLACE_R23C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s3 PLACE_R27C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s1 PLACE_R26C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s2 PLACE_R24C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s1 PLACE_R14C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_s1 PLACE_R15C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s1 PLACE_R22C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_s1 PLACE_R21C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s1 PLACE_R18C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s1 PLACE_R18C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_s2 PLACE_R14C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s2 PLACE_R20C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s1 PLACE_R22C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s2 PLACE_R22C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s3 PLACE_R22C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s1 PLACE_R18C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s2 PLACE_R16C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s1 PLACE_R15C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s2 PLACE_R16C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s1 PLACE_R20C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s1 PLACE_R25C18[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s2 PLACE_R22C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s3 PLACE_R15C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s1 PLACE_R27C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s2 PLACE_R22C20[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s1 PLACE_R24C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s2 PLACE_R23C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s1 PLACE_R25C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s2 PLACE_R23C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s2 PLACE_R15C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s1 PLACE_R15C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s1 PLACE_R17C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s2 PLACE_R25C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s1 PLACE_R20C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s1 PLACE_R23C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s1 PLACE_R24C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_s1 PLACE_R21C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_s1 PLACE_R18C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_s1 PLACE_R20C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_s1 PLACE_R21C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s2 PLACE_R22C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s1 PLACE_R23C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s2 PLACE_R24C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s1 PLACE_R20C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s2 PLACE_R18C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_s1 PLACE_R21C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_s1 PLACE_R18C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c_s1 PLACE_R16C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c_s2 PLACE_R16C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s1 PLACE_R23C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s1 PLACE_R20C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s2 PLACE_R15C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_s1 PLACE_R16C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s1 PLACE_R22C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s1 PLACE_R21C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_s1 PLACE_R13C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_s1 PLACE_R13C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_s1 PLACE_R14C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_2_s1 PLACE_R14C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_s1 PLACE_R20C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_s2 PLACE_R18C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_s3 PLACE_R21C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s1 PLACE_R15C22[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s2 PLACE_R15C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_s1 PLACE_R13C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_s1 PLACE_R14C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s1 PLACE_R16C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s2 PLACE_R16C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s1 PLACE_R21C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s1 PLACE_R20C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s2 PLACE_R20C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_s1 PLACE_R23C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_primask_s1 PLACE_R25C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/carry_in_ex_s1 PLACE_R22C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s1 PLACE_R18C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s2 PLACE_R16C22[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s3 PLACE_R18C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_s1 PLACE_R18C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_s1 PLACE_R18C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_s2 PLACE_R21C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s2 PLACE_R16C18[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s2 PLACE_R16C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s2 PLACE_R27C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s2 PLACE_R25C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s2 PLACE_R25C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s2 PLACE_R26C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s2 PLACE_R24C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_s2 PLACE_R24C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s2 PLACE_R24C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_s2 PLACE_R23C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_s2 PLACE_R14C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_s2 PLACE_R14C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_s2 PLACE_R14C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_s2 PLACE_R14C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_s2 PLACE_R14C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_s2 PLACE_R14C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s2 PLACE_R15C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_s2 PLACE_R15C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_s2 PLACE_R15C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_s2 PLACE_R15C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s5 PLACE_R17C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s6 PLACE_R14C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s7 PLACE_R14C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s4 PLACE_R15C20[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s5 PLACE_R18C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s2 PLACE_R22C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s3 PLACE_R22C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s4 PLACE_R22C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s5 PLACE_R22C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_s2 PLACE_R21C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_s2 PLACE_R29C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s2 PLACE_R26C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s3 PLACE_R25C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s4 PLACE_R24C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s3 PLACE_R24C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s4 PLACE_R23C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s5 PLACE_R23C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s3 PLACE_R24C20[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s4 PLACE_R26C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s5 PLACE_R26C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s3 PLACE_R24C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s4 PLACE_R24C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s3 PLACE_R29C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s4 PLACE_R23C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s5 PLACE_R23C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s3 PLACE_R29C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s4 PLACE_R26C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s3 PLACE_R29C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s4 PLACE_R25C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s3 PLACE_R29C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s4 PLACE_R27C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s3 PLACE_R29C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s4 PLACE_R26C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s5 PLACE_R25C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s3 PLACE_R26C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s4 PLACE_R27C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s4 PLACE_R29C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s3 PLACE_R29C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s5 PLACE_R26C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s3 PLACE_R26C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s4 PLACE_R24C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s5 PLACE_R25C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s3 PLACE_R25C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s4 PLACE_R25C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s5 PLACE_R27C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s4 PLACE_R27C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s5 PLACE_R24C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s6 PLACE_R23C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s7 PLACE_R27C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s3 PLACE_R26C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s4 PLACE_R24C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s5 PLACE_R25C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s2 PLACE_R14C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s3 PLACE_R14C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s2 PLACE_R24C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s3 PLACE_R22C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s4 PLACE_R22C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s5 PLACE_R22C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_s2 PLACE_R20C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s3 PLACE_R15C21[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_s2 PLACE_R22C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s4 PLACE_R22C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s5 PLACE_R22C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s3 PLACE_R18C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s4 PLACE_R16C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s5 PLACE_R16C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s4 PLACE_R16C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s6 PLACE_R15C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s2 PLACE_R20C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s3 PLACE_R18C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s4 PLACE_R25C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s3 PLACE_R26C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s4 PLACE_R27C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s3 PLACE_R24C18[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s4 PLACE_R25C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s3 PLACE_R25C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s4 PLACE_R15C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s2 PLACE_R15C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s4 PLACE_R15C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s3 PLACE_R17C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s3 PLACE_R26C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s2 PLACE_R26C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s2 PLACE_R24C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s3 PLACE_R22C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s3 PLACE_R20C20[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s4 PLACE_R20C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s5 PLACE_R18C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s6 PLACE_R18C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s7 PLACE_R18C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s2 PLACE_R23C20[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s3 PLACE_R23C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s4 PLACE_R23C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s5 PLACE_R18C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s3 PLACE_R15C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s4 PLACE_R15C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s3 PLACE_R20C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s4 PLACE_R18C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s6 PLACE_R18C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_s3 PLACE_R22C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s3 PLACE_R16C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s3 PLACE_R16C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s4 PLACE_R16C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s3 PLACE_R23C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s4 PLACE_R27C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s3 PLACE_R25C21[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s3 PLACE_R25C18[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s3 PLACE_R26C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s3 PLACE_R24C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s10 PLACE_R17C21[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s6 PLACE_R15C22[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s8 PLACE_R17C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_s3 PLACE_R29C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s5 PLACE_R24C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s6 PLACE_R25C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s6 PLACE_R22C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s6 PLACE_R22C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s7 PLACE_R22C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s7 PLACE_R21C18[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s8 PLACE_R15C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s5 PLACE_R25C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s7 PLACE_R27C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s5 PLACE_R24C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s6 PLACE_R24C18[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s7 PLACE_R25C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s4 PLACE_R25C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s5 PLACE_R15C18[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s5 PLACE_R15C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s6 PLACE_R14C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s4 PLACE_R26C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s5 PLACE_R26C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s3 PLACE_R26C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s4 PLACE_R26C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s3 PLACE_R24C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s4 PLACE_R24C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s4 PLACE_R22C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s8 PLACE_R15C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s9 PLACE_R20C22[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s10 PLACE_R18C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s11 PLACE_R17C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s5 PLACE_R16C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s6 PLACE_R16C21[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s5 PLACE_R23C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s6 PLACE_R23C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s7 PLACE_R27C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s4 PLACE_R25C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s5 PLACE_R25C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s4 PLACE_R26C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s5 PLACE_R26C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s7 PLACE_R25C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s6 PLACE_R25C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s7 PLACE_R24C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s8 PLACE_R27C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s9 PLACE_R26C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s8 PLACE_R24C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s9 PLACE_R24C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s5 PLACE_R23C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s6 PLACE_R25C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s6 PLACE_R22C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s12 PLACE_R14C21[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s13 PLACE_R17C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s14 PLACE_R17C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s8 PLACE_R25C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s9 PLACE_R24C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s7 PLACE_R23C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s8 PLACE_R23C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s9 PLACE_R25C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s3 PLACE_R29C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s3 PLACE_R18C22[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex_1_s1 PLACE_R20C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s5 PLACE_R25C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s4 PLACE_R20C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s7 PLACE_R26C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_s2 PLACE_R13C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_s2 PLACE_R13C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_s2 PLACE_R14C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s4 PLACE_R20C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s6 PLACE_R14C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s2 PLACE_R21C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s4 PLACE_R29C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s11 PLACE_R25C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s10 PLACE_R26C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s10 PLACE_R16C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s7 PLACE_R22C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_s3 PLACE_R13C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_0_s2 PLACE_R13C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_s2 PLACE_R14C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_s2 PLACE_R14C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s8 PLACE_R14C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s11 PLACE_R27C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_s4 PLACE_R15C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s11 PLACE_R15C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/en_itcm_core_sync_s2 PLACE_R17C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s10 PLACE_R18C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex_s2 PLACE_R20C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_s5 PLACE_R14C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s5 PLACE_R20C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_s2 PLACE_R15C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_s2 PLACE_R14C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_s2 PLACE_R14C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s8 PLACE_R16C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s12 PLACE_R14C20[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s6 PLACE_R15C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_s3 PLACE_R17C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s7 PLACE_R16C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_s2 PLACE_R17C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s8 PLACE_R27C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s11 PLACE_R16C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s3 PLACE_R20C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s13 PLACE_R16C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s3 PLACE_R26C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s2 PLACE_R20C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s9 PLACE_R21C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_second32_ex_s1 PLACE_R21C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s2 PLACE_R21C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_de_s1 PLACE_R23C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_s3 PLACE_R23C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_de_s1 PLACE_R23C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s7 PLACE_R23C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s1 PLACE_R21C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s11 PLACE_R18C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_s1 PLACE_R14C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_ex_s1 PLACE_R21C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c_ex_s1 PLACE_R21C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_ex_s1 PLACE_R21C25[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex_0_s1 PLACE_R18C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3 PLACE_R21C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1161_s5 PLACE_R21C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s42_s2 PLACE_R29C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s45 PLACE_R29C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_s41_s2 PLACE_R29C20[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_2_s2 PLACE_R14C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_s41_s1 PLACE_R29C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s42_s1 PLACE_R29C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_9_s0 PLACE_R15C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_8_s0 PLACE_R15C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_7_s0 PLACE_R14C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_6_s0 PLACE_R21C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_5_s0 PLACE_R21C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_4_s0 PLACE_R21C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_3_s0 PLACE_R14C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_2_s0 PLACE_R20C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_1_s0 PLACE_R23C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_0_s0 PLACE_R24C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_2_s0 PLACE_R14C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_1_s0 PLACE_R20C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_0_s0 PLACE_R16C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_10_s0 PLACE_R15C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_s0 PLACE_R16C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/b_use_pc_s0 PLACE_R17C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s0 PLACE_R20C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s0 PLACE_R17C18[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_0_s0 PLACE_R21C22[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n509_s0 PLACE_R16C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n522_s0 PLACE_R14C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n544_s0 PLACE_R20C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n546_s0 PLACE_R14C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n550_s0 PLACE_R16C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n13_s10 PLACE_R21C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_1_s4 PLACE_R26C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_0_s12 PLACE_R17C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_2_s38 PLACE_R18C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_1_s36 PLACE_R18C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_0_s38 PLACE_R18C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s37 PLACE_R18C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sbit_ctl_de_0_s5 PLACE_R17C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_1_s1 PLACE_R17C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/pc_mask1_de_s1 PLACE_R16C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_s1 PLACE_R17C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_r_list_s1 PLACE_R17C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_s1 PLACE_R17C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_s1 PLACE_R16C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_half_s1 PLACE_R21C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_s1 PLACE_R17C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_s1 PLACE_R14C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_s1 PLACE_R17C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_1_s1 PLACE_R17C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_s1 PLACE_R16C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_s2 PLACE_R16C20[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/b_use_pc_s1 PLACE_R21C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/b_use_pc_s2 PLACE_R16C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s1 PLACE_R20C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s2 PLACE_R22C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s3 PLACE_R20C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s4 PLACE_R20C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s1 PLACE_R21C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s2 PLACE_R17C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s3 PLACE_R17C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_0_s1 PLACE_R21C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n544_s1 PLACE_R18C20[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n546_s1 PLACE_R14C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_0_s13 PLACE_R17C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_2_s40 PLACE_R18C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_2_s41 PLACE_R20C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_1_s37 PLACE_R20C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_1_s38 PLACE_R18C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_0_s39 PLACE_R18C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_0_s40 PLACE_R20C18[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s38 PLACE_R18C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s39 PLACE_R18C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_0_s2 PLACE_R26C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_0_s2 PLACE_R16C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_s2 PLACE_R17C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_s3 PLACE_R17C20[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_s2 PLACE_R17C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_s3 PLACE_R17C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_s4 PLACE_R17C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_s2 PLACE_R16C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_s2 PLACE_R17C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_s2 PLACE_R15C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_s2 PLACE_R17C18[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_s3 PLACE_R16C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_s4 PLACE_R16C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/b_use_pc_s3 PLACE_R16C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s5 PLACE_R18C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s6 PLACE_R20C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s7 PLACE_R21C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s4 PLACE_R21C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s5 PLACE_R21C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s6 PLACE_R18C18[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s7 PLACE_R20C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_0_s2 PLACE_R21C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_0_s3 PLACE_R20C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_2_s42 PLACE_R20C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_1_s39 PLACE_R20C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_1_s40 PLACE_R18C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_0_s41 PLACE_R18C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s40 PLACE_R18C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_s5 PLACE_R17C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_s3 PLACE_R17C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_s3 PLACE_R15C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_s5 PLACE_R16C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s8 PLACE_R20C18[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s9 PLACE_R20C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_2_s10 PLACE_R21C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s8 PLACE_R21C18[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s9 PLACE_R18C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_1_s10 PLACE_R18C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_0_s4 PLACE_R21C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_0_s5 PLACE_R21C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_0_s43 PLACE_R21C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s41 PLACE_R17C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_s6 PLACE_R17C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_0_s6 PLACE_R21C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n548_s1 PLACE_R20C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_0_s44 PLACE_R21C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_0_s2 PLACE_R17C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_0_s3 PLACE_R16C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_0_s3 PLACE_R17C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_2_s44 PLACE_R17C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ld_slow_de_s1 PLACE_R14C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_2_s45 PLACE_R18C18[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec_0_s0 PLACE_R27C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/mode_s0 PLACE_R29C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s0 PLACE_R26C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_7_s0 PLACE_R25C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_6_s0 PLACE_R25C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_5_s0 PLACE_R25C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_4_s0 PLACE_R25C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_3_s0 PLACE_R25C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_2_s0 PLACE_R25C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0_1_s0 PLACE_R26C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0_0_s0 PLACE_R26C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_ipsr_s0 PLACE_R25C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_5_s0 PLACE_R29C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_4_s0 PLACE_R29C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_3_s0 PLACE_R27C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_2_s0 PLACE_R27C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_1_s0 PLACE_R27C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_0_s0 PLACE_R27C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_tbit_reg_s0 PLACE_R27C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/inter_tbit_reg_s0 PLACE_R26C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_tbit_s0 PLACE_R27C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/primask_s0 PLACE_R24C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/last_instr_faulted_s0 PLACE_R15C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/fptr_align_s0 PLACE_R23C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s0 PLACE_R25C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe_s0 PLACE_R26C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0 PLACE_R21C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_3_s0 PLACE_R27C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_isb_de_s0 PLACE_R25C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de_s0 PLACE_R23C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de_s0 PLACE_R26C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_de_s0 PLACE_R25C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_de_s0 PLACE_R25C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de_s0 PLACE_R25C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_de_s0 PLACE_R26C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_de_s0 PLACE_R25C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_de_s0 PLACE_R25C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/rst_fptr_align_de_s0 PLACE_R26C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de_s0 PLACE_R25C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_ex_s0 PLACE_R23C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_ex_s0 PLACE_R26C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_ex_s0 PLACE_R25C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_s0 PLACE_R25C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex_s0 PLACE_R25C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_ex_s0 PLACE_R26C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_ex_s0 PLACE_R26C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex_s0 PLACE_R25C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4_s0 PLACE_R29C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3_s0 PLACE_R26C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_2_s0 PLACE_R26C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1_s0 PLACE_R26C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0_s0 PLACE_R26C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_taken_s0 PLACE_R23C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_s0 PLACE_R23C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/int_fault_ex_s0 PLACE_R24C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_s0 PLACE_R27C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s1 PLACE_R29C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s0 PLACE_R24C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s0 PLACE_R27C25[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n169_s0 PLACE_R29C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n179_s0 PLACE_R23C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_ipsr_ret_s0 PLACE_R25C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_s0 PLACE_R25C26[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/tbit_s0 PLACE_R27C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_s0 PLACE_R24C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_fptr_align_s0 PLACE_R23C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_s0 PLACE_R23C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n339_s0 PLACE_R25C26[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n353_s0 PLACE_R26C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_s0 PLACE_R23C27[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_mask_sp_ex_s0 PLACE_R23C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s41 PLACE_R29C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s42 PLACE_R27C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s43 PLACE_R26C25[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s2 PLACE_R26C27[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s3 PLACE_R29C25[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s2 PLACE_R25C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_isb_s38 PLACE_R25C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_s36 PLACE_R26C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_s36 PLACE_R25C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_s37 PLACE_R29C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_s38 PLACE_R25C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/ipsr_2_s1 PLACE_R25C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/ipsr_3_s1 PLACE_R25C28[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/ipsr_4_s1 PLACE_R25C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/ipsr_0_s1 PLACE_R25C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/ipsr_1_s1 PLACE_R25C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s1 PLACE_R24C25[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s2 PLACE_R27C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s1 PLACE_R23C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s2 PLACE_R27C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n169_s1 PLACE_R29C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_s1 PLACE_R25C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_s1 PLACE_R24C26[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_s1 PLACE_R29C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s42 PLACE_R29C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s43 PLACE_R29C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s43 PLACE_R27C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s44 PLACE_R27C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s44 PLACE_R27C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s45 PLACE_R26C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s48 PLACE_R26C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s49 PLACE_R26C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s3 PLACE_R26C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s4 PLACE_R18C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s3 PLACE_R25C25[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s55 PLACE_R27C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s56 PLACE_R26C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_s41 PLACE_R24C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_s42 PLACE_R25C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp_s37 PLACE_R26C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_s20 PLACE_R23C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_s38 PLACE_R27C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s3 PLACE_R24C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s4 PLACE_R24C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s5 PLACE_R25C25[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s6 PLACE_R31C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s7 PLACE_R27C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s9 PLACE_R27C26[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s45 PLACE_R27C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s46 PLACE_R27C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s50 PLACE_R26C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s57 PLACE_R27C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s58 PLACE_R26C26[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s10 PLACE_R24C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s11 PLACE_R24C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s12 PLACE_R21C20[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s14 PLACE_R24C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s15 PLACE_R23C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s16 PLACE_R25C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s17 PLACE_R25C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s18 PLACE_R24C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s19 PLACE_R24C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s20 PLACE_R15C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s21 PLACE_R24C25[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s22 PLACE_R24C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s23 PLACE_R24C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s24 PLACE_R23C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr_s1 PLACE_R25C27[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_s37 PLACE_R25C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_s21 PLACE_R26C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_s37 PLACE_R26C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_s20 PLACE_R25C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp_s38 PLACE_R23C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s25 PLACE_R24C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_s37 PLACE_R25C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_s43 PLACE_R25C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s26 PLACE_R27C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_s38 PLACE_R25C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s59 PLACE_R26C26[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s51 PLACE_R26C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n314_s4 PLACE_R29C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_s3 PLACE_R27C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/sint_0_s PLACE_R29C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/sint_1_s PLACE_R29C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/sint_2_s PLACE_R29C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_30_s0 PLACE_R13C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_29_s0 PLACE_R13C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_28_s0 PLACE_R13C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_27_s0 PLACE_R13C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_26_s0 PLACE_R13C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_25_s0 PLACE_R13C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_24_s0 PLACE_R13C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_23_s0 PLACE_R13C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_22_s0 PLACE_R13C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_21_s0 PLACE_R13C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_20_s0 PLACE_R13C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_19_s0 PLACE_R14C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_18_s0 PLACE_R25C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_17_s0 PLACE_R25C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_16_s0 PLACE_R25C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_15_s0 PLACE_R25C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_14_s0 PLACE_R26C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_13_s0 PLACE_R26C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_12_s0 PLACE_R26C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_11_s0 PLACE_R26C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_10_s0 PLACE_R26C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_9_s0 PLACE_R25C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_8_s0 PLACE_R25C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_7_s0 PLACE_R20C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_6_s0 PLACE_R17C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_5_s0 PLACE_R18C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_4_s0 PLACE_R17C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_3_s0 PLACE_R18C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_2_s0 PLACE_R18C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_1_s0 PLACE_R26C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0_s0 PLACE_R26C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_31_s0 PLACE_R14C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_30_s0 PLACE_R15C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_29_s0 PLACE_R15C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_28_s0 PLACE_R17C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_27_s0 PLACE_R17C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_26_s0 PLACE_R16C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_25_s0 PLACE_R16C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_24_s0 PLACE_R15C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_23_s0 PLACE_R17C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_22_s0 PLACE_R16C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_21_s0 PLACE_R16C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_20_s0 PLACE_R16C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_19_s0 PLACE_R15C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_18_s0 PLACE_R15C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_17_s0 PLACE_R15C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_16_s0 PLACE_R15C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_15_s0 PLACE_R16C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_14_s0 PLACE_R15C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_13_s0 PLACE_R17C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_12_s0 PLACE_R15C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_11_s0 PLACE_R15C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_10_s0 PLACE_R15C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_9_s0 PLACE_R16C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_8_s0 PLACE_R16C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_7_s0 PLACE_R14C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_6_s0 PLACE_R13C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_5_s0 PLACE_R13C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_4_s0 PLACE_R13C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_3_s0 PLACE_R14C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_2_s0 PLACE_R13C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_1_s0 PLACE_R14C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_0_s0 PLACE_R13C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_1_s0 PLACE_R17C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0_s0 PLACE_R17C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n_flag_s0 PLACE_R22C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_wf_s0 PLACE_R24C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_s0 PLACE_R22C44[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_z_s0 PLACE_R24C44[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/c_flag_wf_s0 PLACE_R22C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/c_flag_mux_s0 PLACE_R22C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_c_s0 PLACE_R22C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_wf_s0 PLACE_R21C44[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_au_s0 PLACE_R21C43[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_v_s0 PLACE_R21C44[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_30_s0 PLACE_R15C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_29_s0 PLACE_R15C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_28_s0 PLACE_R16C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_27_s0 PLACE_R15C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_26_s0 PLACE_R15C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_25_s0 PLACE_R15C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_24_s0 PLACE_R15C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_23_s0 PLACE_R15C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_22_s0 PLACE_R15C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_21_s0 PLACE_R16C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_20_s0 PLACE_R17C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_19_s0 PLACE_R15C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_18_s0 PLACE_R17C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_17_s0 PLACE_R17C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_16_s0 PLACE_R17C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_15_s0 PLACE_R16C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_14_s0 PLACE_R18C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_13_s0 PLACE_R17C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_12_s0 PLACE_R17C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_11_s0 PLACE_R17C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_10_s0 PLACE_R17C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_9_s0 PLACE_R16C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_8_s0 PLACE_R15C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_7_s0 PLACE_R14C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_6_s0 PLACE_R14C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_5_s0 PLACE_R13C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_4_s0 PLACE_R13C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_3_s0 PLACE_R13C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_2_s0 PLACE_R13C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_1_s0 PLACE_R13C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_31_s0 PLACE_R14C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_30_s0 PLACE_R13C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_29_s0 PLACE_R13C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_28_s0 PLACE_R13C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_27_s0 PLACE_R13C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_26_s0 PLACE_R14C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_25_s0 PLACE_R14C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_24_s0 PLACE_R13C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_23_s0 PLACE_R14C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_22_s0 PLACE_R15C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_21_s0 PLACE_R15C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_20_s0 PLACE_R16C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_19_s0 PLACE_R18C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_18_s0 PLACE_R17C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_17_s0 PLACE_R17C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_16_s0 PLACE_R17C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_15_s0 PLACE_R18C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_14_s0 PLACE_R17C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_13_s0 PLACE_R18C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_12_s0 PLACE_R16C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_11_s0 PLACE_R18C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_10_s0 PLACE_R18C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_9_s0 PLACE_R14C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_8_s0 PLACE_R14C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_7_s0 PLACE_R14C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_6_s0 PLACE_R14C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_5_s0 PLACE_R14C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_4_s0 PLACE_R13C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_3_s0 PLACE_R14C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_2_s0 PLACE_R13C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_31_s0 PLACE_R25C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_31_s0 PLACE_R14C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_30_s5 PLACE_R21C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_29_s5 PLACE_R14C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_28_s5 PLACE_R15C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_27_s5 PLACE_R21C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_26_s5 PLACE_R20C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_25_s5 PLACE_R13C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_24_s5 PLACE_R13C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_22_s5 PLACE_R20C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_21_s5 PLACE_R21C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_20_s5 PLACE_R20C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_19_s5 PLACE_R21C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_18_s5 PLACE_R20C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_17_s5 PLACE_R21C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_16_s5 PLACE_R21C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_14_s5 PLACE_R18C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_13_s5 PLACE_R21C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_12_s5 PLACE_R20C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_11_s5 PLACE_R21C28[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_10_s5 PLACE_R21C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_9_s5 PLACE_R21C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_8_s5 PLACE_R21C28[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_6_s5 PLACE_R21C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_5_s5 PLACE_R17C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_4_s5 PLACE_R18C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_3_s5 PLACE_R18C28[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_2_s5 PLACE_R21C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_1_s5 PLACE_R14C28[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_0_s5 PLACE_R18C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s21 PLACE_R17C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s22 PLACE_R21C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s23 PLACE_R18C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s24 PLACE_R14C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3 PLACE_R22C44[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3_s1 PLACE_R22C44[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3_s2 PLACE_R22C44[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_0_s0 PLACE_R25C27[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_1_s0 PLACE_R25C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_31_s0 PLACE_R20C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_30_s0 PLACE_R20C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_29_s0 PLACE_R20C37[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_28_s0 PLACE_R20C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_27_s0 PLACE_R20C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_26_s0 PLACE_R20C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_25_s0 PLACE_R18C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_24_s0 PLACE_R18C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_23_s0 PLACE_R18C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_22_s0 PLACE_R18C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_21_s0 PLACE_R18C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_20_s0 PLACE_R20C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_19_s0 PLACE_R18C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_18_s0 PLACE_R20C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_17_s0 PLACE_R20C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_16_s0 PLACE_R20C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_15_s0 PLACE_R20C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_14_s0 PLACE_R18C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_13_s0 PLACE_R20C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_12_s0 PLACE_R20C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_11_s0 PLACE_R20C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_10_s0 PLACE_R20C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_9_s0 PLACE_R20C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_8_s0 PLACE_R20C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_7_s0 PLACE_R17C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_6_s0 PLACE_R20C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_5_s0 PLACE_R18C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_4_s0 PLACE_R18C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_3_s0 PLACE_R18C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_s0 PLACE_R20C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_s0 PLACE_R20C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_s1 PLACE_R17C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_s1 PLACE_R17C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_s1 PLACE_R18C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_s1 PLACE_R16C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_s1 PLACE_R18C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_s1 PLACE_R18C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_s1 PLACE_R18C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_s1 PLACE_R18C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_s1 PLACE_R18C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_s1 PLACE_R17C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_s1 PLACE_R17C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_s1 PLACE_R17C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_s1 PLACE_R15C34[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_s1 PLACE_R16C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_s1 PLACE_R15C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_s1 PLACE_R15C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_s1 PLACE_R18C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_s1 PLACE_R18C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_s1 PLACE_R22C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_s1 PLACE_R21C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_s1 PLACE_R20C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_s1 PLACE_R17C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_s1 PLACE_R21C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_s1 PLACE_R20C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_s1 PLACE_R16C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_s1 PLACE_R24C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_s1 PLACE_R20C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_s1 PLACE_R21C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_s1 PLACE_R20C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s1 PLACE_R24C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_s1 PLACE_R18C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_0_s1 PLACE_R18C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rdata_mux_ctl_ex_1_s0 PLACE_R16C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_31_s0 PLACE_R22C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_30_s0 PLACE_R22C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_29_s0 PLACE_R20C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_28_s0 PLACE_R21C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_27_s0 PLACE_R22C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_26_s0 PLACE_R22C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_25_s0 PLACE_R22C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_24_s0 PLACE_R22C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_23_s0 PLACE_R18C34[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_22_s0 PLACE_R18C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_21_s0 PLACE_R18C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_20_s0 PLACE_R18C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_19_s0 PLACE_R15C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_18_s0 PLACE_R15C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_17_s0 PLACE_R15C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_16_s0 PLACE_R15C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_15_s0 PLACE_R16C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_14_s0 PLACE_R15C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_13_s0 PLACE_R16C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_12_s0 PLACE_R16C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_11_s0 PLACE_R15C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_10_s0 PLACE_R16C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_9_s0 PLACE_R16C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_8_s0 PLACE_R16C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_7_s0 PLACE_R16C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_6_s0 PLACE_R15C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_5_s0 PLACE_R16C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_4_s0 PLACE_R16C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_3_s0 PLACE_R15C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_2_s0 PLACE_R15C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_1_s0 PLACE_R15C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_0_s0 PLACE_R15C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1257_s0 PLACE_R26C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1325_s0 PLACE_R16C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1327_s0 PLACE_R13C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex_1_s0 PLACE_R22C44[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex_0_s0 PLACE_R22C44[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s0 PLACE_R22C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_31_s0 PLACE_R14C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_30_s0 PLACE_R16C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_29_s0 PLACE_R16C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_28_s0 PLACE_R16C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_27_s0 PLACE_R15C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_26_s0 PLACE_R16C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_25_s0 PLACE_R15C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_24_s0 PLACE_R15C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_23_s0 PLACE_R15C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_22_s0 PLACE_R15C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_21_s0 PLACE_R16C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_20_s0 PLACE_R17C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_19_s0 PLACE_R18C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_18_s0 PLACE_R18C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_17_s0 PLACE_R17C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_16_s0 PLACE_R17C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_15_s0 PLACE_R18C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_14_s0 PLACE_R17C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_13_s0 PLACE_R18C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_12_s0 PLACE_R16C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_11_s0 PLACE_R18C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_10_s0 PLACE_R18C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_9_s0 PLACE_R14C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_8_s0 PLACE_R14C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_7_s0 PLACE_R14C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_6_s0 PLACE_R14C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_5_s0 PLACE_R14C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_4_s0 PLACE_R13C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_3_s0 PLACE_R14C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_2_s0 PLACE_R13C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s0 PLACE_R14C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s0 PLACE_R15C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_s0 PLACE_R15C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s0 PLACE_R16C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_s0 PLACE_R15C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_s0 PLACE_R15C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s0 PLACE_R15C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_s0 PLACE_R15C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s0 PLACE_R15C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_s0 PLACE_R15C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_s0 PLACE_R16C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_s0 PLACE_R17C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_s0 PLACE_R15C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s0 PLACE_R17C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_s0 PLACE_R17C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_s0 PLACE_R17C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_s0 PLACE_R16C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s0 PLACE_R18C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_s0 PLACE_R17C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_s0 PLACE_R17C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_s0 PLACE_R17C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_s0 PLACE_R17C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_s0 PLACE_R16C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_s0 PLACE_R15C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_s0 PLACE_R14C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_s0 PLACE_R14C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_s0 PLACE_R13C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_s0 PLACE_R13C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_s0 PLACE_R13C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_2_s0 PLACE_R13C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_1_s0 PLACE_R13C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3_s3 PLACE_R22C44[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s3 PLACE_R18C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s3 PLACE_R17C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s3 PLACE_R18C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s3 PLACE_R17C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s3 PLACE_R17C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s3 PLACE_R18C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s3 PLACE_R18C29[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s3 PLACE_R18C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s4 PLACE_R14C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s4 PLACE_R15C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s4 PLACE_R15C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s4 PLACE_R17C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s4 PLACE_R17C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s4 PLACE_R16C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s4 PLACE_R16C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s4 PLACE_R15C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s4 PLACE_R17C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_s4 PLACE_R16C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_s4 PLACE_R16C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_s4 PLACE_R16C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_s4 PLACE_R15C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_s4 PLACE_R15C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_s4 PLACE_R15C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s4 PLACE_R15C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_s4 PLACE_R16C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s4 PLACE_R15C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s4 PLACE_R17C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s4 PLACE_R15C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s4 PLACE_R15C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s4 PLACE_R15C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_s4 PLACE_R16C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_s4 PLACE_R16C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_s4 PLACE_R14C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_s4 PLACE_R13C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_s4 PLACE_R13C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_s4 PLACE_R13C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_s4 PLACE_R14C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_s4 PLACE_R13C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_s4 PLACE_R14C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_0_s1 PLACE_R20C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3_s4 PLACE_R22C44[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3_s5 PLACE_R22C44[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3_s6 PLACE_R22C44[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_0_s1 PLACE_R26C27[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_0_s2 PLACE_R25C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_s1 PLACE_R20C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_s1 PLACE_R20C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_s2 PLACE_R17C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_s2 PLACE_R17C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_s2 PLACE_R18C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_s2 PLACE_R16C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_s2 PLACE_R18C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_s2 PLACE_R18C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_s2 PLACE_R18C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_s2 PLACE_R18C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_s2 PLACE_R18C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_s2 PLACE_R17C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_s2 PLACE_R17C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_s2 PLACE_R17C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_s2 PLACE_R15C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_s2 PLACE_R16C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_s2 PLACE_R15C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_s2 PLACE_R15C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_s2 PLACE_R18C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_s2 PLACE_R18C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_s2 PLACE_R20C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_s2 PLACE_R20C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_s2 PLACE_R20C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_s2 PLACE_R17C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_s2 PLACE_R20C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_s2 PLACE_R20C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_s2 PLACE_R16C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_s2 PLACE_R20C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_s2 PLACE_R18C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_s2 PLACE_R18C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_s2 PLACE_R18C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s2 PLACE_R20C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_s2 PLACE_R18C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s1 PLACE_R25C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s1 PLACE_R25C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s1 PLACE_R23C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s1 PLACE_R22C34[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s1 PLACE_R23C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s1 PLACE_R22C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s1 PLACE_R24C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s1 PLACE_R21C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s2 PLACE_R25C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s1 PLACE_R25C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s1 PLACE_R25C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s1 PLACE_R22C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s1 PLACE_R17C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s1 PLACE_R21C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s1 PLACE_R20C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s1 PLACE_R18C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s1 PLACE_R22C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s1 PLACE_R20C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s1 PLACE_R20C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s1 PLACE_R21C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s1 PLACE_R18C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s1 PLACE_R22C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s1 PLACE_R20C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s1 PLACE_R22C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_31_s1 PLACE_R22C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_31_s2 PLACE_R17C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_30_s1 PLACE_R23C34[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_30_s2 PLACE_R17C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_29_s1 PLACE_R20C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_29_s2 PLACE_R17C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_28_s1 PLACE_R21C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_28_s2 PLACE_R17C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_27_s1 PLACE_R22C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_26_s1 PLACE_R23C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_25_s1 PLACE_R22C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_24_s1 PLACE_R22C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_24_s2 PLACE_R16C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_15_s1 PLACE_R16C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_14_s1 PLACE_R15C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_13_s1 PLACE_R16C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_12_s1 PLACE_R16C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_11_s1 PLACE_R15C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_10_s1 PLACE_R16C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_9_s1 PLACE_R16C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_9_s2 PLACE_R16C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_8_s1 PLACE_R16C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_5_s1 PLACE_R14C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_4_s1 PLACE_R14C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_3_s1 PLACE_R14C29[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_2_s1 PLACE_R14C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_0_s1 PLACE_R15C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1325_s1 PLACE_R16C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1327_s1 PLACE_R13C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1327_s2 PLACE_R16C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s1 PLACE_R22C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s2 PLACE_R22C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_31_s1 PLACE_R14C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_30_s1 PLACE_R14C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_29_s1 PLACE_R15C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_28_s1 PLACE_R16C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_27_s1 PLACE_R13C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_26_s1 PLACE_R14C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_25_s1 PLACE_R14C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_24_s1 PLACE_R15C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_23_s1 PLACE_R15C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_22_s1 PLACE_R15C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_21_s1 PLACE_R16C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_20_s1 PLACE_R17C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_19_s1 PLACE_R18C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_18_s1 PLACE_R17C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_17_s1 PLACE_R17C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_16_s1 PLACE_R17C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_15_s1 PLACE_R18C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_14_s1 PLACE_R17C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_13_s1 PLACE_R17C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_13_s2 PLACE_R18C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_12_s1 PLACE_R16C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_11_s1 PLACE_R17C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_11_s2 PLACE_R18C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_10_s2 PLACE_R18C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_9_s1 PLACE_R14C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_8_s1 PLACE_R14C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_7_s1 PLACE_R14C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_6_s1 PLACE_R14C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_6_s2 PLACE_R14C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_5_s1 PLACE_R14C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_4_s1 PLACE_R13C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_3_s1 PLACE_R14C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_3_s2 PLACE_R14C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_2_s1 PLACE_R13C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s1 PLACE_R14C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s1 PLACE_R15C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_s1 PLACE_R15C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s1 PLACE_R16C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_s1 PLACE_R15C42[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_s1 PLACE_R15C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s1 PLACE_R15C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_s1 PLACE_R15C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s1 PLACE_R15C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_s1 PLACE_R15C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_s1 PLACE_R16C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_s1 PLACE_R16C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_s1 PLACE_R15C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s1 PLACE_R17C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_s1 PLACE_R17C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_s1 PLACE_R17C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_s1 PLACE_R16C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s1 PLACE_R17C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_s1 PLACE_R16C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_s1 PLACE_R17C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_s1 PLACE_R15C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_s1 PLACE_R14C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_s1 PLACE_R14C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_s1 PLACE_R13C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_s1 PLACE_R13C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_s1 PLACE_R13C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s5 PLACE_R18C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s4 PLACE_R17C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s4 PLACE_R18C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s4 PLACE_R17C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s4 PLACE_R17C29[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s4 PLACE_R18C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s4 PLACE_R18C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s4 PLACE_R18C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s5 PLACE_R15C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s6 PLACE_R15C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s5 PLACE_R15C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s5 PLACE_R15C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s5 PLACE_R17C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s5 PLACE_R17C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s5 PLACE_R17C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s5 PLACE_R17C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s5 PLACE_R17C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s5 PLACE_R17C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_s5 PLACE_R17C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_s5 PLACE_R17C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_s5 PLACE_R16C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_s5 PLACE_R15C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_s5 PLACE_R15C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_s5 PLACE_R13C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s5 PLACE_R15C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_s5 PLACE_R16C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s5 PLACE_R15C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s5 PLACE_R16C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s5 PLACE_R16C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s5 PLACE_R16C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s5 PLACE_R16C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_s5 PLACE_R16C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_s5 PLACE_R16C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_s5 PLACE_R13C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_s5 PLACE_R13C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_s5 PLACE_R13C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_s5 PLACE_R13C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_s5 PLACE_R14C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_s5 PLACE_R13C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_s5 PLACE_R14C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s2 PLACE_R21C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s3 PLACE_R21C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s4 PLACE_R21C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s5 PLACE_R21C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s2 PLACE_R26C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s3 PLACE_R25C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s4 PLACE_R24C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s5 PLACE_R24C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_0_s3 PLACE_R26C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_0_s4 PLACE_R22C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s3 PLACE_R22C28[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s4 PLACE_R17C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s2 PLACE_R22C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s2 PLACE_R21C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s2 PLACE_R18C28[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s2 PLACE_R22C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s2 PLACE_R17C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s2 PLACE_R18C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s2 PLACE_R18C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s3 PLACE_R25C28[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s2 PLACE_R25C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s2 PLACE_R25C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s2 PLACE_R22C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s2 PLACE_R17C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s2 PLACE_R21C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s2 PLACE_R20C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s2 PLACE_R18C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s2 PLACE_R22C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s2 PLACE_R20C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s2 PLACE_R20C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s2 PLACE_R21C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s2 PLACE_R18C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s2 PLACE_R22C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s2 PLACE_R20C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s2 PLACE_R22C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_31_s3 PLACE_R23C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_31_s4 PLACE_R14C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_30_s3 PLACE_R23C34[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_30_s4 PLACE_R24C44[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_29_s3 PLACE_R20C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_28_s3 PLACE_R21C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_28_s4 PLACE_R21C44[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_27_s2 PLACE_R22C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_26_s2 PLACE_R23C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_25_s2 PLACE_R22C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_24_s3 PLACE_R22C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_1_s2 PLACE_R14C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_0_s2 PLACE_R24C27[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1327_s3 PLACE_R16C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s3 PLACE_R22C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s4 PLACE_R23C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_31_s3 PLACE_R14C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_31_s4 PLACE_R14C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_31_s5 PLACE_R30C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_30_s2 PLACE_R13C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_29_s2 PLACE_R13C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_28_s2 PLACE_R13C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_27_s2 PLACE_R13C42[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_26_s2 PLACE_R14C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_25_s2 PLACE_R14C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_24_s2 PLACE_R13C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_23_s2 PLACE_R14C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_22_s2 PLACE_R15C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_21_s2 PLACE_R15C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_20_s2 PLACE_R16C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_19_s2 PLACE_R18C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_18_s2 PLACE_R17C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_17_s2 PLACE_R17C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_16_s2 PLACE_R17C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_15_s2 PLACE_R18C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_14_s2 PLACE_R17C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_13_s3 PLACE_R15C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_12_s2 PLACE_R16C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_9_s2 PLACE_R15C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_8_s2 PLACE_R15C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_7_s2 PLACE_R14C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_5_s2 PLACE_R14C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_4_s2 PLACE_R13C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_2_s2 PLACE_R13C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s2 PLACE_R15C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s3 PLACE_R16C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_s2 PLACE_R15C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s2 PLACE_R16C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s3 PLACE_R16C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s4 PLACE_R16C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s2 PLACE_R15C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_s2 PLACE_R16C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_s2 PLACE_R17C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_s2 PLACE_R15C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s6 PLACE_R17C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s6 PLACE_R21C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s7 PLACE_R21C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s8 PLACE_R20C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s9 PLACE_R21C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s10 PLACE_R20C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s11 PLACE_R21C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s6 PLACE_R26C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s8 PLACE_R26C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s9 PLACE_R25C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s10 PLACE_R24C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s11 PLACE_R24C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s12 PLACE_R25C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s13 PLACE_R24C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s14 PLACE_R24C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_0_s5 PLACE_R24C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s5 PLACE_R22C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s6 PLACE_R17C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s7 PLACE_R17C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s3 PLACE_R22C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s3 PLACE_R21C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s3 PLACE_R18C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s3 PLACE_R22C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s3 PLACE_R17C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s3 PLACE_R18C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s3 PLACE_R18C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s5 PLACE_R25C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s6 PLACE_R24C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s5 PLACE_R16C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s12 PLACE_R21C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s13 PLACE_R21C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s14 PLACE_R21C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s15 PLACE_R21C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s16 PLACE_R21C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1607_s17 PLACE_R21C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s15 PLACE_R25C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s16 PLACE_R24C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s17 PLACE_R26C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s19 PLACE_R23C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s20 PLACE_R24C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_0_s6 PLACE_R25C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s7 PLACE_R26C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s21 PLACE_R23C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_31_s6 PLACE_R30C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s6 PLACE_R16C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_s2 PLACE_R15C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_0_s2 PLACE_R26C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s22 PLACE_R25C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s5 PLACE_R25C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s10 PLACE_R25C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s5 PLACE_R25C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s5 PLACE_R26C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s5 PLACE_R26C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s5 PLACE_R26C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s5 PLACE_R26C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s5 PLACE_R26C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1609_s23 PLACE_R26C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s11 PLACE_R17C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s7 PLACE_R17C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_16_s2 PLACE_R15C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_17_s2 PLACE_R15C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_18_s2 PLACE_R15C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_19_s2 PLACE_R15C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_20_s2 PLACE_R18C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_21_s2 PLACE_R18C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_22_s2 PLACE_R18C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_23_s2 PLACE_R18C34[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_int_10_s3 PLACE_R17C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s3 PLACE_R25C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s3 PLACE_R13C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s3 PLACE_R13C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s3 PLACE_R13C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s3 PLACE_R13C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s3 PLACE_R13C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s3 PLACE_R13C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s3 PLACE_R13C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s3 PLACE_R13C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s3 PLACE_R13C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s3 PLACE_R13C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s3 PLACE_R13C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s3 PLACE_R14C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s3 PLACE_R25C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s3 PLACE_R25C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s4 PLACE_R25C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_s2 PLACE_R15C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_s2 PLACE_R15C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_5_s3 PLACE_R14C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_31_s6 PLACE_R17C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/wdata_mux_out_l_1_s3 PLACE_R14C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s24_s1 PLACE_R14C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s24_s2 PLACE_R14C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_30_s5_s1 PLACE_R21C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_30_s5_s2 PLACE_R21C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_29_s5_s1 PLACE_R14C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_29_s5_s2 PLACE_R14C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_28_s5_s1 PLACE_R15C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_28_s5_s2 PLACE_R15C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_27_s5_s1 PLACE_R21C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_27_s5_s2 PLACE_R21C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_26_s5_s1 PLACE_R20C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_26_s5_s2 PLACE_R20C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_25_s5_s1 PLACE_R13C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_25_s5_s2 PLACE_R13C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_24_s5_s1 PLACE_R13C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_24_s5_s2 PLACE_R13C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s23_s1 PLACE_R18C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s23_s2 PLACE_R18C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_22_s5_s1 PLACE_R20C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_22_s5_s2 PLACE_R20C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_21_s5_s1 PLACE_R21C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_21_s5_s2 PLACE_R21C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_20_s5_s1 PLACE_R20C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_20_s5_s2 PLACE_R20C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_19_s5_s1 PLACE_R21C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_19_s5_s2 PLACE_R21C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_18_s5_s1 PLACE_R20C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_18_s5_s2 PLACE_R20C29[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_17_s5_s1 PLACE_R21C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_17_s5_s2 PLACE_R21C29[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_16_s5_s1 PLACE_R21C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_16_s5_s2 PLACE_R21C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s22_s1 PLACE_R21C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s22_s2 PLACE_R21C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_14_s5_s1 PLACE_R18C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_14_s5_s2 PLACE_R18C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_13_s5_s1 PLACE_R21C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_13_s5_s2 PLACE_R21C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_12_s5_s1 PLACE_R20C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_12_s5_s2 PLACE_R20C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_11_s5_s1 PLACE_R21C28[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_11_s5_s2 PLACE_R21C28[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_10_s5_s1 PLACE_R21C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_10_s5_s2 PLACE_R21C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_9_s5_s1 PLACE_R21C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_9_s5_s2 PLACE_R21C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_8_s5_s1 PLACE_R21C28[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_8_s5_s2 PLACE_R21C28[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s21_s1 PLACE_R17C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_7_s21_s2 PLACE_R17C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_6_s5_s1 PLACE_R21C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_6_s5_s2 PLACE_R21C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_5_s5_s1 PLACE_R17C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_5_s5_s2 PLACE_R17C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_4_s5_s1 PLACE_R18C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_4_s5_s2 PLACE_R18C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_3_s5_s1 PLACE_R18C28[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_3_s5_s2 PLACE_R18C28[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_2_s5_s1 PLACE_R21C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_2_s5_s2 PLACE_R21C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_1_s5_s1 PLACE_R14C28[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_1_s5_s2 PLACE_R14C28[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_0_s5_s1 PLACE_R18C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_0_s5_s2 PLACE_R18C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_2_s0 PLACE_R21C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0 PLACE_R20C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_0_s0 PLACE_R21C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_3_s0 PLACE_R21C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_2_s0 PLACE_R21C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_1_s0 PLACE_R20C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0 PLACE_R22C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_3_s0 PLACE_R20C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s PLACE_R24C27
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s PLACE_R23C28
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s PLACE_R24C28
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s PLACE_R23C29
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s PLACE_R24C29
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s PLACE_R23C30
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s PLACE_R24C30
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s PLACE_R24C31
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0 PLACE_R23C31
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s0 PLACE_R23C32
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s0 PLACE_R24C32
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s0 PLACE_R23C33
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s0 PLACE_R24C33
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s0 PLACE_R23C34
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s0 PLACE_R24C34
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s0 PLACE_R23C35
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/w_u_fault_s0 PLACE_R18C43[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg_30_s0 PLACE_R30C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg_29_s0 PLACE_R30C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0 PLACE_R18C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_s0 PLACE_R18C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_s0 PLACE_R17C43[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/irack_s0 PLACE_R17C43[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_s0 PLACE_R17C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack_s0 PLACE_R16C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_1_s0 PLACE_R30C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault_s0 PLACE_R18C43[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_irack_s0 PLACE_R17C43[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_itcm_sel_s0 PLACE_R18C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s0 PLACE_R17C43[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_drack_s0 PLACE_R17C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dwack_s0 PLACE_R16C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_0_s0 PLACE_R16C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_1_s0 PLACE_R17C43[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_2_s0 PLACE_R17C44[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_3_s0 PLACE_R17C44[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/ITCMBYTEWR_0_s0 PLACE_R17C43[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/ITCMBYTEWR_1_s0 PLACE_R17C43[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/ITCMBYTEWR_2_s0 PLACE_R17C44[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/ITCMBYTEWR_3_s0 PLACE_R17C44[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_0_s1 PLACE_R26C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_1_s1 PLACE_R26C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault_s1 PLACE_R17C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_itcm_sel_s1 PLACE_R18C43[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_itcm_sel_s2 PLACE_R17C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_0_s1 PLACE_R17C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_1_s1 PLACE_R17C43[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_2_s1 PLACE_R17C44[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_3_s1 PLACE_R17C44[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_0_s2 PLACE_R26C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_itcm_sel_s3 PLACE_R20C43[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_itcm_sel_s4 PLACE_R20C43[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_0_s6 PLACE_R36C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_0_s3 PLACE_R36C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_1_s8 PLACE_R36C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_0_s0 PLACE_R18C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_1_s0 PLACE_R18C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0 PLACE_R24C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_3_s0 PLACE_R20C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_4_s0 PLACE_R21C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_5_s0 PLACE_R20C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_6_s0 PLACE_R24C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_7_s0 PLACE_R16C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_8_s0 PLACE_R20C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_9_s0 PLACE_R21C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_10_s0 PLACE_R17C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_11_s0 PLACE_R20C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_12_s0 PLACE_R21C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_13_s0 PLACE_R22C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_14_s0 PLACE_R18C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_15_s0 PLACE_R18C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_16_s0 PLACE_R15C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_17_s0 PLACE_R15C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_18_s0 PLACE_R18C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_19_s0 PLACE_R15C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_20_s0 PLACE_R17C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_21_s0 PLACE_R17C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_22_s0 PLACE_R17C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_23_s0 PLACE_R18C37[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_24_s0 PLACE_R18C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_25_s0 PLACE_R18C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_26_s0 PLACE_R18C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_27_s0 PLACE_R18C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_28_s0 PLACE_R16C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_29_s0 PLACE_R18C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_30_s0 PLACE_R17C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_31_s0 PLACE_R21C43[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s0 PLACE_R18C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_s1 PLACE_R22C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_s2 PLACE_R22C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_s3 PLACE_R20C44[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s1 PLACE_R17C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s2 PLACE_R18C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s3 PLACE_R15C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s4 PLACE_R18C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_s4 PLACE_R22C43[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_s5 PLACE_R21C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_s6 PLACE_R22C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_s7 PLACE_R20C42[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_s8 PLACE_R21C44[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_s9 PLACE_R18C43[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_s10 PLACE_R20C44[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s5 PLACE_R17C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s6 PLACE_R18C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s7 PLACE_R15C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s8 PLACE_R18C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s9 PLACE_R18C43[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s10 PLACE_R18C43[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_s11 PLACE_R18C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_0_s PLACE_R20C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_1_s PLACE_R20C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_2_s PLACE_R20C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_3_s PLACE_R20C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_4_s PLACE_R20C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_5_s PLACE_R20C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_6_s PLACE_R20C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_7_s PLACE_R20C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_8_s PLACE_R20C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_9_s PLACE_R20C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_10_s PLACE_R20C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_11_s PLACE_R20C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_12_s PLACE_R20C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_13_s PLACE_R20C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_14_s PLACE_R20C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_15_s PLACE_R20C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_16_s PLACE_R20C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_17_s PLACE_R20C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_18_s PLACE_R20C43[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_19_s PLACE_R20C43[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_20_s PLACE_R20C43[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_21_s PLACE_R20C43[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_22_s PLACE_R20C44[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_23_s PLACE_R20C44[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_24_s PLACE_R20C44[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_25_s PLACE_R20C44[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_26_s PLACE_R20C44[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_27_s PLACE_R20C44[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_28_s PLACE_R20C45[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_29_s PLACE_R20C45[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_30_s PLACE_R20C45[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/sint_31_s PLACE_R20C45[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/v_out_s1 PLACE_R21C43[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_31_s3 PLACE_R22C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_30_s3 PLACE_R22C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_29_s3 PLACE_R22C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_28_s3 PLACE_R22C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_27_s3 PLACE_R22C37[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_26_s3 PLACE_R22C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_25_s3 PLACE_R22C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_24_s3 PLACE_R22C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_23_s3 PLACE_R21C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_22_s3 PLACE_R23C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_21_s3 PLACE_R23C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_20_s3 PLACE_R22C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_19_s3 PLACE_R22C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_18_s3 PLACE_R23C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_17_s3 PLACE_R23C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_16_s3 PLACE_R22C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_15_s3 PLACE_R21C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_14_s3 PLACE_R24C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_13_s3 PLACE_R22C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_12_s3 PLACE_R23C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_11_s3 PLACE_R22C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_10_s3 PLACE_R23C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_9_s3 PLACE_R24C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_8_s3 PLACE_R25C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_7_s3 PLACE_R22C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_6_s3 PLACE_R21C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_5_s3 PLACE_R21C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_4_s3 PLACE_R22C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_3_s3 PLACE_R22C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_2_s3 PLACE_R21C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_1_s3 PLACE_R26C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_31_s4 PLACE_R22C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_31_s5 PLACE_R22C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_30_s4 PLACE_R22C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_30_s5 PLACE_R21C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_29_s4 PLACE_R22C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_29_s5 PLACE_R22C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_28_s4 PLACE_R22C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_28_s5 PLACE_R21C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_27_s4 PLACE_R22C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_27_s5 PLACE_R21C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_26_s4 PLACE_R24C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_26_s5 PLACE_R20C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_25_s4 PLACE_R22C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_25_s5 PLACE_R20C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_24_s4 PLACE_R22C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_24_s5 PLACE_R22C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_23_s4 PLACE_R21C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_23_s5 PLACE_R20C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_22_s4 PLACE_R24C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_22_s5 PLACE_R20C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_21_s4 PLACE_R23C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_21_s5 PLACE_R21C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_20_s4 PLACE_R22C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_20_s5 PLACE_R20C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_19_s4 PLACE_R22C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_19_s5 PLACE_R22C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_18_s4 PLACE_R23C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_18_s5 PLACE_R23C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_17_s4 PLACE_R23C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_17_s5 PLACE_R23C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_16_s4 PLACE_R22C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_16_s5 PLACE_R22C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_15_s4 PLACE_R21C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_15_s5 PLACE_R21C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_14_s4 PLACE_R24C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_14_s5 PLACE_R21C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_13_s4 PLACE_R22C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_13_s5 PLACE_R21C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_12_s4 PLACE_R23C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_12_s5 PLACE_R22C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_11_s4 PLACE_R22C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_11_s5 PLACE_R22C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_10_s4 PLACE_R23C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_10_s5 PLACE_R22C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_9_s4 PLACE_R24C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_9_s5 PLACE_R22C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_8_s4 PLACE_R25C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_8_s5 PLACE_R22C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_7_s4 PLACE_R21C37[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_7_s5 PLACE_R22C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_6_s4 PLACE_R21C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_6_s5 PLACE_R21C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_5_s4 PLACE_R21C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_5_s5 PLACE_R21C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_4_s4 PLACE_R21C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_4_s5 PLACE_R22C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_3_s4 PLACE_R22C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_3_s5 PLACE_R22C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_2_s4 PLACE_R21C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_2_s5 PLACE_R21C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_1_s4 PLACE_R26C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_1_s5 PLACE_R26C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_31_s6 PLACE_R25C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_31_s7 PLACE_R22C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_30_s6 PLACE_R26C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_30_s7 PLACE_R22C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_29_s6 PLACE_R23C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_29_s7 PLACE_R22C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_28_s6 PLACE_R23C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_28_s7 PLACE_R21C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_27_s6 PLACE_R23C42[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_27_s7 PLACE_R22C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_26_s6 PLACE_R25C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_26_s7 PLACE_R24C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_25_s6 PLACE_R25C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_25_s7 PLACE_R22C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_24_s6 PLACE_R23C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_24_s7 PLACE_R22C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_23_s6 PLACE_R24C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_23_s7 PLACE_R20C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_22_s7 PLACE_R24C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_21_s6 PLACE_R26C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_21_s7 PLACE_R21C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_20_s7 PLACE_R22C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_19_s6 PLACE_R23C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_19_s7 PLACE_R21C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_18_s7 PLACE_R23C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_17_s6 PLACE_R21C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_16_s7 PLACE_R22C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_15_s6 PLACE_R24C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_15_s7 PLACE_R21C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_14_s6 PLACE_R24C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_14_s7 PLACE_R24C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_13_s6 PLACE_R24C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_13_s7 PLACE_R22C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_12_s6 PLACE_R24C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_12_s7 PLACE_R23C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_11_s6 PLACE_R23C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_11_s7 PLACE_R22C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_10_s7 PLACE_R23C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_9_s6 PLACE_R25C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_9_s7 PLACE_R21C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_8_s7 PLACE_R23C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_7_s6 PLACE_R25C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_7_s7 PLACE_R21C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_6_s6 PLACE_R26C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_6_s7 PLACE_R21C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_5_s6 PLACE_R26C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_5_s7 PLACE_R21C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_4_s6 PLACE_R21C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_3_s6 PLACE_R26C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_3_s7 PLACE_R21C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_2_s6 PLACE_R26C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_2_s7 PLACE_R21C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_2_s8 PLACE_R21C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_1_s6 PLACE_R24C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_31_s8 PLACE_R26C43[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_31_s9 PLACE_R26C43[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_30_s8 PLACE_R26C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_30_s10 PLACE_R20C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_29_s8 PLACE_R26C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_29_s10 PLACE_R20C42[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_28_s8 PLACE_R24C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_28_s10 PLACE_R21C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_27_s8 PLACE_R26C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_27_s10 PLACE_R21C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_26_s8 PLACE_R25C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_26_s10 PLACE_R20C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_25_s8 PLACE_R26C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_25_s10 PLACE_R20C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_24_s8 PLACE_R24C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_24_s9 PLACE_R23C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_24_s10 PLACE_R20C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_23_s8 PLACE_R25C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_23_s9 PLACE_R24C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_23_s10 PLACE_R20C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_22_s8 PLACE_R20C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_22_s9 PLACE_R24C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_21_s8 PLACE_R26C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_21_s9 PLACE_R26C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_21_s10 PLACE_R20C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_20_s8 PLACE_R21C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_20_s9 PLACE_R23C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_19_s8 PLACE_R26C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_19_s9 PLACE_R23C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_19_s10 PLACE_R21C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_18_s8 PLACE_R20C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_17_s7 PLACE_R20C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_16_s8 PLACE_R23C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_16_s9 PLACE_R20C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_15_s8 PLACE_R26C43[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_15_s10 PLACE_R20C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_14_s8 PLACE_R26C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_14_s10 PLACE_R20C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_13_s8 PLACE_R26C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_13_s9 PLACE_R24C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_13_s10 PLACE_R21C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_12_s8 PLACE_R24C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_12_s10 PLACE_R21C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_11_s8 PLACE_R26C42[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_11_s9 PLACE_R23C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_11_s10 PLACE_R21C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_10_s8 PLACE_R24C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_10_s9 PLACE_R21C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_9_s8 PLACE_R26C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_9_s9 PLACE_R25C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_9_s10 PLACE_R21C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_8_s8 PLACE_R20C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_8_s9 PLACE_R24C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_7_s8 PLACE_R25C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_7_s10 PLACE_R20C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_6_s8 PLACE_R26C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_6_s10 PLACE_R21C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_5_s8 PLACE_R26C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_4_s7 PLACE_R24C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_3_s8 PLACE_R26C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_2_s9 PLACE_R26C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_2_s11 PLACE_R21C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_30_s11 PLACE_R24C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_29_s11 PLACE_R26C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_27_s12 PLACE_R23C42[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_23_s12 PLACE_R24C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_22_s10 PLACE_R26C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_20_s10 PLACE_R25C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_20_s11 PLACE_R23C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_16_s10 PLACE_R26C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_10_s10 PLACE_R25C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_8_s10 PLACE_R24C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_8_s11 PLACE_R26C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_4_s8 PLACE_R25C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_4_s9 PLACE_R24C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_0_s4 PLACE_R26C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_5_s10 PLACE_R26C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_29_s12 PLACE_R23C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_25_s12 PLACE_R25C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_27_s13 PLACE_R23C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_3_s10 PLACE_R26C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_7_s12 PLACE_R25C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_15_s12 PLACE_R24C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_12_s12 PLACE_R24C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_14_s12 PLACE_R24C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_28_s11 PLACE_R23C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_30_s12 PLACE_R26C43[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_6_s12 PLACE_R26C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_2_s13 PLACE_R26C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_26_s13 PLACE_R25C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_10_s12 PLACE_R24C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_6_s13 PLACE_R15C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_7_s13 PLACE_R16C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_11_s12 PLACE_R15C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_12_s13 PLACE_R23C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_13_s12 PLACE_R17C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_14_s13 PLACE_R24C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_15_s13 PLACE_R16C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_17_s9 PLACE_R16C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_19_s12 PLACE_R15C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_21_s12 PLACE_R18C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_23_s13 PLACE_R20C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_25_s13 PLACE_R22C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_26_s14 PLACE_R24C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_27_s14 PLACE_R22C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_8_s12 PLACE_R20C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_10_s13 PLACE_R23C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_16_s11 PLACE_R21C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_18_s9 PLACE_R20C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_20_s12 PLACE_R22C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/o_22_s11 PLACE_R24C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_30_s0 PLACE_R27C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_29_s0 PLACE_R27C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_28_s0 PLACE_R27C43[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_27_s0 PLACE_R29C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_26_s0 PLACE_R27C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_25_s0 PLACE_R27C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_24_s0 PLACE_R29C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_23_s0 PLACE_R27C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_22_s0 PLACE_R29C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_21_s0 PLACE_R29C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_20_s0 PLACE_R29C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_19_s0 PLACE_R29C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_18_s0 PLACE_R29C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_17_s0 PLACE_R29C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_16_s0 PLACE_R29C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_15_s0 PLACE_R29C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_14_s0 PLACE_R29C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_13_s0 PLACE_R29C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_12_s0 PLACE_R29C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_11_s0 PLACE_R29C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_10_s0 PLACE_R29C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_9_s0 PLACE_R29C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_8_s0 PLACE_R29C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_7_s0 PLACE_R29C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_6_s0 PLACE_R27C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_5_s0 PLACE_R27C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_4_s0 PLACE_R27C43[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_3_s0 PLACE_R29C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_2_s0 PLACE_R27C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_1_s0 PLACE_R29C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_0_s0 PLACE_R27C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt4_ex2_s0 PLACE_R26C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_4_s0 PLACE_R27C44[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_3_s0 PLACE_R27C44[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_2_s0 PLACE_R27C44[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_1_s0 PLACE_R27C44[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_0_s0 PLACE_R27C44[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_ex2_s0 PLACE_R27C44[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_ex2_s0 PLACE_R27C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_31_s0 PLACE_R27C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s0 PLACE_R27C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s0 PLACE_R29C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s0 PLACE_R27C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s0 PLACE_R27C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s0 PLACE_R29C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s0 PLACE_R27C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s0 PLACE_R29C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s0 PLACE_R29C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s0 PLACE_R29C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s0 PLACE_R29C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s0 PLACE_R29C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s0 PLACE_R29C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s0 PLACE_R29C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s0 PLACE_R29C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s0 PLACE_R29C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s0 PLACE_R29C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s0 PLACE_R29C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s0 PLACE_R29C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s0 PLACE_R27C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s0 PLACE_R27C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s0 PLACE_R27C43[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_3_s0 PLACE_R29C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_2_s0 PLACE_R27C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_1_s0 PLACE_R29C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_0_s0 PLACE_R27C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s0 PLACE_R27C44[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_s0 PLACE_R27C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_31_s0 PLACE_R27C43[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_30_s0 PLACE_R27C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_29_s0 PLACE_R27C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_28_s0 PLACE_R27C43[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_15_s0 PLACE_R29C43[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_14_s0 PLACE_R29C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_13_s0 PLACE_R29C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_12_s0 PLACE_R29C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s1 PLACE_R27C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s2 PLACE_R27C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s1 PLACE_R29C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s2 PLACE_R29C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s3 PLACE_R27C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s1 PLACE_R27C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s2 PLACE_R27C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s1 PLACE_R27C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s2 PLACE_R27C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s1 PLACE_R29C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s2 PLACE_R27C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s1 PLACE_R29C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s2 PLACE_R27C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s1 PLACE_R27C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s2 PLACE_R27C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s1 PLACE_R29C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s2 PLACE_R27C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s1 PLACE_R29C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s2 PLACE_R29C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s1 PLACE_R29C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s1 PLACE_R27C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s1 PLACE_R29C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s1 PLACE_R29C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s1 PLACE_R29C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s1 PLACE_R29C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s1 PLACE_R29C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s1 PLACE_R29C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s1 PLACE_R29C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s2 PLACE_R29C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s1 PLACE_R27C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s2 PLACE_R27C34[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s1 PLACE_R27C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s2 PLACE_R29C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s1 PLACE_R27C37[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s2 PLACE_R29C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_s1 PLACE_R22C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_s1 PLACE_R27C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s1 PLACE_R27C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s1 PLACE_R27C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s2 PLACE_R24C34[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s3 PLACE_R27C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s4 PLACE_R24C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s5 PLACE_R27C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s4 PLACE_R27C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s5 PLACE_R27C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s6 PLACE_R27C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s7 PLACE_R27C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s8 PLACE_R27C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s3 PLACE_R27C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s4 PLACE_R27C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s5 PLACE_R27C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s6 PLACE_R27C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s3 PLACE_R27C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s4 PLACE_R27C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s5 PLACE_R27C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s6 PLACE_R27C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s3 PLACE_R27C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s4 PLACE_R27C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s5 PLACE_R27C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s6 PLACE_R27C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s3 PLACE_R27C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s3 PLACE_R27C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s3 PLACE_R29C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s3 PLACE_R27C34[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s2 PLACE_R29C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s2 PLACE_R27C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s2 PLACE_R29C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s2 PLACE_R29C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s2 PLACE_R29C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s3 PLACE_R29C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s2 PLACE_R29C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s3 PLACE_R29C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s2 PLACE_R27C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s3 PLACE_R29C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s2 PLACE_R27C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s3 PLACE_R29C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s3 PLACE_R24C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s9 PLACE_R27C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s10 PLACE_R27C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s11 PLACE_R27C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s12 PLACE_R27C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s13 PLACE_R27C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s14 PLACE_R27C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s15 PLACE_R27C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s16 PLACE_R27C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s17 PLACE_R26C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s7 PLACE_R27C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s8 PLACE_R27C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s9 PLACE_R27C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s10 PLACE_R27C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s11 PLACE_R27C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s12 PLACE_R27C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s13 PLACE_R27C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s14 PLACE_R27C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s7 PLACE_R27C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s7 PLACE_R27C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s4 PLACE_R27C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s4 PLACE_R27C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s4 PLACE_R27C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s4 PLACE_R27C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s3 PLACE_R29C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s3 PLACE_R29C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s3 PLACE_R29C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s3 PLACE_R27C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s4 PLACE_R26C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s5 PLACE_R26C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s6 PLACE_R27C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s4 PLACE_R27C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s5 PLACE_R26C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s6 PLACE_R27C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s4 PLACE_R23C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s3 PLACE_R27C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_4_s1 PLACE_R27C44[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_3_s1 PLACE_R27C44[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s4 PLACE_R27C44[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_s2 PLACE_R27C44[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_s3 PLACE_R27C44[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s2 PLACE_R22C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s3 PLACE_R22C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s4 PLACE_R22C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s5 PLACE_R22C34[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s6 PLACE_R22C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s7 PLACE_R21C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s8 PLACE_R22C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s9 PLACE_R22C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s10 PLACE_R22C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s11 PLACE_R21C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en_s0 PLACE_R35C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_11_s0 PLACE_R35C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_10_s0 PLACE_R35C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_9_s0 PLACE_R35C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_8_s0 PLACE_R35C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_7_s0 PLACE_R35C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_6_s0 PLACE_R35C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_5_s0 PLACE_R35C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_4_s0 PLACE_R35C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_3_s0 PLACE_R35C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_2_s0 PLACE_R35C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_31_s0 PLACE_R35C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_30_s0 PLACE_R35C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_29_s0 PLACE_R35C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_28_s0 PLACE_R34C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_27_s0 PLACE_R35C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_26_s0 PLACE_R35C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_25_s0 PLACE_R34C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_24_s0 PLACE_R35C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_23_s0 PLACE_R34C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_22_s0 PLACE_R34C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_21_s0 PLACE_R35C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_20_s0 PLACE_R32C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_19_s0 PLACE_R33C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_18_s0 PLACE_R34C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_17_s0 PLACE_R35C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_16_s0 PLACE_R33C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_15_s0 PLACE_R34C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_14_s0 PLACE_R35C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_13_s0 PLACE_R35C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_12_s0 PLACE_R35C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_11_s0 PLACE_R34C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_10_s0 PLACE_R34C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_9_s0 PLACE_R33C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_8_s0 PLACE_R34C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_7_s0 PLACE_R33C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_6_s0 PLACE_R35C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_5_s0 PLACE_R32C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_4_s0 PLACE_R35C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_3_s0 PLACE_R35C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_2_s0 PLACE_R32C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_1_s0 PLACE_R32C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_0_s0 PLACE_R32C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_31_s0 PLACE_R32C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_30_s0 PLACE_R32C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_29_s0 PLACE_R32C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_28_s0 PLACE_R32C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_27_s0 PLACE_R32C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_26_s0 PLACE_R33C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_25_s0 PLACE_R33C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_24_s0 PLACE_R33C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_23_s0 PLACE_R32C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0 PLACE_R33C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_21_s0 PLACE_R33C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0 PLACE_R32C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0 PLACE_R32C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_18_s0 PLACE_R32C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_17_s0 PLACE_R32C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_16_s0 PLACE_R32C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_15_s0 PLACE_R31C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_14_s0 PLACE_R33C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_13_s0 PLACE_R33C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_12_s0 PLACE_R33C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_11_s0 PLACE_R33C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_10_s0 PLACE_R33C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_9_s0 PLACE_R33C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_8_s0 PLACE_R32C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_7_s0 PLACE_R32C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_6_s0 PLACE_R32C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_5_s0 PLACE_R32C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_4_s0 PLACE_R32C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_3_s0 PLACE_R32C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0 PLACE_R32C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_1_s0 PLACE_R31C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_0_s0 PLACE_R31C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_63_s0 PLACE_R34C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_62_s0 PLACE_R34C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_61_s0 PLACE_R34C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_60_s0 PLACE_R32C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_59_s0 PLACE_R34C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_58_s0 PLACE_R32C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_57_s0 PLACE_R34C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_56_s0 PLACE_R32C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_55_s0 PLACE_R34C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_54_s0 PLACE_R34C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_53_s0 PLACE_R34C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_52_s0 PLACE_R34C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_51_s0 PLACE_R31C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_50_s0 PLACE_R31C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_49_s0 PLACE_R31C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_48_s0 PLACE_R31C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_47_s0 PLACE_R33C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_46_s0 PLACE_R32C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_45_s0 PLACE_R33C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_44_s0 PLACE_R33C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_43_s0 PLACE_R31C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_42_s0 PLACE_R32C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_41_s0 PLACE_R31C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_40_s0 PLACE_R31C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_39_s0 PLACE_R34C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_38_s0 PLACE_R32C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_37_s0 PLACE_R32C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_36_s0 PLACE_R34C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_35_s0 PLACE_R32C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_34_s0 PLACE_R32C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_33_s0 PLACE_R32C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_32_s0 PLACE_R32C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_31_s0 PLACE_R34C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_30_s0 PLACE_R33C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_29_s0 PLACE_R34C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_28_s0 PLACE_R34C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_27_s0 PLACE_R34C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_26_s0 PLACE_R33C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_25_s0 PLACE_R34C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_24_s0 PLACE_R34C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_23_s0 PLACE_R35C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_22_s0 PLACE_R34C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_21_s0 PLACE_R33C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_20_s0 PLACE_R33C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_19_s0 PLACE_R34C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_18_s0 PLACE_R35C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_17_s0 PLACE_R34C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_16_s0 PLACE_R35C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_15_s0 PLACE_R33C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_14_s0 PLACE_R33C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_13_s0 PLACE_R33C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_12_s0 PLACE_R33C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_11_s0 PLACE_R33C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_10_s0 PLACE_R33C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_9_s0 PLACE_R33C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_8_s0 PLACE_R33C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_7_s0 PLACE_R34C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_6_s0 PLACE_R33C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_5_s0 PLACE_R32C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_4_s0 PLACE_R34C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_3_s0 PLACE_R34C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_2_s0 PLACE_R34C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_1_s0 PLACE_R32C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_0_s0 PLACE_R33C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_31_s0 PLACE_R35C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_30_s0 PLACE_R35C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_29_s0 PLACE_R35C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_28_s0 PLACE_R34C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_27_s0 PLACE_R34C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_26_s0 PLACE_R34C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_25_s0 PLACE_R35C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_24_s0 PLACE_R33C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_23_s0 PLACE_R35C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_22_s0 PLACE_R33C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_21_s0 PLACE_R33C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_20_s0 PLACE_R36C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_19_s0 PLACE_R33C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_18_s0 PLACE_R34C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_17_s0 PLACE_R33C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_16_s0 PLACE_R32C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_5_s0 PLACE_R33C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_4_s0 PLACE_R36C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_1_s0 PLACE_R32C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_0_s0 PLACE_R33C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/SYSRESETREQ_s0 PLACE_R32C43[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core_1_s0 PLACE_R17C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_core_0_s0 PLACE_R17C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_1_s0 PLACE_R33C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_0_s0 PLACE_R33C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_rd_en_s0 PLACE_R38C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/reset_sync_s0 PLACE_R31C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_36_s1 PLACE_R33C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_35_s1 PLACE_R33C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_34_s1 PLACE_R35C28[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_33_s1 PLACE_R35C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_32_s1 PLACE_R35C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_31_s1 PLACE_R35C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_30_s1 PLACE_R35C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_29_s1 PLACE_R35C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_28_s1 PLACE_R35C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_27_s1 PLACE_R33C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_26_s1 PLACE_R35C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_25_s1 PLACE_R34C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_24_s1 PLACE_R34C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_23_s1 PLACE_R34C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_22_s1 PLACE_R34C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_21_s1 PLACE_R32C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_20_s1 PLACE_R35C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_19_s1 PLACE_R35C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_18_s1 PLACE_R34C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_17_s1 PLACE_R34C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_16_s1 PLACE_R34C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_15_s1 PLACE_R34C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_14_s1 PLACE_R33C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_13_s1 PLACE_R34C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_12_s1 PLACE_R33C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_11_s1 PLACE_R32C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_10_s1 PLACE_R35C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_9_s1 PLACE_R34C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_8_s1 PLACE_R33C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_7_s1 PLACE_R33C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_6_s1 PLACE_R35C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s1 PLACE_R32C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_s1 PLACE_R34C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_s1 PLACE_R33C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93 PLACE_R32C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s16 PLACE_R32C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s17 PLACE_R32C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s18 PLACE_R32C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s19 PLACE_R32C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s20 PLACE_R32C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s21 PLACE_R32C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s22 PLACE_R32C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s23 PLACE_R32C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s24 PLACE_R32C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s25 PLACE_R32C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s26 PLACE_R32C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s27 PLACE_R32C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s28 PLACE_R32C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s29 PLACE_R32C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s30 PLACE_R32C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93 PLACE_R33C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s16 PLACE_R33C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s17 PLACE_R33C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s18 PLACE_R33C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s19 PLACE_R33C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s20 PLACE_R33C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s21 PLACE_R33C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s22 PLACE_R33C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s23 PLACE_R33C42[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s24 PLACE_R33C42[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s25 PLACE_R33C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s26 PLACE_R33C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s27 PLACE_R33C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s28 PLACE_R33C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s29 PLACE_R33C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s30 PLACE_R33C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s7 PLACE_R32C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s8 PLACE_R32C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s9 PLACE_R32C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s10 PLACE_R32C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s11 PLACE_R32C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s12 PLACE_R32C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s13 PLACE_R32C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s14 PLACE_R32C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s7 PLACE_R33C41[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s8 PLACE_R33C41[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s9 PLACE_R33C41[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s10 PLACE_R33C41[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s11 PLACE_R33C42[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s12 PLACE_R33C42[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s13 PLACE_R33C42[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s14 PLACE_R33C42[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s3 PLACE_R32C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s4 PLACE_R32C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s5 PLACE_R32C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s6 PLACE_R32C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s3 PLACE_R33C41[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s4 PLACE_R33C41[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s5 PLACE_R33C42[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s6 PLACE_R33C42[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s2 PLACE_R32C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s1 PLACE_R32C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s2 PLACE_R33C41[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s1 PLACE_R33C42[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_1_s93_s0 PLACE_R32C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_actv_lvl_0_s93_s0 PLACE_R33C41[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s0 PLACE_R38C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_wr_en_s0 PLACE_R35C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s0 PLACE_R32C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_1_s0 PLACE_R32C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_2_s0 PLACE_R32C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s0 PLACE_R35C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_4_s0 PLACE_R35C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_5_s0 PLACE_R32C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_6_s0 PLACE_R35C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_7_s0 PLACE_R33C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_8_s0 PLACE_R34C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s0 PLACE_R33C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_10_s0 PLACE_R34C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_11_s0 PLACE_R34C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_12_s0 PLACE_R35C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_13_s0 PLACE_R35C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s0 PLACE_R35C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_15_s0 PLACE_R34C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_s0 PLACE_R33C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_17_s0 PLACE_R35C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_18_s0 PLACE_R34C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_19_s0 PLACE_R33C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_20_s0 PLACE_R32C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_21_s0 PLACE_R35C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_22_s0 PLACE_R34C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_23_s0 PLACE_R34C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_24_s0 PLACE_R35C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_25_s0 PLACE_R34C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_26_s0 PLACE_R35C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_27_s0 PLACE_R35C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_28_s0 PLACE_R34C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_29_s0 PLACE_R35C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_30_s0 PLACE_R35C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s0 PLACE_R35C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s0 PLACE_R31C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_1_s0 PLACE_R31C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_2_s0 PLACE_R32C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_3_s0 PLACE_R32C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_4_s0 PLACE_R32C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_5_s0 PLACE_R32C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_6_s0 PLACE_R32C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_7_s0 PLACE_R32C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_8_s0 PLACE_R32C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_9_s0 PLACE_R33C33[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_10_s0 PLACE_R33C33[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_11_s0 PLACE_R33C33[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_12_s0 PLACE_R33C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_13_s0 PLACE_R33C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_14_s0 PLACE_R33C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_15_s0 PLACE_R31C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_16_s0 PLACE_R32C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_17_s0 PLACE_R32C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_18_s0 PLACE_R32C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_19_s0 PLACE_R32C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_20_s0 PLACE_R32C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_21_s0 PLACE_R33C35[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_22_s0 PLACE_R33C35[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_23_s0 PLACE_R32C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_24_s0 PLACE_R33C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_25_s0 PLACE_R33C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_26_s0 PLACE_R33C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_27_s0 PLACE_R32C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_28_s0 PLACE_R32C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_29_s0 PLACE_R32C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_30_s0 PLACE_R32C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_31_s0 PLACE_R32C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1866_s0 PLACE_R32C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1867_s0 PLACE_R32C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1870_s0 PLACE_R35C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1871_s0 PLACE_R33C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1882_s0 PLACE_R32C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1883_s0 PLACE_R33C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1884_s0 PLACE_R34C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1885_s0 PLACE_R34C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1886_s0 PLACE_R35C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1887_s0 PLACE_R34C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1888_s0 PLACE_R33C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1889_s0 PLACE_R35C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1890_s0 PLACE_R35C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1891_s0 PLACE_R35C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1892_s0 PLACE_R34C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1893_s0 PLACE_R34C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1894_s0 PLACE_R34C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1895_s0 PLACE_R35C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1896_s0 PLACE_R35C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1897_s0 PLACE_R35C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_nmi_actv_s0 PLACE_R32C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_hdf_actv_s0 PLACE_R33C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_wr_s0 PLACE_R33C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s1 PLACE_R31C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_36_s3 PLACE_R33C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_35_s3 PLACE_R33C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_34_s3 PLACE_R35C28[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_33_s3 PLACE_R35C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_32_s3 PLACE_R35C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_31_s3 PLACE_R34C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_30_s3 PLACE_R35C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_29_s3 PLACE_R35C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_28_s3 PLACE_R35C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_27_s3 PLACE_R33C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_26_s3 PLACE_R35C28[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_25_s3 PLACE_R34C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_24_s3 PLACE_R34C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_23_s3 PLACE_R34C30[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_22_s3 PLACE_R33C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_21_s3 PLACE_R32C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_20_s3 PLACE_R35C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_19_s3 PLACE_R35C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_18_s3 PLACE_R34C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_17_s3 PLACE_R34C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_16_s3 PLACE_R34C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_15_s3 PLACE_R34C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_14_s3 PLACE_R33C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_13_s3 PLACE_R34C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_12_s3 PLACE_R33C29[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_11_s3 PLACE_R32C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_10_s3 PLACE_R35C28[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_9_s3 PLACE_R34C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_8_s3 PLACE_R33C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_7_s3 PLACE_R33C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_6_s3 PLACE_R35C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s3 PLACE_R32C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_s3 PLACE_R34C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_s3 PLACE_R33C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s1 PLACE_R33C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_pend_set_s1 PLACE_R33C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s1 PLACE_R33C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_1_s1 PLACE_R33C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_2_s1 PLACE_R33C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_3_s1 PLACE_R33C40[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_4_s1 PLACE_R34C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_5_s1 PLACE_R32C38[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_6_s1 PLACE_R33C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_7_s1 PLACE_R33C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s1 PLACE_R35C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s1 PLACE_R34C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s2 PLACE_R32C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_1_s1 PLACE_R32C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_2_s1 PLACE_R32C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s1 PLACE_R33C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_4_s1 PLACE_R34C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_5_s1 PLACE_R32C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_6_s1 PLACE_R35C38[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_6_s2 PLACE_R33C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_6_s3 PLACE_R34C38[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_7_s1 PLACE_R33C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_7_s2 PLACE_R33C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_7_s3 PLACE_R33C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_8_s1 PLACE_R34C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s1 PLACE_R33C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s3 PLACE_R33C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_10_s1 PLACE_R34C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_11_s1 PLACE_R34C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_12_s1 PLACE_R35C33[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_13_s1 PLACE_R35C33[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s1 PLACE_R35C34[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s2 PLACE_R33C34[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s3 PLACE_R35C34[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_15_s1 PLACE_R34C34[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_15_s2 PLACE_R33C34[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_15_s3 PLACE_R34C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_s1 PLACE_R33C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_17_s1 PLACE_R35C33[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_18_s1 PLACE_R35C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_18_s2 PLACE_R34C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_19_s1 PLACE_R33C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_20_s1 PLACE_R32C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_21_s1 PLACE_R35C34[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_22_s1 PLACE_R33C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_22_s2 PLACE_R34C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_22_s3 PLACE_R34C35[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_23_s1 PLACE_R34C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_23_s2 PLACE_R34C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_23_s3 PLACE_R34C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_24_s1 PLACE_R35C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_25_s1 PLACE_R34C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_26_s1 PLACE_R35C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_27_s1 PLACE_R35C35[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_28_s1 PLACE_R34C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_29_s1 PLACE_R35C35[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_30_s1 PLACE_R33C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_30_s2 PLACE_R35C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_30_s3 PLACE_R34C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s1 PLACE_R33C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s2 PLACE_R34C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s1 PLACE_R32C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_17_s1 PLACE_R32C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1866_s1 PLACE_R32C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1866_s2 PLACE_R33C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1867_s1 PLACE_R32C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1870_s1 PLACE_R35C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1871_s1 PLACE_R33C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1882_s1 PLACE_R32C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1883_s1 PLACE_R33C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1884_s1 PLACE_R34C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1885_s1 PLACE_R34C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1886_s1 PLACE_R35C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1887_s1 PLACE_R33C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1888_s1 PLACE_R33C32[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1889_s1 PLACE_R35C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1890_s1 PLACE_R33C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1891_s1 PLACE_R35C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1892_s1 PLACE_R34C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1893_s1 PLACE_R34C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1894_s1 PLACE_R34C37[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1895_s1 PLACE_R35C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1896_s1 PLACE_R35C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1897_s1 PLACE_R35C37[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_nmi_actv_s1 PLACE_R25C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_nmi_actv_s2 PLACE_R32C32[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_hdf_actv_s1 PLACE_R34C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_36_s5 PLACE_R33C31[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_36_s6 PLACE_R34C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_35_s5 PLACE_R33C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_34_s5 PLACE_R35C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_33_s5 PLACE_R35C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_32_s5 PLACE_R35C30[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_31_s5 PLACE_R34C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_30_s5 PLACE_R35C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_29_s4 PLACE_R34C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_29_s5 PLACE_R35C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_28_s4 PLACE_R32C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_28_s5 PLACE_R35C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_27_s4 PLACE_R33C30[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_26_s4 PLACE_R35C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_25_s4 PLACE_R34C30[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_24_s4 PLACE_R34C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_23_s4 PLACE_R34C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_22_s4 PLACE_R33C30[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_21_s4 PLACE_R32C32[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_20_s4 PLACE_R33C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_20_s5 PLACE_R32C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_12_s4 PLACE_R32C31[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_10_s4 PLACE_R35C28[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_9_s4 PLACE_R34C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_6_s4 PLACE_R35C29[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s4 PLACE_R32C31[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s2 PLACE_R33C37[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s3 PLACE_R33C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_pend_set_s2 PLACE_R33C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_1_s2 PLACE_R33C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_2_s2 PLACE_R34C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_3_s2 PLACE_R33C40[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_5_s2 PLACE_R33C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_6_s2 PLACE_R35C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_7_s2 PLACE_R35C40[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s2 PLACE_R35C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s3 PLACE_R35C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s3 PLACE_R35C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s4 PLACE_R34C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s5 PLACE_R34C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s2 PLACE_R33C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_4_s2 PLACE_R34C38[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_6_s4 PLACE_R35C38[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_6_s5 PLACE_R34C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_6_s6 PLACE_R33C38[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_7_s4 PLACE_R33C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_7_s5 PLACE_R33C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_7_s6 PLACE_R32C34[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s4 PLACE_R35C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s5 PLACE_R34C40[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s6 PLACE_R35C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s7 PLACE_R34C40[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s4 PLACE_R35C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s5 PLACE_R34C34[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_15_s4 PLACE_R34C34[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_15_s5 PLACE_R34C34[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_15_s6 PLACE_R34C34[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_22_s4 PLACE_R34C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_22_s5 PLACE_R34C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_22_s6 PLACE_R34C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_22_s7 PLACE_R33C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_23_s4 PLACE_R34C35[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_23_s5 PLACE_R34C31[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_23_s6 PLACE_R33C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_30_s4 PLACE_R33C36[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_30_s5 PLACE_R35C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s3 PLACE_R33C39[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s4 PLACE_R33C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s5 PLACE_R33C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s6 PLACE_R33C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s7 PLACE_R34C39[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1866_s3 PLACE_R32C32[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1867_s2 PLACE_R32C32[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1870_s2 PLACE_R34C38[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1871_s2 PLACE_R34C33[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1888_s2 PLACE_R34C33[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1889_s2 PLACE_R34C38[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_wr_s2 PLACE_R34C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s4 PLACE_R33C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s5 PLACE_R33C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s6 PLACE_R33C35[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s3 PLACE_R34C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_4_s3 PLACE_R34C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_4_s4 PLACE_R35C40[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s4 PLACE_R35C37[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s5 PLACE_R35C31[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s6 PLACE_R36C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s6 PLACE_R34C34[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_30_s6 PLACE_R33C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_30_s7 PLACE_R34C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_4_s5 PLACE_R35C40[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s7 PLACE_R31C31[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s8 PLACE_R36C35[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n2023_s1 PLACE_R31C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n2022_s1 PLACE_R31C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1883_s3 PLACE_R33C31[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_30_s6 PLACE_R34C29[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_35_s6 PLACE_R33C29[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_36_s7 PLACE_R33C29[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_wr_s3 PLACE_R34C40[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_32_s6 PLACE_R33C30[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_31_s6 PLACE_R33C30[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_4_s6 PLACE_R35C39[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_33_s6 PLACE_R34C29[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_34_s6 PLACE_R34C28[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s4 PLACE_R33C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s8 PLACE_R35C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1867_s4 PLACE_R33C32[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1884_s3 PLACE_R33C32[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1897_s3 PLACE_R35C37[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1896_s3 PLACE_R35C37[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1895_s3 PLACE_R35C36[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1894_s3 PLACE_R34C37[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1893_s3 PLACE_R34C37[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n1892_s3 PLACE_R34C37[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_15_s2 PLACE_R35C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_14_s2 PLACE_R35C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_13_s2 PLACE_R34C28[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_12_s2 PLACE_R34C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_11_s2 PLACE_R34C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_10_s2 PLACE_R34C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_9_s2 PLACE_R33C30[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_8_s2 PLACE_R34C31[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_7_s2 PLACE_R33C29[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_6_s2 PLACE_R32C29[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_3_s2 PLACE_R33C29[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pend_set_2_s2 PLACE_R33C29[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_30_s0 PLACE_R32C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_29_s0 PLACE_R32C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_28_s0 PLACE_R32C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_27_s0 PLACE_R34C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_26_s0 PLACE_R34C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_25_s0 PLACE_R31C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_24_s0 PLACE_R32C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_23_s0 PLACE_R31C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_22_s0 PLACE_R33C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_21_s0 PLACE_R31C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_20_s0 PLACE_R31C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_19_s0 PLACE_R32C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_18_s0 PLACE_R33C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_17_s0 PLACE_R34C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_16_s0 PLACE_R33C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_15_s0 PLACE_R32C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_14_s0 PLACE_R33C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_13_s0 PLACE_R33C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_12_s0 PLACE_R33C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_11_s0 PLACE_R32C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_10_s0 PLACE_R33C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_9_s0 PLACE_R33C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_8_s0 PLACE_R32C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_7_s0 PLACE_R32C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_6_s0 PLACE_R33C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_5_s0 PLACE_R35C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_4_s0 PLACE_R34C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_3_s0 PLACE_R34C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_2_s0 PLACE_R35C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_1_s0 PLACE_R35C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_0_s0 PLACE_R35C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1_0_s0 PLACE_R32C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend2_s0 PLACE_R35C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2_1_s0 PLACE_R31C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2_0_s0 PLACE_R32C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_num2_4_s0 PLACE_R35C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_num2_3_s0 PLACE_R34C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_num2_2_s0 PLACE_R33C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_num2_1_s0 PLACE_R33C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_num2_0_s0 PLACE_R35C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_tree_s0 PLACE_R31C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_1_s0 PLACE_R31C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_0_s0 PLACE_R32C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num_5_s0 PLACE_R29C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num_4_s0 PLACE_R32C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num_3_s0 PLACE_R34C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num_2_s0 PLACE_R27C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num_1_s0 PLACE_R27C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_num_0_s0 PLACE_R27C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_31_s0 PLACE_R33C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1_1_s0 PLACE_R31C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/irq_num2_4_s0 PLACE_R32C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s0 PLACE_R31C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s0 PLACE_R32C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_0_s0 PLACE_R35C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_1_s0 PLACE_R35C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_2_s0 PLACE_R35C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_3_s0 PLACE_R34C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_4_s0 PLACE_R34C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_5_s0 PLACE_R35C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_6_s0 PLACE_R33C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_7_s0 PLACE_R32C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_8_s0 PLACE_R32C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_9_s0 PLACE_R33C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_10_s0 PLACE_R33C21[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_11_s0 PLACE_R32C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_12_s0 PLACE_R33C21[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_13_s0 PLACE_R33C21[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_14_s0 PLACE_R33C21[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_15_s0 PLACE_R32C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_16_s0 PLACE_R33C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_17_s0 PLACE_R34C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_18_s0 PLACE_R33C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_19_s0 PLACE_R32C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_20_s0 PLACE_R31C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_21_s0 PLACE_R31C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_22_s0 PLACE_R33C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_23_s0 PLACE_R31C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_24_s0 PLACE_R32C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_25_s0 PLACE_R31C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_26_s0 PLACE_R34C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_27_s0 PLACE_R34C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_28_s0 PLACE_R32C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_29_s0 PLACE_R32C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_30_s0 PLACE_R32C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_31_s0 PLACE_R33C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s1 PLACE_R33C26[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s2 PLACE_R35C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s1 PLACE_R33C22[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s2 PLACE_R31C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_0_s1 PLACE_R35C26[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_1_s1 PLACE_R35C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_2_s1 PLACE_R35C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_3_s1 PLACE_R33C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_4_s1 PLACE_R34C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_5_s1 PLACE_R34C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_6_s1 PLACE_R34C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_7_s1 PLACE_R32C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_8_s1 PLACE_R32C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_9_s1 PLACE_R33C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_10_s1 PLACE_R33C21[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_11_s1 PLACE_R32C23[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_12_s1 PLACE_R33C22[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_13_s1 PLACE_R33C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_14_s1 PLACE_R33C25[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_15_s1 PLACE_R32C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_16_s1 PLACE_R33C27[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_17_s1 PLACE_R34C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_18_s1 PLACE_R33C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_19_s1 PLACE_R32C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_20_s1 PLACE_R31C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_21_s1 PLACE_R31C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_22_s1 PLACE_R33C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_23_s1 PLACE_R31C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_24_s1 PLACE_R32C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_25_s1 PLACE_R31C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_26_s1 PLACE_R34C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_27_s1 PLACE_R34C25[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_28_s1 PLACE_R32C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_29_s1 PLACE_R32C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_30_s1 PLACE_R32C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq_31_s1 PLACE_R32C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s3 PLACE_R34C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s4 PLACE_R33C27[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s5 PLACE_R33C26[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s6 PLACE_R33C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s7 PLACE_R34C22[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s8 PLACE_R35C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s9 PLACE_R35C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s10 PLACE_R35C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s3 PLACE_R34C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s4 PLACE_R33C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s5 PLACE_R33C23[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s6 PLACE_R33C23[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s7 PLACE_R32C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s8 PLACE_R31C25[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s9 PLACE_R31C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s10 PLACE_R31C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s11 PLACE_R34C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s12 PLACE_R34C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s13 PLACE_R33C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s14 PLACE_R34C26[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s15 PLACE_R33C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s16 PLACE_R33C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s17 PLACE_R33C27[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s18 PLACE_R33C27[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s19 PLACE_R33C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s20 PLACE_R33C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s21 PLACE_R33C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s22 PLACE_R33C25[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s23 PLACE_R32C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s24 PLACE_R33C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s25 PLACE_R33C25[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s26 PLACE_R33C25[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s27 PLACE_R34C22[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s28 PLACE_R34C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s29 PLACE_R34C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s30 PLACE_R34C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s31 PLACE_R35C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s32 PLACE_R34C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s33 PLACE_R34C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s34 PLACE_R35C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s35 PLACE_R35C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s36 PLACE_R34C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s37 PLACE_R33C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s38 PLACE_R34C26[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s39 PLACE_R35C27[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s40 PLACE_R35C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s41 PLACE_R34C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_1_s42 PLACE_R35C26[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s11 PLACE_R34C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s12 PLACE_R34C25[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s13 PLACE_R34C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s14 PLACE_R34C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s15 PLACE_R33C22[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s16 PLACE_R33C22[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s17 PLACE_R33C21[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s18 PLACE_R33C22[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s19 PLACE_R32C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s20 PLACE_R34C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s21 PLACE_R33C23[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s22 PLACE_R32C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s23 PLACE_R33C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s24 PLACE_R33C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s25 PLACE_R32C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s26 PLACE_R34C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s27 PLACE_R32C26[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s28 PLACE_R32C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s29 PLACE_R32C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s30 PLACE_R32C26[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s31 PLACE_R31C26[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s32 PLACE_R31C24[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s33 PLACE_R31C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s34 PLACE_R31C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s35 PLACE_R31C24[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s36 PLACE_R32C25[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s37 PLACE_R32C25[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s38 PLACE_R31C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s39 PLACE_R31C26[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s40 PLACE_R31C26[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s41 PLACE_R31C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s42 PLACE_R31C26[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s43 PLACE_R34C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s44 PLACE_R34C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s45 PLACE_R33C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s46 PLACE_R34C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s47 PLACE_R33C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s48 PLACE_R32C22[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s49 PLACE_R33C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s50 PLACE_R33C23[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s51 PLACE_R32C23[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s52 PLACE_R34C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s53 PLACE_R33C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s54 PLACE_R32C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s55 PLACE_R33C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s56 PLACE_R33C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s57 PLACE_R32C23[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s58 PLACE_R34C23[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s59 PLACE_R32C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s60 PLACE_R32C26[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s61 PLACE_R33C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s62 PLACE_R32C27[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s63 PLACE_R33C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s64 PLACE_R31C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s65 PLACE_R31C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s66 PLACE_R33C25[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s67 PLACE_R31C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s68 PLACE_R32C25[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s69 PLACE_R32C25[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s70 PLACE_R32C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s71 PLACE_R31C26[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s72 PLACE_R32C26[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s73 PLACE_R31C25[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl_0_s74 PLACE_R32C27[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl1_3_s0 PLACE_R31C21[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl0_3_s0 PLACE_R32C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s1 PLACE_R35C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s1 PLACE_R33C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_2_s1 PLACE_R33C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_3_s1 PLACE_R34C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/found_s1 PLACE_R34C18[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/found_s2 PLACE_R34C18[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s2 PLACE_R34C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s3 PLACE_R35C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s2 PLACE_R33C19[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s3 PLACE_R35C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s4 PLACE_R33C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_2_s2 PLACE_R34C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_2_s3 PLACE_R33C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_3_s2 PLACE_R33C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_3_s3 PLACE_R34C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/found_s3 PLACE_R34C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/found_s4 PLACE_R34C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s4 PLACE_R34C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s5 PLACE_R34C19[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s5 PLACE_R33C19[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s7 PLACE_R33C19[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s8 PLACE_R34C20[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_2_s4 PLACE_R34C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_2_s5 PLACE_R33C18[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_2_s6 PLACE_R33C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_2_s7 PLACE_R34C20[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_2_s8 PLACE_R34C20[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/found_s5 PLACE_R34C19[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s6 PLACE_R34C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s7 PLACE_R33C19[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s8 PLACE_R34C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s9 PLACE_R34C18[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s10 PLACE_R33C18[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s11 PLACE_R34C20[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s9 PLACE_R33C19[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s10 PLACE_R34C20[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s12 PLACE_R34C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s11 PLACE_R33C18[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_0_s12 PLACE_R34C20[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/found_s6 PLACE_R35C18[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_4_s4 PLACE_R33C18[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_1_s13 PLACE_R33C19[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_num1/pos_4_s5 PLACE_R35C18[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_hdf_actv_s0 PLACE_R31C32[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_s0 PLACE_R31C39[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl_1_s0 PLACE_R31C39[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl_0_s0 PLACE_R31C39[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/lockup_pend_s0 PLACE_R30C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_nmi_actv_s0 PLACE_R31C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend_s0 PLACE_R30C26[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_s0 PLACE_R31C36[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_s1 PLACE_R31C36[3][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_s2 PLACE_R31C36[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_s1 PLACE_R31C39[3][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_s2 PLACE_R31C36[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_s3 PLACE_R31C39[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_s4 PLACE_R31C27[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_s3 PLACE_R31C36[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend_s2 PLACE_R31C36[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_num_1_s2 PLACE_R27C24[0][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_num_5_s2 PLACE_R29C24[2][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_num_4_s2 PLACE_R29C24[2][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_num_3_s2 PLACE_R27C24[1][B]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_num_2_s2 PLACE_R27C24[1][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/excpt_pend_num_0_s3 PLACE_R27C24[0][A]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_0_s PLACE_BSRAM_R10[3]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_1_s PLACE_BSRAM_R10[4]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_2_s PLACE_BSRAM_R10[5]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_3_s PLACE_BSRAM_R10[6]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_0_s PLACE_BSRAM_R10[7]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_1_s PLACE_BSRAM_R10[8]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_2_s PLACE_BSRAM_R10[9]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_3_s PLACE_BSRAM_R28[8]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_0_s PLACE_BSRAM_R10[10]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_1_s PLACE_BSRAM_R28[9]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_2_s PLACE_BSRAM_R10[11]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_3_s PLACE_BSRAM_R28[10]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_0_s PLACE_BSRAM_R10[12]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_1_s PLACE_BSRAM_R10[13]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_2_s PLACE_BSRAM_R10[14]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_3_s PLACE_BSRAM_R10[15]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_0_s PLACE_BSRAM_R10[1]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_1_s PLACE_BSRAM_R28[2]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_2_s PLACE_BSRAM_R10[2]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_3_s PLACE_BSRAM_R28[3]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_0_s PLACE_BSRAM_R28[4]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_1_s PLACE_BSRAM_R28[5]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_2_s PLACE_BSRAM_R28[6]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_3_s PLACE_BSRAM_R28[7]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_0_s PLACE_BSRAM_R46[7]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_1_s PLACE_BSRAM_R46[8]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_2_s PLACE_BSRAM_R46[9]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_3_s PLACE_BSRAM_R46[10]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_0_s PLACE_BSRAM_R46[11]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_1_s PLACE_BSRAM_R28[11]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_2_s PLACE_BSRAM_R28[12]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_3_s PLACE_BSRAM_R28[13]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_102_s2 PLACE_DSP_R19[3] //R19C29
