

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_38_1'
================================================================
* Date:           Sun Nov 13 20:47:08 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Big_Data_Ser
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.60 ns|  5.548 ns|     2.05 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1  |        ?|        ?|        35|         10|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    660|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    261|    -|
|Register         |        -|    -|     519|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     519|    921|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_289_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln42_fu_299_p2                   |         +|   0|  0|  71|          64|           4|
    |add_ln49_fu_403_p2                   |         +|   0|  0|  39|          32|          13|
    |add_ln54_fu_362_p2                   |         +|   0|  0|  39|          32|          12|
    |add_ln56_fu_372_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln60_1_fu_386_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln60_fu_345_p2                   |         +|   0|  0|  39|          32|          12|
    |add_ln64_fu_397_p2                   |         +|   0|  0|  39|          32|           3|
    |cur_src_fu_254_p2                    |         +|   0|  0|  71|          64|          64|
    |grp_fu_236_p2                        |         +|   0|  0|  11|           3|           1|
    |ptr_col_d1                           |         +|   0|  0|  39|          32|          13|
    |ap_block_pp0_stage2_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state25_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state28_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state29_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state30_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage0_iter3    |       and|   0|  0|   2|           1|           1|
    |ap_block_state35_pp0_stage4_iter3    |       and|   0|  0|   2|           1|           1|
    |ap_condition_825                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_829                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_832                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op119_writereq_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op132_write_state30     |       and|   0|  0|   2|           1|           1|
    |empty_28_fu_330_p2                   |      icmp|   0|  0|   9|           4|           1|
    |empty_fu_325_p2                      |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln1065_fu_316_p2                |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln38_fu_283_p2                  |      icmp|   0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_state26_io                  |        or|   0|  0|   2|           1|           1|
    |empty_29_fu_335_p2                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 660|         533|         359|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  59|         11|    1|         11|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_load         |   9|          2|   64|        128|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_blk_n_B                      |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |idx_fu_92                         |   9|          2|   64|        128|
    |m_axi_gmem_ARADDR                 |  14|          3|   64|        192|
    |m_axi_gmem_AWADDR                 |  14|          3|   64|        192|
    |prev_col_idx_V_fu_96              |   9|          2|    3|          6|
    |ptr_col_address0                  |  20|          4|    3|         12|
    |ptr_col_address1                  |  14|          3|    3|          9|
    |ptr_col_d0                        |  14|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 261|         55|  309|        796|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln60_reg_509                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |  10|   0|   10|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |col_idx_V_reg_468                  |   3|   0|    3|          0|
    |empty_29_reg_492                   |   1|   0|    1|          0|
    |empty_29_reg_492_pp0_iter2_reg     |   1|   0|    1|          0|
    |gmem_addr_2_reg_462                |  64|   0|   64|          0|
    |gmem_addr_5_reg_514                |  64|   0|   64|          0|
    |gmem_addr_6_reg_520                |  64|   0|   64|          0|
    |gmem_addr_reg_445                  |  64|   0|   64|          0|
    |icmp_ln1065_reg_476                |   1|   0|    1|          0|
    |icmp_ln1065_reg_476_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln38_reg_458                  |   1|   0|    1|          0|
    |icmp_ln38_reg_458_pp0_iter1_reg    |   1|   0|    1|          0|
    |idx_fu_92                          |  64|   0|   64|          0|
    |idx_load_reg_439                   |  64|   0|   64|          0|
    |prev_col_idx_V_fu_96               |   3|   0|    3|          0|
    |ptr_col_addr_reg_486               |   3|   0|    3|          0|
    |ptr_col_load_1_reg_502             |  32|   0|   32|          0|
    |ptr_col_load_reg_496               |  32|   0|   32|          0|
    |type_reg_451                       |   4|   0|    4|          0|
    |zext_ln587_reg_480                 |   3|   0|   64|         61|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 519|   0|  580|         61|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_38_1|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   64|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|   32|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WDATA        |  out|    8|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   64|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|   32|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|                          gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RDATA        |   in|    8|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RFIFONUM     |   in|   11|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|                          gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|                          gmem|       pointer|
|src_buff                |   in|   64|     ap_none|                      src_buff|        scalar|
|add_ln41                |   in|   64|     ap_none|                      add_ln41|        scalar|
|ptr_col_address0        |  out|    3|   ap_memory|                       ptr_col|         array|
|ptr_col_ce0             |  out|    1|   ap_memory|                       ptr_col|         array|
|ptr_col_we0             |  out|    1|   ap_memory|                       ptr_col|         array|
|ptr_col_d0              |  out|   32|   ap_memory|                       ptr_col|         array|
|ptr_col_q0              |   in|   32|   ap_memory|                       ptr_col|         array|
|ptr_col_address1        |  out|    3|   ap_memory|                       ptr_col|         array|
|ptr_col_ce1             |  out|    1|   ap_memory|                       ptr_col|         array|
|ptr_col_we1             |  out|    1|   ap_memory|                       ptr_col|         array|
|ptr_col_d1              |  out|   32|   ap_memory|                       ptr_col|         array|
|ptr_col_q1              |   in|   32|   ap_memory|                       ptr_col|         array|
|ptr_col2_address0       |  out|    3|   ap_memory|                      ptr_col2|         array|
|ptr_col2_ce0            |  out|    1|   ap_memory|                      ptr_col2|         array|
|ptr_col2_we0            |  out|    1|   ap_memory|                      ptr_col2|         array|
|ptr_col2_d0             |  out|   32|   ap_memory|                      ptr_col2|         array|
|ptr_col2_base_address0  |  out|    3|   ap_memory|                 ptr_col2_base|         array|
|ptr_col2_base_ce0       |  out|    1|   ap_memory|                 ptr_col2_base|         array|
|ptr_col2_base_we0       |  out|    1|   ap_memory|                 ptr_col2_base|         array|
|ptr_col2_base_d0        |  out|   32|   ap_memory|                 ptr_col2_base|         array|
|dst_buff                |   in|   64|     ap_none|                      dst_buff|        scalar|
+------------------------+-----+-----+------------+------------------------------+--------------+

