INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project5/OExp06-Cache/OExp06-Cache.srcs/sources_1/new/Data_ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project5/OExp06-Cache/OExp06-Cache.srcs/sources_1/new/Data_ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project5/OExp06-Cache/OExp06-Cache.srcs/sources_1/new/Tag_ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project5/OExp06-Cache/OExp06-Cache.srcs/sources_1/new/Tag_ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_Ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project5/OExp06-Cache/OExp06-Cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project5/OExp06-Cache/OExp06-Cache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
