

================================================================
== Vitis HLS Report for 'log_16_3_s'
================================================================
* Date:           Tue May 24 23:17:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.627 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln499 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:499]   --->   Operation 12 'specpipeline' 'specpipeline_ln499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x"   --->   Operation 13 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.42ns)   --->   "%icmp_ln1497 = icmp_slt  i16 %x_read, i16 1"   --->   Operation 14 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%br_ln703 = br i1 %icmp_ln1497, void %_ZN9ap_ufixedILi23ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit._crit_edge" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:703]   --->   Operation 15 'br' 'br_ln703' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i16 %x_read"   --->   Operation 16 'trunc' 'trunc_ln640' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i15.i7, i1 0, i15 %trunc_ln640, i7 0"   --->   Operation 17 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 13, i32 14" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 18 'partselect' 'tmp' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 19 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.44ns)   --->   "%icmp_ln731 = icmp_eq  i22 %and_ln, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 20 'icmp' 'icmp_ln731' <Predicate = (!icmp_ln1497)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %icmp_ln731, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 21 'br' 'br_ln731' <Predicate = (!icmp_ln1497)> <Delay = 2.06>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %trunc_ln640, i8 0"   --->   Operation 22 'bitconcatenate' 'r_V_21' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1298 = trunc i16 %x_read"   --->   Operation 23 'trunc' 'trunc_ln1298' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 14" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 24 'bitselect' 'tmp_1' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 12, i32 13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 25 'partselect' 'tmp_2' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%and_ln731_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_2, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 26 'bitconcatenate' 'and_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.44ns)   --->   "%icmp_ln731_1 = icmp_eq  i22 %and_ln731_1, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 27 'icmp' 'icmp_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 28 'bitselect' 'tmp_3' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%xor_ln731 = xor i1 %tmp_3, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 29 'xor' 'xor_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731 = select i1 %tmp_1, i1 %xor_ln731, i1 %icmp_ln731_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 30 'select' 'select_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 31 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731)> <Delay = 2.06>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_24 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i14.i9, i14 %trunc_ln1298, i9 0"   --->   Operation 32 'bitconcatenate' 'r_V_24' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1298_1 = trunc i16 %x_read"   --->   Operation 33 'trunc' 'trunc_ln1298_1' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 34 'bitselect' 'tmp_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 11, i32 12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 35 'partselect' 'tmp_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%and_ln731_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_5, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 36 'bitconcatenate' 'and_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.44ns)   --->   "%icmp_ln731_2 = icmp_eq  i22 %and_ln731_2, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 37 'icmp' 'icmp_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 38 'bitselect' 'tmp_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_1)   --->   "%xor_ln731_1 = xor i1 %tmp_6, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 39 'xor' 'xor_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_1 = select i1 %tmp_4, i1 %xor_ln731_1, i1 %icmp_ln731_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 40 'select' 'select_ln731_1' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_1, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 41 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731)> <Delay = 2.06>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_25 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i13.i10, i13 %trunc_ln1298_1, i10 0"   --->   Operation 42 'bitconcatenate' 'r_V_25' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1298_2 = trunc i16 %x_read"   --->   Operation 43 'trunc' 'trunc_ln1298_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_2)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 44 'bitselect' 'tmp_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 10, i32 11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 45 'partselect' 'tmp_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%and_ln731_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_8, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 46 'bitconcatenate' 'and_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.44ns)   --->   "%icmp_ln731_3 = icmp_eq  i22 %and_ln731_3, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 47 'icmp' 'icmp_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_2)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 48 'bitselect' 'tmp_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_2)   --->   "%xor_ln731_2 = xor i1 %tmp_9, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 49 'xor' 'xor_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_2 = select i1 %tmp_7, i1 %xor_ln731_2, i1 %icmp_ln731_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 50 'select' 'select_ln731_2' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_2, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 51 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1)> <Delay = 2.06>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_26 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i12.i11, i12 %trunc_ln1298_2, i11 0"   --->   Operation 52 'bitconcatenate' 'r_V_26' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1298_3 = trunc i16 %x_read"   --->   Operation 53 'trunc' 'trunc_ln1298_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_3)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 54 'bitselect' 'tmp_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 9, i32 10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 55 'partselect' 'tmp_s' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%and_ln731_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_s, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 56 'bitconcatenate' 'and_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.44ns)   --->   "%icmp_ln731_4 = icmp_eq  i22 %and_ln731_4, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 57 'icmp' 'icmp_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_3)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 58 'bitselect' 'tmp_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_3)   --->   "%xor_ln731_3 = xor i1 %tmp_11, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 59 'xor' 'xor_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_3 = select i1 %tmp_10, i1 %xor_ln731_3, i1 %icmp_ln731_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 60 'select' 'select_ln731_3' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_3, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 61 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2)> <Delay = 2.06>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_27 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i11.i12, i11 %trunc_ln1298_3, i12 0"   --->   Operation 62 'bitconcatenate' 'r_V_27' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1298_4 = trunc i16 %x_read"   --->   Operation 63 'trunc' 'trunc_ln1298_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_4)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 64 'bitselect' 'tmp_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 8, i32 9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 65 'partselect' 'tmp_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%and_ln731_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_13, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 66 'bitconcatenate' 'and_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.44ns)   --->   "%icmp_ln731_5 = icmp_eq  i22 %and_ln731_5, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 67 'icmp' 'icmp_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_4)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 68 'bitselect' 'tmp_14' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_4)   --->   "%xor_ln731_4 = xor i1 %tmp_14, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 69 'xor' 'xor_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_4 = select i1 %tmp_12, i1 %xor_ln731_4, i1 %icmp_ln731_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 70 'select' 'select_ln731_4' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_4, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 71 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3)> <Delay = 2.06>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_28 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i10.i13, i10 %trunc_ln1298_4, i13 0"   --->   Operation 72 'bitconcatenate' 'r_V_28' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1298_5 = trunc i16 %x_read"   --->   Operation 73 'trunc' 'trunc_ln1298_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_5)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 74 'bitselect' 'tmp_15' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 7, i32 8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 75 'partselect' 'tmp_16' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%and_ln731_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_16, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 76 'bitconcatenate' 'and_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.44ns)   --->   "%icmp_ln731_6 = icmp_eq  i22 %and_ln731_6, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 77 'icmp' 'icmp_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_5)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 78 'bitselect' 'tmp_17' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_5)   --->   "%xor_ln731_5 = xor i1 %tmp_17, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 79 'xor' 'xor_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_5 = select i1 %tmp_15, i1 %xor_ln731_5, i1 %icmp_ln731_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 80 'select' 'select_ln731_5' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_5, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 81 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4)> <Delay = 2.06>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_29 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i9.i14, i9 %trunc_ln1298_5, i14 0"   --->   Operation 82 'bitconcatenate' 'r_V_29' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1298_6 = trunc i16 %x_read"   --->   Operation 83 'trunc' 'trunc_ln1298_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_6)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 84 'bitselect' 'tmp_18' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 6, i32 7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 85 'partselect' 'tmp_19' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%and_ln731_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_19, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 86 'bitconcatenate' 'and_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (2.44ns)   --->   "%icmp_ln731_7 = icmp_eq  i22 %and_ln731_7, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 87 'icmp' 'icmp_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_6)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 88 'bitselect' 'tmp_20' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_6)   --->   "%xor_ln731_6 = xor i1 %tmp_20, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 89 'xor' 'xor_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_6 = select i1 %tmp_18, i1 %xor_ln731_6, i1 %icmp_ln731_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 90 'select' 'select_ln731_6' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_6, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 91 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5)> <Delay = 2.06>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_30 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i8.i15, i8 %trunc_ln1298_6, i15 0"   --->   Operation 92 'bitconcatenate' 'r_V_30' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1298_7 = trunc i16 %x_read"   --->   Operation 93 'trunc' 'trunc_ln1298_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_7)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 94 'bitselect' 'tmp_21' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 5, i32 6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 95 'partselect' 'tmp_22' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln731_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_22, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 96 'bitconcatenate' 'and_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (2.44ns)   --->   "%icmp_ln731_8 = icmp_eq  i22 %and_ln731_8, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 97 'icmp' 'icmp_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_7)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 98 'bitselect' 'tmp_23' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_7)   --->   "%xor_ln731_7 = xor i1 %tmp_23, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 99 'xor' 'xor_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_7 = select i1 %tmp_21, i1 %xor_ln731_7, i1 %icmp_ln731_8" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 100 'select' 'select_ln731_7' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_7, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 101 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6)> <Delay = 2.06>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%r_V_31 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i16, i7 %trunc_ln1298_7, i16 0"   --->   Operation 102 'bitconcatenate' 'r_V_31' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln1298_8 = trunc i16 %x_read"   --->   Operation 103 'trunc' 'trunc_ln1298_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_8)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 104 'bitselect' 'tmp_24' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 4, i32 5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 105 'partselect' 'tmp_25' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%and_ln731_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_25, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 106 'bitconcatenate' 'and_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.44ns)   --->   "%icmp_ln731_9 = icmp_eq  i22 %and_ln731_9, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 107 'icmp' 'icmp_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_8)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 108 'bitselect' 'tmp_26' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_8)   --->   "%xor_ln731_8 = xor i1 %tmp_26, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 109 'xor' 'xor_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_8 = select i1 %tmp_24, i1 %xor_ln731_8, i1 %icmp_ln731_9" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 110 'select' 'select_ln731_8' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_8, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 111 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7)> <Delay = 2.06>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_32 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i6.i17, i6 %trunc_ln1298_8, i17 0"   --->   Operation 112 'bitconcatenate' 'r_V_32' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1298_9 = trunc i16 %x_read"   --->   Operation 113 'trunc' 'trunc_ln1298_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_9)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 114 'bitselect' 'tmp_27' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 3, i32 4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 115 'partselect' 'tmp_28' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%and_ln731_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_28, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 116 'bitconcatenate' 'and_ln731_s' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.44ns)   --->   "%icmp_ln731_10 = icmp_eq  i22 %and_ln731_s, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 117 'icmp' 'icmp_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_9)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 118 'bitselect' 'tmp_29' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_9)   --->   "%xor_ln731_9 = xor i1 %tmp_29, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 119 'xor' 'xor_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_9 = select i1 %tmp_27, i1 %xor_ln731_9, i1 %icmp_ln731_10" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 120 'select' 'select_ln731_9' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_9, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 121 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8)> <Delay = 2.06>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%r_V_33 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i5.i18, i5 %trunc_ln1298_9, i18 0"   --->   Operation 122 'bitconcatenate' 'r_V_33' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1298_10 = trunc i16 %x_read"   --->   Operation 123 'trunc' 'trunc_ln1298_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_10)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 124 'bitselect' 'tmp_30' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 2, i32 3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 125 'partselect' 'tmp_31' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%and_ln731_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_31, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 126 'bitconcatenate' 'and_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (2.44ns)   --->   "%icmp_ln731_11 = icmp_eq  i22 %and_ln731_10, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 127 'icmp' 'icmp_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_10)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 128 'bitselect' 'tmp_32' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_10)   --->   "%xor_ln731_10 = xor i1 %tmp_32, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 129 'xor' 'xor_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_10 = select i1 %tmp_30, i1 %xor_ln731_10, i1 %icmp_ln731_11" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 130 'select' 'select_ln731_10' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_10, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 131 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9)> <Delay = 2.06>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_34 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i19, i4 %trunc_ln1298_10, i19 0"   --->   Operation 132 'bitconcatenate' 'r_V_34' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln1298_12 = trunc i16 %x_read"   --->   Operation 133 'trunc' 'trunc_ln1298_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_11)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 134 'bitselect' 'tmp_33' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %x_read, i32 1, i32 2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 135 'partselect' 'tmp_34' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%and_ln731_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %tmp_34, i20 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 136 'bitconcatenate' 'and_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.44ns)   --->   "%icmp_ln731_12 = icmp_eq  i22 %and_ln731_11, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 137 'icmp' 'icmp_ln731_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_11)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 138 'bitselect' 'tmp_35' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_11)   --->   "%xor_ln731_11 = xor i1 %tmp_35, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 139 'xor' 'xor_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_11 = select i1 %tmp_33, i1 %xor_ln731_11, i1 %icmp_ln731_12" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 140 'select' 'select_ln731_11' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_11, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 141 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10)> <Delay = 2.06>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%r_V_35 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i3.i20, i3 %trunc_ln1298_12, i20 0"   --->   Operation 142 'bitconcatenate' 'r_V_35' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1298_13 = trunc i16 %x_read"   --->   Operation 143 'trunc' 'trunc_ln1298_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1298_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i2.i20, i2 %trunc_ln1298_13, i20 0"   --->   Operation 144 'bitconcatenate' 'trunc_ln1298_s' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_12)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 145 'bitselect' 'tmp_36' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (2.44ns)   --->   "%icmp_ln731_13 = icmp_eq  i22 %trunc_ln1298_s, i22 3145728" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 146 'icmp' 'icmp_ln731_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_12)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 147 'bitselect' 'tmp_37' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln731_12)   --->   "%xor_ln731_12 = xor i1 %tmp_37, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 148 'xor' 'xor_ln731_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731_12 = select i1 %tmp_36, i1 %xor_ln731_12, i1 %icmp_ln731_13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 149 'select' 'select_ln731_12' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %select_ln731_12, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 150 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11)> <Delay = 2.06>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%r_V_36 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i2.i21, i2 %trunc_ln1298_13, i21 0"   --->   Operation 151 'bitconcatenate' 'r_V_36' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1298_14 = trunc i16 %x_read"   --->   Operation 152 'trunc' 'trunc_ln1298_14' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln731)   --->   "%xor_ln731_13 = xor i1 %trunc_ln1298_14, i1 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 153 'xor' 'xor_ln731_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln731)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 154 'bitselect' 'tmp_38' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln731 = and i1 %tmp_38, i1 %xor_ln731_13" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 155 'and' 'and_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (2.06ns)   --->   "%br_ln731 = br i1 %and_ln731, void, void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 156 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12)> <Delay = 2.06>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%r_V_37 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i22, i1 %trunc_ln1298_14, i22 0"   --->   Operation 157 'bitconcatenate' 'r_V_37' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.21ns)   --->   "%select_ln731_13 = select i1 %trunc_ln1298_14, i5 19, i5 18" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 158 'select' 'select_ln731_13' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.69ns)   --->   "%select_ln731_14 = select i1 %trunc_ln1298_14, i23 %r_V_37, i23 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 159 'select' 'select_ln731_14' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (2.06ns)   --->   "%br_ln731 = br void %_ZmlILi22ELi0ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi7ELb1EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXT5_EXT5_EXT6_EE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EERK11ap_int_baseIXT5_EXT6_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 160 'br' 'br_ln731' <Predicate = (!icmp_ln1497 & !icmp_ln731 & !select_ln731 & !select_ln731_1 & !select_ln731_2 & !select_ln731_3 & !select_ln731_4 & !select_ln731_5 & !select_ln731_6 & !select_ln731_7 & !select_ln731_8 & !select_ln731_9 & !select_ln731_10 & !select_ln731_11 & !select_ln731_12 & !and_ln731)> <Delay = 2.06>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%b_frac_010 = phi i23 %select_ln731_14, void, i23 %p_Result_5, void %_ZN9ap_ufixedILi23ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i23 %r_V_21, void, i23 %r_V_24, void, i23 %r_V_25, void, i23 %r_V_26, void, i23 %r_V_27, void, i23 %r_V_28, void, i23 %r_V_29, void, i23 %r_V_30, void, i23 %r_V_31, void, i23 %r_V_32, void, i23 %r_V_33, void, i23 %r_V_34, void, i23 %r_V_35, void, i23 %r_V_36, void"   --->   Operation 161 'phi' 'b_frac_010' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %b_frac_010, i32 22"   --->   Operation 162 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln748 = br i1 %p_Result_s, void, void" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:748]   --->   Operation 163 'br' 'br_ln748' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %b_frac_010, i32 15, i32 20"   --->   Operation 164 'partselect' 'p_Result_3' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN9ap_ufixedILi30ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi29ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 1.58>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %b_frac_010, i32 16, i32 21"   --->   Operation 166 'partselect' 'p_Result_2' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln748 = br void %_ZN9ap_ufixedILi30ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi29ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:748]   --->   Operation 167 'br' 'br_ln748' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 1.58>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%index0_V = phi i6 %p_Result_2, void, i6 %p_Result_3, void"   --->   Operation 168 'phi' 'index0_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln756 = zext i6 %index0_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 169 'zext' 'zext_ln756' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_inverse_lut_table_array_V_addr = getelementptr i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i32 0, i32 %zext_ln756" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 170 'getelementptr' 'log_apfixed_reduce_log_inverse_lut_table_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 171 'load' 'b_frac_tilde_inverse_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr = getelementptr i22 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V, i32 0, i32 %zext_ln756" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759]   --->   Operation 172 'getelementptr' 'log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759]   --->   Operation 173 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 174 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756]   --->   Operation 174 'load' 'b_frac_tilde_inverse_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_3 : Operation 175 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759]   --->   Operation 175 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 64> <ROM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i23 %b_frac_010"   --->   Operation 176 'zext' 'zext_ln708' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 177 'zext' 'zext_ln708_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_3 : Operation 178 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln708 = mul i24 %zext_ln708, i24 %zext_ln708_1"   --->   Operation 178 'mul' 'mul_ln708' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 179 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln708 = mul i24 %zext_ln708, i24 %zext_ln708_1"   --->   Operation 179 'mul' 'mul_ln708' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 180 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln708 = mul i24 %zext_ln708, i24 %zext_ln708_1"   --->   Operation 180 'mul' 'mul_ln708' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.46>
ST_6 : Operation 181 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln708 = mul i24 %zext_ln708, i24 %zext_ln708_1"   --->   Operation 181 'mul' 'mul_ln708' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i24 %mul_ln708"   --->   Operation 182 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%z1_V = shl i24 %mul_ln708, i24 1"   --->   Operation 183 'shl' 'z1_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i24 %z1_V"   --->   Operation 184 'zext' 'zext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln708, i32 19, i32 22"   --->   Operation 185 'partselect' 'a' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%trunc_ln703 = trunc i24 %mul_ln708"   --->   Operation 186 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln708, i32 22"   --->   Operation 187 'bitselect' 'tmp_40' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%sf = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i5.i23, i5 16, i23 %trunc_ln708"   --->   Operation 188 'bitconcatenate' 'sf' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%tmp_39 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i5.i23.i1, i5 16, i23 %trunc_ln708, i1 0"   --->   Operation 189 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%zext_ln1333 = zext i28 %sf"   --->   Operation 190 'zext' 'zext_ln1333' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%select_ln1333 = select i1 %tmp_40, i29 %tmp_39, i29 %zext_ln1333"   --->   Operation 191 'select' 'select_ln1333' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%lhs = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i19.i9, i19 %trunc_ln703, i9 0"   --->   Operation 192 'bitconcatenate' 'lhs' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%zext_ln1192 = zext i28 %lhs"   --->   Operation 193 'zext' 'zext_ln1192' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (2.46ns) (out node of the LUT)   --->   "%ret_V_3 = add i29 %zext_ln1192, i29 %select_ln1333"   --->   Operation 194 'add' 'ret_V_3' <Predicate = (!icmp_ln1497)> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %a"   --->   Operation 195 'zext' 'zext_ln1116' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 196 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%r_V_22 = mul i28 %zext_ln1118, i28 %zext_ln1116"   --->   Operation 196 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i4 %a" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 197 'zext' 'zext_ln186' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i18 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i32 0, i32 %zext_ln186" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 198 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_6 : Operation 199 [2/2] (2.32ns)   --->   "%logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 199 'load' 'logn_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 4.57>
ST_7 : Operation 200 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%r_V_22 = mul i28 %zext_ln1118, i28 %zext_ln1116"   --->   Operation 200 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 201 [1/2] (2.32ns)   --->   "%logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186]   --->   Operation 201 'load' 'logn_V' <Predicate = (!icmp_ln1497)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i18 %logn_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:251]   --->   Operation 202 'zext' 'zext_ln251' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (2.25ns)   --->   "%add_ln703 = add i22 %zext_ln251, i22 %log_sum_V"   --->   Operation 203 'add' 'add_ln703' <Predicate = (!icmp_ln1497)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 204 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V_22 = mul i28 %zext_ln1118, i28 %zext_ln1116"   --->   Operation 204 'mul' 'r_V_22' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%zext_ln1193 = zext i28 %r_V_22"   --->   Operation 205 'zext' 'zext_ln1193' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 206 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i29 %ret_V_3, i29 %zext_ln1193"   --->   Operation 206 'sub' 'ret_V' <Predicate = (!icmp_ln1497)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.45>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%b_exp_012 = phi i5 %select_ln731_13, void, i5 2, void %_ZN9ap_ufixedILi23ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 1, void, i5 0, void, i5 31, void, i5 30, void, i5 29, void, i5 28, void, i5 27, void, i5 26, void, i5 25, void, i5 24, void, i5 23, void, i5 22, void, i5 21, void, i5 20, void" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731]   --->   Operation 207 'phi' 'b_exp_012' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i5 %b_exp_012"   --->   Operation 208 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (6.43ns)   --->   "%r_V = mul i28 %sext_ln1118, i28 2907269"   --->   Operation 209 'mul' 'r_V' <Predicate = (!icmp_ln1497)> <Delay = 6.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = sub i29 %ret_V_3, i29 %zext_ln1193"   --->   Operation 210 'sub' 'ret_V' <Predicate = (!icmp_ln1497)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i15 @_ssdm_op_PartSelect.i15.i29.i32.i32, i29 %ret_V, i32 14, i32 28"   --->   Operation 211 'partselect' 'tmp_41' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i9 @_ssdm_op_PartSelect.i9.i29.i32.i32, i29 %ret_V, i32 20, i32 28"   --->   Operation 212 'partselect' 'tmp_42' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i9 %tmp_42"   --->   Operation 213 'zext' 'zext_ln1115' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (4.35ns)   --->   "%r_V_23 = mul i18 %zext_ln1115, i18 %zext_ln1115"   --->   Operation 214 'mul' 'r_V_23' <Predicate = (!icmp_ln1497)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%r_V_s = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %r_V_23, i32 1, i32 17"   --->   Operation 215 'partselect' 'r_V_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.62>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %tmp_41, i10 0"   --->   Operation 216 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1193_1 = zext i25 %lhs_V"   --->   Operation 217 'zext' 'zext_ln1193_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1193_2 = zext i17 %r_V_s"   --->   Operation 218 'zext' 'zext_ln1193_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (2.34ns)   --->   "%ret_V_2 = sub i26 %zext_ln1193_1, i26 %zext_ln1193_2"   --->   Operation 219 'sub' 'ret_V_2' <Predicate = (!icmp_ln1497)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_2, i32 10, i32 25"   --->   Operation 220 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i16 %trunc_ln708_2"   --->   Operation 221 'sext' 'sext_ln708' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i22 @_ssdm_op_PartSelect.i22.i28.i32.i32, i28 %r_V, i32 6, i32 27"   --->   Operation 222 'partselect' 'tmp_43' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i22.i6, i22 %tmp_43, i6 0"   --->   Operation 223 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i28 %shl_ln"   --->   Operation 224 'sext' 'sext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i22 %add_ln703"   --->   Operation 225 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %trunc_ln708_2"   --->   Operation 226 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i19 @_ssdm_op_PartSelect.i19.i28.i32.i32, i28 %r_V, i32 6, i32 24"   --->   Operation 227 'partselect' 'tmp_44' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %tmp_44, i6 0"   --->   Operation 228 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i29 %sext_ln703, i29 %sext_ln708"   --->   Operation 229 'add' 'add_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 230 [1/1] (2.34ns)   --->   "%add_ln703_3 = add i25 %trunc_ln, i25 %sext_ln703_2"   --->   Operation 230 'add' 'add_ln703_3' <Predicate = (!icmp_ln1497)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%log_base_V_2 = add i29 %add_ln703_2, i29 %sext_ln703_1"   --->   Operation 231 'add' 'log_base_V_2' <Predicate = (!icmp_ln1497)> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %log_base_V_2, i32 28"   --->   Operation 232 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.75>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i22 %add_ln703"   --->   Operation 233 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln778 = add i25 %add_ln703_3, i25 %sext_ln703_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 234 'add' 'add_ln778' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %p_Result_6, i9 256"   --->   Operation 235 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i10 %shl_ln1"   --->   Operation 236 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (4.16ns) (root node of TernaryAdder)   --->   "%log_base_V = add i25 %add_ln778, i25 %sext_ln703_4"   --->   Operation 237 'add' 'log_base_V' <Predicate = (!icmp_ln1497)> <Delay = 4.16> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%r_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %log_base_V, i32 9, i32 24"   --->   Operation 238 'partselect' 'r_V_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit._crit_edge"   --->   Operation 239 'br' 'br_ln0' <Predicate = (!icmp_ln1497)> <Delay = 1.58>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%r_V_5 = phi i16 %r_V_4, void %_ZN9ap_ufixedILi30ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi29ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i16 32768, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 240 'phi' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%ret_ln793 = ret i16 %r_V_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:793]   --->   Operation 241 'ret' 'ret_ln793' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.5ns
The critical path consists of the following:
	wire read on port 'x' [9]  (0 ns)
	'icmp' operation ('icmp_ln731_13', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731) [156]  (2.45 ns)
	'select' operation ('select_ln731_12', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731) [159]  (0.993 ns)
	multiplexor before 'phi' operation ('b_exp_012', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731) with incoming values : ('select_ln731_13', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731) [174]  (2.06 ns)

 <State 2>: 4.84ns
The critical path consists of the following:
	'phi' operation ('r.V') with incoming values : ('__Result__') ('r.V') ('select_ln731_14', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:731) [175]  (0 ns)
	multiplexor before 'phi' operation ('index0.V') with incoming values : ('p_Result_3') ('p_Result_2') [187]  (1.59 ns)
	'phi' operation ('index0.V') with incoming values : ('p_Result_3') ('p_Result_2') [187]  (0 ns)
	'getelementptr' operation ('log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V_addr', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759) [191]  (0 ns)
	'load' operation ('log_sum.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:759) on array 'log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_0_5_64_array_V' [192]  (3.25 ns)

 <State 3>: 4.47ns
The critical path consists of the following:
	'load' operation ('b_frac_tilde_inverse.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:756) on array 'log_apfixed_reduce_log_inverse_lut_table_array_V' [190]  (2.32 ns)
	'mul' operation of DSP[195] ('mul_ln708') [195]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[195] ('mul_ln708') [195]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[195] ('mul_ln708') [195]  (2.15 ns)

 <State 6>: 2.46ns
The critical path consists of the following:
	'mul' operation of DSP[195] ('mul_ln708') [195]  (0 ns)
	'select' operation ('select_ln1333') [205]  (0 ns)
	'add' operation ('ret.V') [208]  (2.46 ns)

 <State 7>: 4.58ns
The critical path consists of the following:
	'load' operation ('logn.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:186) on array 'log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V' [215]  (2.32 ns)
	'add' operation ('add_ln703') [231]  (2.26 ns)

 <State 8>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[212] ('r.V') [210]  (0 ns)
	'sub' operation of DSP[212] ('ret.V') [212]  (2.1 ns)

 <State 9>: 6.45ns
The critical path consists of the following:
	'sub' operation of DSP[212] ('ret.V') [212]  (2.1 ns)
	'mul' operation ('r.V') [220]  (4.35 ns)

 <State 10>: 6.63ns
The critical path consists of the following:
	'sub' operation ('ret.V') [225]  (2.34 ns)
	'add' operation ('add_ln703_2') [236]  (0 ns)
	'add' operation ('log_base.V') [239]  (4.28 ns)

 <State 11>: 5.75ns
The critical path consists of the following:
	'add' operation ('add_ln778', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_log_apfixed.h:778) [240]  (0 ns)
	'add' operation ('log_base.V') [244]  (4.17 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V') [248]  (1.59 ns)
	'phi' operation ('r.V') with incoming values : ('r.V') [248]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
