###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Tue Mar 10 01:22:57 2020
#  Design:            activationFunction
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix activationFunction_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin out_bias_reg[3]/CP 
Endpoint:   out_bias_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                  10.000
= Required Time                 9.896
- Arrival Time                  1.241
= Slack Time                    8.655
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.655 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.683 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.842 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.977 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.085 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.248 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.533 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.729 | 
     | U2299           | B2 ^ -> ZN v | AOI221D0 | 0.110 |   1.184 |    9.839 | 
     | U2294           | A2 v -> ZN ^ | ND4D0    | 0.057 |   1.241 |    9.896 | 
     | out_bias_reg[3] | D ^          | EDFQD2   | 0.000 |   1.241 |    9.896 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.655 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.655 | 
     | clk__L2_I1      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.655 | 
     | out_bias_reg[3] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.655 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin out_bias_reg[11]/CP 
Endpoint:   out_bias_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.234
= Slack Time                    8.663
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.663 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.692 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.850 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.985 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.093 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.257 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.541 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.737 | 
     | U2227            | B2 ^ -> ZN v | AOI221D0 | 0.102 |   1.176 |    9.839 | 
     | U2222            | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.234 |    9.897 | 
     | out_bias_reg[11] | D ^          | EDFQD2   | 0.000 |   1.234 |    9.897 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.663 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.663 | 
     | clk__L2_I9       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.663 | 
     | out_bias_reg[11] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.663 | 
     +---------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin out_coef_reg[11]/CP 
Endpoint:   out_coef_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.234
= Slack Time                    8.664
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.664 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.692 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.851 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.986 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.094 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.257 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.542 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.738 | 
     | U2371            | B2 ^ -> ZN v | AOI221D0 | 0.105 |   1.179 |    9.843 | 
     | U2366            | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.234 |    9.898 | 
     | out_coef_reg[11] | D ^          | EDFQD2   | 0.000 |   1.234 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.664 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.664 | 
     | clk__L2_I0       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.664 | 
     | out_coef_reg[11] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.664 | 
     +---------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin out_coef_reg[4]/CP 
Endpoint:   out_coef_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.234
= Slack Time                    8.664
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.664 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.693 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.851 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.986 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.094 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.258 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.542 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.738 | 
     | U2434           | B2 ^ -> ZN v | AOI221D0 | 0.102 |   1.176 |    9.840 | 
     | U2429           | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.234 |    9.898 | 
     | out_coef_reg[4] | D ^          | EDFQD2   | 0.000 |   1.234 |    9.898 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.664 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.664 | 
     | clk__L2_I8      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.664 | 
     | out_coef_reg[4] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.664 | 
     +--------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin out_coef_reg[7]/CP 
Endpoint:   out_coef_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.230
= Slack Time                    8.668
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.669 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.697 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.856 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.991 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.099 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.262 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.546 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.743 | 
     | U2407           | B2 ^ -> ZN v | AOI221D0 | 0.102 |   1.176 |    9.844 | 
     | U2402           | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.230 |    9.899 | 
     | out_coef_reg[7] | D ^          | EDFQD2   | 0.000 |   1.230 |    9.899 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.668 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.668 | 
     | clk__L2_I7      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.668 | 
     | out_coef_reg[7] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.668 | 
     +--------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin out_coef_reg[13]/CP 
Endpoint:   out_coef_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                  10.000
= Required Time                 9.900
- Arrival Time                  1.230
= Slack Time                    8.670
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.670 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.699 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.857 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.992 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.100 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.264 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.548 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.744 | 
     | U2353            | B2 ^ -> ZN v | AOI221D0 | 0.103 |   1.177 |    9.847 | 
     | U2348            | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.230 |    9.900 | 
     | out_coef_reg[13] | D ^          | EDFQD2   | 0.000 |   1.230 |    9.900 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.670 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.670 | 
     | clk__L2_I1       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.670 | 
     | out_coef_reg[13] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.670 | 
     +---------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin out_coef_reg[10]/CP 
Endpoint:   out_coef_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.228
= Slack Time                    8.670
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.670 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.699 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.857 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.992 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.100 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.264 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.548 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.744 | 
     | U2380            | B2 ^ -> ZN v | AOI221D0 | 0.097 |   1.171 |    9.841 | 
     | U2375            | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.228 |    9.898 | 
     | out_coef_reg[10] | D ^          | EDFQD2   | 0.000 |   1.228 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.670 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.670 | 
     | clk__L2_I9       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.670 | 
     | out_coef_reg[10] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.670 | 
     +---------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin out_coef_reg[14]/CP 
Endpoint:   out_coef_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                  10.000
= Required Time                 9.900
- Arrival Time                  1.229
= Slack Time                    8.671
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.671 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.699 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.858 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.993 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.101 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.264 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.549 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.745 | 
     | U2344            | B2 ^ -> ZN v | AOI221D0 | 0.103 |   1.177 |    9.847 | 
     | U2339            | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.229 |    9.900 | 
     | out_coef_reg[14] | D ^          | EDFQD2   | 0.000 |   1.229 |    9.900 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.671 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.671 | 
     | clk__L2_I5       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.671 | 
     | out_coef_reg[14] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.671 | 
     +---------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin out_bias_reg[15]/CP 
Endpoint:   out_bias_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.226
= Slack Time                    8.673
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.673 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.702 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.860 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.995 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.103 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.267 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.551 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.747 | 
     | U2191            | B2 ^ -> ZN v | AOI221D0 | 0.099 |   1.174 |    9.847 | 
     | U2186            | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.226 |    9.899 | 
     | out_bias_reg[15] | D ^          | EDFQD2   | 0.000 |   1.226 |    9.899 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.673 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.673 | 
     | clk__L2_I5       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.673 | 
     | out_bias_reg[15] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.673 | 
     +---------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin out_bias_reg[9]/CP 
Endpoint:   out_bias_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.226
= Slack Time                    8.674
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.674 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.702 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.861 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.996 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.104 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.267 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.552 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.748 | 
     | U2245           | B2 ^ -> ZN v | AOI221D0 | 0.100 |   1.174 |    9.848 | 
     | U2240           | A2 v -> ZN ^ | ND4D0    | 0.051 |   1.226 |    9.899 | 
     | out_bias_reg[9] | D ^          | EDFQD2   | 0.000 |   1.226 |    9.899 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.674 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.674 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.674 | 
     | out_bias_reg[9] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.674 | 
     +--------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin out_coef_reg[15]/CP 
Endpoint:   out_coef_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.224
= Slack Time                    8.674
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.674 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.703 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.862 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.996 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.104 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.268 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.552 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.749 | 
     | U2335            | B2 ^ -> ZN v | AOI221D0 | 0.095 |   1.169 |    9.844 | 
     | U2330            | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.224 |    9.898 | 
     | out_coef_reg[15] | D ^          | EDFQD2   | 0.000 |   1.224 |    9.898 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.674 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.674 | 
     | clk__L2_I4       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.674 | 
     | out_coef_reg[15] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.674 | 
     +---------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin out_bias_reg[6]/CP 
Endpoint:   out_bias_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.225
= Slack Time                    8.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.675 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.703 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.862 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.997 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.105 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.268 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.553 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.749 | 
     | U2272           | B2 ^ -> ZN v | AOI221D0 | 0.098 |   1.172 |    9.847 | 
     | U2267           | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.225 |    9.899 | 
     | out_bias_reg[6] | D ^          | EDFQD2   | 0.000 |   1.225 |    9.899 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.675 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.675 | 
     | clk__L2_I9      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.675 | 
     | out_bias_reg[6] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.675 | 
     +--------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin out_bias_reg[7]/CP 
Endpoint:   out_bias_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.224
= Slack Time                    8.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.675 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.704 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.862 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.997 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.105 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.269 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.553 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.749 | 
     | U2263           | B2 ^ -> ZN v | AOI221D0 | 0.098 |   1.172 |    9.847 | 
     | U2258           | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.224 |    9.899 | 
     | out_bias_reg[7] | D ^          | EDFQD2   | 0.000 |   1.224 |    9.899 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.675 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.675 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.675 | 
     | out_bias_reg[7] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.675 | 
     +--------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin out_bias_reg[13]/CP 
Endpoint:   out_bias_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                  10.000
= Required Time                 9.900
- Arrival Time                  1.224
= Slack Time                    8.676
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.676 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.704 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.863 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.998 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.106 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.269 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.554 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.750 | 
     | U2209            | B2 ^ -> ZN v | AOI221D0 | 0.098 |   1.172 |    9.848 | 
     | U2204            | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.224 |    9.900 | 
     | out_bias_reg[13] | D ^          | EDFQD2   | 0.000 |   1.224 |    9.900 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.676 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.676 | 
     | clk__L2_I11      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.676 | 
     | out_bias_reg[13] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.676 | 
     +---------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin out_bias_reg[2]/CP 
Endpoint:   out_bias_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.223
= Slack Time                    8.676
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.676 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.704 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.863 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.998 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.106 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.269 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.554 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.750 | 
     | U2308           | B2 ^ -> ZN v | AOI221D0 | 0.096 |   1.170 |    9.846 | 
     | U2303           | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.223 |    9.899 | 
     | out_bias_reg[2] | D ^          | EDFQD2   | 0.000 |   1.223 |    9.899 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.676 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.676 | 
     | clk__L2_I11     | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.676 | 
     | out_bias_reg[2] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.676 | 
     +--------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin out_bias_reg[4]/CP 
Endpoint:   out_bias_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.221
= Slack Time                    8.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.677 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.705 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.864 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.999 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.107 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.270 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.554 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.751 | 
     | U2290           | B2 ^ -> ZN v | AOI221D0 | 0.095 |   1.169 |    9.846 | 
     | U2285           | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.221 |    9.897 | 
     | out_bias_reg[4] | D ^          | EDFQD2   | 0.000 |   1.221 |    9.897 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.677 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.677 | 
     | clk__L2_I1      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.677 | 
     | out_bias_reg[4] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.677 | 
     +--------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin out_coef_reg[1]/CP 
Endpoint:   out_coef_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                  10.000
= Required Time                 9.900
- Arrival Time                  1.223
= Slack Time                    8.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.677 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.706 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.864 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    8.999 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.107 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.271 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.555 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.751 | 
     | U2464           | B2 ^ -> ZN v | AOI221D0 | 0.098 |   1.172 |    9.849 | 
     | U2456           | A2 v -> ZN ^ | ND4D0    | 0.051 |   1.223 |    9.900 | 
     | out_coef_reg[1] | D ^          | EDFQD2   | 0.000 |   1.223 |    9.900 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.677 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.677 | 
     | clk__L2_I7      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.677 | 
     | out_coef_reg[1] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.677 | 
     +--------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin out_coef_reg[8]/CP 
Endpoint:   out_coef_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.222
= Slack Time                    8.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.678 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.706 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.865 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.000 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.108 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.271 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.556 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.752 | 
     | U2398           | B2 ^ -> ZN v | AOI221D0 | 0.095 |   1.169 |    9.847 | 
     | U2393           | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.222 |    9.899 | 
     | out_coef_reg[8] | D ^          | EDFQD2   | 0.000 |   1.222 |    9.899 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.678 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.678 | 
     | clk__L2_I10     | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.678 | 
     | out_coef_reg[8] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.678 | 
     +--------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin out_bias_reg[0]/CP 
Endpoint:   out_bias_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.221
= Slack Time                    8.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.678 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.706 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.865 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.000 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.108 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.271 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.556 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.752 | 
     | U2326           | B2 ^ -> ZN v | AOI221D0 | 0.095 |   1.169 |    9.847 | 
     | U2321           | A2 v -> ZN ^ | ND4D0    | 0.052 |   1.221 |    9.899 | 
     | out_bias_reg[0] | D ^          | EDFQD2   | 0.000 |   1.221 |    9.899 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.678 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.678 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.678 | 
     | out_bias_reg[0] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.678 | 
     +--------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin out_coef_reg[9]/CP 
Endpoint:   out_coef_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.220
= Slack Time                    8.679
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.679 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.708 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.866 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.001 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.109 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.273 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.557 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.753 | 
     | U2389           | B2 ^ -> ZN v | AOI221D0 | 0.095 |   1.169 |    9.848 | 
     | U2384           | A2 v -> ZN ^ | ND4D0    | 0.051 |   1.220 |    9.899 | 
     | out_coef_reg[9] | D ^          | EDFQD2   | 0.000 |   1.220 |    9.899 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.679 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.679 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.679 | 
     | out_coef_reg[9] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.679 | 
     +--------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin out_coef_reg[3]/CP 
Endpoint:   out_coef_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                  10.000
= Required Time                 9.900
- Arrival Time                  1.217
= Slack Time                    8.683
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.683 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.712 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.870 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.005 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.113 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.277 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.561 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.757 | 
     | U2443           | B2 ^ -> ZN v | AOI221D0 | 0.092 |   1.167 |    9.850 | 
     | U2438           | A2 v -> ZN ^ | ND4D0    | 0.050 |   1.217 |    9.900 | 
     | out_coef_reg[3] | D ^          | EDFQD2   | 0.000 |   1.217 |    9.900 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.683 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.683 | 
     | clk__L2_I9      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.683 | 
     | out_coef_reg[3] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.683 | 
     +--------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin out_coef_reg[2]/CP 
Endpoint:   out_coef_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.215
= Slack Time                    8.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.684 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.712 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.871 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.006 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.114 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.277 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.561 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.758 | 
     | U2452           | B2 ^ -> ZN v | AOI221D0 | 0.088 |   1.162 |    9.845 | 
     | U2447           | A2 v -> ZN ^ | ND4D0    | 0.053 |   1.215 |    9.898 | 
     | out_coef_reg[2] | D ^          | EDFQD2   | 0.000 |   1.215 |    9.898 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.684 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.684 | 
     | clk__L2_I6      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.684 | 
     | out_coef_reg[2] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.684 | 
     +--------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin out_bias_reg[10]/CP 
Endpoint:   out_bias_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                  10.000
= Required Time                 9.900
- Arrival Time                  1.215
= Slack Time                    8.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.685 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.713 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.872 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.007 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.115 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.278 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.563 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.196 |   1.074 |    9.759 | 
     | U2236            | B2 ^ -> ZN v | AOI221D0 | 0.091 |   1.165 |    9.850 | 
     | U2231            | A2 v -> ZN ^ | ND4D0    | 0.050 |   1.215 |    9.900 | 
     | out_bias_reg[10] | D ^          | EDFQD2   | 0.000 |   1.215 |    9.900 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.685 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.685 | 
     | clk__L2_I10      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.685 | 
     | out_bias_reg[10] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.685 | 
     +---------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin out_bias_reg[14]/CP 
Endpoint:   out_bias_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: val[15]            (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.118
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  1.168
= Slack Time                    8.714
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] ^    |          |       |   0.000 |    8.714 | 
     | U2555            | I ^ -> ZN v  | CKND0    | 0.024 |   0.024 |    8.738 | 
     | U2554            | A2 v -> ZN ^ | ND3D0    | 0.089 |   0.113 |    8.827 | 
     | U2553            | I ^ -> ZN v  | CKND0    | 0.098 |   0.211 |    8.925 | 
     | U2493            | A1 v -> ZN ^ | CKND2D0  | 0.102 |   0.314 |    9.027 | 
     | U2484            | A1 ^ -> ZN v | NR4D0    | 0.058 |   0.371 |    9.085 | 
     | U2477            | A2 v -> Z v  | OA21D0   | 0.203 |   0.574 |    9.288 | 
     | FE_OFCC6_n2989   | I v -> Z v   | CKBD2    | 0.171 |   0.746 |    9.459 | 
     | U2197            | A2 v -> Z v  | AO22D0   | 0.136 |   0.881 |    9.595 | 
     | U2196            | C v -> ZN ^  | AOI221D0 | 0.169 |   1.050 |    9.764 | 
     | U2195            | A4 ^ -> ZN v | ND4D0    | 0.118 |   1.168 |    9.882 | 
     | out_bias_reg[14] | D v          | EDFQD2   | 0.000 |   1.168 |    9.882 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.714 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.714 | 
     | clk__L2_I8       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.714 | 
     | out_bias_reg[14] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.714 | 
     +---------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin out_coef_reg[5]/CP 
Endpoint:   out_coef_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.166
= Slack Time                    8.731
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.731 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.759 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.918 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.053 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.161 | 
     | U2484           | A1 v -> ZN ^ | NR4D0    | 0.093 |   0.523 |    9.254 | 
     | U2477           | A2 ^ -> Z ^  | OA21D0   | 0.247 |   0.770 |    9.501 | 
     | FE_OFCC6_n2989  | I ^ -> Z ^   | CKBD2    | 0.195 |   0.966 |    9.696 | 
     | U2422           | A2 ^ -> Z ^  | AO22D0   | 0.106 |   1.071 |    9.802 | 
     | U2421           | C ^ -> ZN v  | AOI221D0 | 0.040 |   1.111 |    9.842 | 
     | U2420           | A4 v -> ZN ^ | ND4D0    | 0.055 |   1.166 |    9.897 | 
     | out_coef_reg[5] | D ^          | EDFQD2   | 0.000 |   1.166 |    9.897 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.731 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.731 | 
     | clk__L2_I11     | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.731 | 
     | out_coef_reg[5] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.731 | 
     +--------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin out_coef_reg[6]/CP 
Endpoint:   out_coef_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.168
= Slack Time                    8.731
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.731 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.760 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.918 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.053 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.161 | 
     | U2484           | A1 v -> ZN ^ | NR4D0    | 0.093 |   0.523 |    9.255 | 
     | U2477           | A2 ^ -> Z ^  | OA21D0   | 0.247 |   0.770 |    9.501 | 
     | FE_OFCC6_n2989  | I ^ -> Z ^   | CKBD2    | 0.195 |   0.965 |    9.697 | 
     | U2413           | A2 ^ -> Z ^  | AO22D0   | 0.113 |   1.078 |    9.810 | 
     | U2412           | C ^ -> ZN v  | AOI221D0 | 0.040 |   1.118 |    9.849 | 
     | U2411           | A4 v -> ZN ^ | ND4D0    | 0.050 |   1.168 |    9.899 | 
     | out_coef_reg[6] | D ^          | EDFQD2   | 0.000 |   1.168 |    9.899 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.731 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.731 | 
     | clk__L2_I6      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.731 | 
     | out_coef_reg[6] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.731 | 
     +--------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin out_bias_reg[5]/CP 
Endpoint:   out_bias_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.899
- Arrival Time                  1.161
= Slack Time                    8.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.737 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.766 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    8.925 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.059 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.167 | 
     | U2484           | A1 v -> ZN ^ | NR4D0    | 0.093 |   0.523 |    9.261 | 
     | U2477           | A2 ^ -> Z ^  | OA21D0   | 0.247 |   0.770 |    9.508 | 
     | FE_OFCC6_n2989  | I ^ -> Z ^   | CKBD2    | 0.195 |   0.965 |    9.703 | 
     | U2278           | A2 ^ -> Z ^  | AO22D0   | 0.106 |   1.071 |    9.809 | 
     | U2277           | C ^ -> ZN v  | AOI221D0 | 0.039 |   1.111 |    9.848 | 
     | U2276           | A4 v -> ZN ^ | ND4D0    | 0.051 |   1.161 |    9.899 | 
     | out_bias_reg[5] | D ^          | EDFQD2   | 0.000 |   1.161 |    9.899 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.737 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.737 | 
     | clk__L2_I6      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -8.737 | 
     | out_bias_reg[5] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.737 | 
     +--------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin out_coef_reg[12]/CP 
Endpoint:   out_coef_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                  10.000
= Required Time                 9.880
- Arrival Time                  1.113
= Slack Time                    8.767
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.767 | 
     | U2497            | A1 v -> ZN ^ | CKND2D0  | 0.234 |   0.234 |    9.001 | 
     | U2118            | A1 ^ -> ZN v | OAI21D1  | 0.243 |   0.477 |    9.244 | 
     | FE_OFCC11_n2994  | I v -> Z v   | BUFFD1   | 0.218 |   0.695 |    9.461 | 
     | U2361            | A2 v -> Z v  | AO22D0   | 0.140 |   0.834 |    9.601 | 
     | U2360            | C v -> ZN ^  | AOI221D0 | 0.158 |   0.993 |    9.759 | 
     | U2357            | A3 ^ -> ZN v | ND4D0    | 0.121 |   1.113 |    9.880 | 
     | out_coef_reg[12] | D v          | EDFQD2   | 0.000 |   1.113 |    9.880 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.767 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.767 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.767 | 
     | out_coef_reg[12] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.767 | 
     +---------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin out_bias_reg[1]/CP 
Endpoint:   out_bias_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                  10.000
= Required Time                 9.898
- Arrival Time                  1.074
= Slack Time                    8.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.823 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.028 |    8.852 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    9.010 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.145 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.253 | 
     | U2115           | A2 v -> ZN ^ | OAI22D1  | 0.252 |   0.682 |    9.505 | 
     | FE_OFCC12_n3005 | I ^ -> Z ^   | CKBD2    | 0.184 |   0.866 |    9.689 | 
     | U2320           | B2 ^ -> Z ^  | AO22D0   | 0.121 |   0.987 |    9.810 | 
     | U2319           | C ^ -> ZN v  | AOI221D0 | 0.039 |   1.026 |    9.850 | 
     | U2312           | A1 v -> ZN ^ | ND4D0    | 0.048 |   1.074 |    9.898 | 
     | out_bias_reg[1] | D ^          | EDFQD2   | 0.000 |   1.074 |    9.898 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.823 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.823 | 
     | clk__L2_I3      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.823 | 
     | out_bias_reg[1] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.823 | 
     +--------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin out_bias_reg[8]/CP 
Endpoint:   out_bias_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                  10.000
= Required Time                 9.896
- Arrival Time                  1.058
= Slack Time                    8.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.838 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.866 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    9.025 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.160 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.268 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.431 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.716 | 
     | U2254           | B2 ^ -> ZN v | AOI221D0 | 0.117 |   0.995 |    9.832 | 
     | U2249           | A2 v -> ZN ^ | ND4D0    | 0.063 |   1.058 |    9.896 | 
     | out_bias_reg[8] | D ^          | EDFQD2   | 0.000 |   1.058 |    9.896 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.838 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.838 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.838 | 
     | out_bias_reg[8] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.838 | 
     +--------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin out_bias_reg[12]/CP 
Endpoint:   out_bias_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                  10.000
= Required Time                 9.896
- Arrival Time                  1.054
= Slack Time                    8.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.842 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.871 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    9.029 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.164 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.272 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.436 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.720 | 
     | U2218            | B2 ^ -> ZN v | AOI221D0 | 0.114 |   0.992 |    9.834 | 
     | U2213            | A2 v -> ZN ^ | ND4D0    | 0.062 |   1.054 |    9.896 | 
     | out_bias_reg[12] | D ^          | EDFQD2   | 0.000 |   1.054 |    9.896 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.842 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.842 | 
     | clk__L2_I3       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.842 | 
     | out_bias_reg[12] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.842 | 
     +---------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin out_coef_reg[0]/CP 
Endpoint:   out_coef_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.104
+ Phase Shift                  10.000
= Required Time                 9.896
- Arrival Time                  1.042
= Slack Time                    8.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.855 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.029 |   0.029 |    8.883 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.159 |   0.187 |    9.042 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.135 |   0.322 |    9.177 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.108 |   0.430 |    9.285 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.164 |   0.594 |    9.448 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.284 |   0.878 |    9.733 | 
     | U2485           | A2 ^ -> ZN v | AOI221D0 | 0.100 |   0.978 |    9.832 | 
     | U2470           | A3 v -> ZN ^ | ND4D0    | 0.064 |   1.042 |    9.896 | 
     | out_coef_reg[0] | D ^          | EDFQD2   | 0.000 |   1.042 |    9.896 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.855 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.855 | 
     | clk__L2_I3      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -8.855 | 
     | out_coef_reg[0] | CP ^       | EDFQD2 | 0.000 |   0.000 |   -8.855 | 
     +--------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin entry_reg[5][9]/CP 
Endpoint:   entry_reg[5][9]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.592
= Slack Time                    9.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.305 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.420 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.624 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.789 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.893 | 
     | entry_reg[5][9]  | E ^          | EDFQD1 | 0.004 |   0.592 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.305 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.305 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.305 | 
     | entry_reg[5][9] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.305 | 
     +--------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin entry_reg[5][31]/CP 
Endpoint:   entry_reg[5][31]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.592
= Slack Time                    9.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.305 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.420 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.624 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.789 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.893 | 
     | entry_reg[5][31] | E ^          | EDFQD1 | 0.004 |   0.592 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.305 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.305 | 
     | clk__L2_I4       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.305 | 
     | entry_reg[5][31] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.305 | 
     +---------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin entry_reg[5][0]/CP 
Endpoint:   entry_reg[5][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.591
= Slack Time                    9.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.305 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.420 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.624 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.789 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.893 | 
     | entry_reg[5][0]  | E ^          | EDFQD1 | 0.004 |   0.591 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.305 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.305 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.305 | 
     | entry_reg[5][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.305 | 
     +--------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin entry_reg[5][25]/CP 
Endpoint:   entry_reg[5][25]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.591
= Slack Time                    9.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.305 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.420 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.624 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.789 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.893 | 
     | entry_reg[5][25] | E ^          | EDFQD1 | 0.004 |   0.591 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.305 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.305 | 
     | clk__L2_I0       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.305 | 
     | entry_reg[5][25] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.305 | 
     +---------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin entry_reg[5][27]/CP 
Endpoint:   entry_reg[5][27]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.591
= Slack Time                    9.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.305 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.420 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.624 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.789 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.893 | 
     | entry_reg[5][27] | E ^          | EDFQD1 | 0.004 |   0.591 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.305 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.305 | 
     | clk__L2_I0       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.305 | 
     | entry_reg[5][27] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.305 | 
     +---------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin entry_reg[5][4]/CP 
Endpoint:   entry_reg[5][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.591
= Slack Time                    9.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.306 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.420 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.625 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.790 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.893 | 
     | entry_reg[5][4]  | E ^          | EDFQD1 | 0.003 |   0.591 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.306 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.306 | 
     | clk__L2_I1      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.306 | 
     | entry_reg[5][4] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.306 | 
     +--------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin entry_reg[5][3]/CP 
Endpoint:   entry_reg[5][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.591
= Slack Time                    9.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.306 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.420 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.625 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.790 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.893 | 
     | entry_reg[5][3]  | E ^          | EDFQD1 | 0.003 |   0.591 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.306 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.306 | 
     | clk__L2_I1      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.306 | 
     | entry_reg[5][3] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.306 | 
     +--------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin entry_reg[5][12]/CP 
Endpoint:   entry_reg[5][12]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.591
= Slack Time                    9.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.306 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.421 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.625 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.790 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.894 | 
     | entry_reg[5][12] | E ^          | EDFQD1 | 0.003 |   0.591 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.306 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.306 | 
     | clk__L2_I3       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.306 | 
     | entry_reg[5][12] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.306 | 
     +---------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin entry_reg[5][8]/CP 
Endpoint:   entry_reg[5][8]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.590
= Slack Time                    9.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.306 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.421 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.625 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.790 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.894 | 
     | entry_reg[5][8]  | E ^          | EDFQD1 | 0.003 |   0.590 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.306 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.306 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.306 | 
     | entry_reg[5][8] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.306 | 
     +--------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin entry_reg[5][28]/CP 
Endpoint:   entry_reg[5][28]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.590
= Slack Time                    9.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.306 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.421 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.625 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.790 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.894 | 
     | entry_reg[5][28] | E ^          | EDFQD1 | 0.003 |   0.590 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.306 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.306 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.306 | 
     | entry_reg[5][28] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.306 | 
     +---------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin entry_reg[5][2]/CP 
Endpoint:   entry_reg[5][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.590
= Slack Time                    9.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.306 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.421 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.626 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.791 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.894 | 
     | entry_reg[5][2]  | E ^          | EDFQD1 | 0.002 |   0.590 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.306 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.306 | 
     | clk__L2_I11     | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.306 | 
     | entry_reg[5][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.306 | 
     +--------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin entry_reg[5][1]/CP 
Endpoint:   entry_reg[5][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.590
= Slack Time                    9.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.307 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.421 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.626 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.791 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.894 | 
     | entry_reg[5][1]  | E ^          | EDFQD1 | 0.002 |   0.590 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.307 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.307 | 
     | clk__L2_I11     | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.307 | 
     | entry_reg[5][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.307 | 
     +--------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin entry_reg[5][5]/CP 
Endpoint:   entry_reg[5][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.590
= Slack Time                    9.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.307 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.422 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.626 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.791 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.894 | 
     | entry_reg[5][5]  | E ^          | EDFQD1 | 0.002 |   0.590 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.307 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.307 | 
     | clk__L2_I6      | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.307 | 
     | entry_reg[5][5] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.307 | 
     +--------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin entry_reg[5][16]/CP 
Endpoint:   entry_reg[5][16]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.590
= Slack Time                    9.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.307 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.422 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.626 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.791 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.894 | 
     | entry_reg[5][16] | E ^          | EDFQD1 | 0.002 |   0.590 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.307 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.307 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.307 | 
     | entry_reg[5][16] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.307 | 
     +---------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin entry_reg[5][10]/CP 
Endpoint:   entry_reg[5][10]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.590
= Slack Time                    9.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.307 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.422 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.626 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.791 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.895 | 
     | entry_reg[5][10] | E ^          | EDFQD1 | 0.002 |   0.590 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.307 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.307 | 
     | clk__L2_I10      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.307 | 
     | entry_reg[5][10] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.307 | 
     +---------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin entry_reg[5][18]/CP 
Endpoint:   entry_reg[5][18]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.590
= Slack Time                    9.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.307 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.422 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.626 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.791 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.895 | 
     | entry_reg[5][18] | E ^          | EDFQD1 | 0.002 |   0.590 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.307 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.307 | 
     | clk__L2_I10      | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.307 | 
     | entry_reg[5][18] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.307 | 
     +---------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin entry_reg[5][22]/CP 
Endpoint:   entry_reg[5][22]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.590
= Slack Time                    9.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.307 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.422 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.626 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.791 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.895 | 
     | entry_reg[5][22] | E ^          | EDFQD1 | 0.002 |   0.590 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.307 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.307 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD20 | 0.000 |   0.000 |   -9.307 | 
     | entry_reg[5][22] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.307 | 
     +---------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin entry_reg[5][21]/CP 
Endpoint:   entry_reg[5][21]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  0.589
= Slack Time                    9.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.307 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.115 |   0.115 |    9.422 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.319 |    9.627 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.165 |   0.484 |    9.791 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.104 |   0.588 |    9.895 | 
     | entry_reg[5][21] | E ^          | EDFQD1 | 0.002 |   0.589 |    9.897 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.307 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -9.307 | 
     | clk__L2_I8       | I ^ -> Z ^ | CKBD16 | 0.000 |   0.000 |   -9.307 | 
     | entry_reg[5][21] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -9.307 | 
     +---------------------------------------------------------------------+ 

