 
****************************************
Report : clocks
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 01:50:13 2025
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         20.00   {0 10}              G d       {U0_CLK_GATE/GATED_CLK}
CLK_REF         20.00   {0 10}              d         {REF_CLK}
CLK_UART       271.20   {0 135.6}           d         {UART_CLK}
RX_CLK         271.20   {0 135.6}           G d       {U1_ClkDiv/o_div_clk}
TX_CLK        8678.40   {0 4339.2}          G d       {U0_ClkDiv/o_div_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_CLK       REF_CLK        {U0_CLK_GATE/GATED_CLK}
                                            CLK_REF        divide_by(1)
RX_CLK        UART_CLK       {U1_ClkDiv/o_div_clk}
                                            CLK_UART       divide_by(1)
TX_CLK        UART_CLK       {U0_ClkDiv/o_div_clk}
                                            CLK_UART       divide_by(32)
--------------------------------------------------------------------------------
1
