name: "Naja Design Regress"
description: "Synthesize Verilog with Yosys, and test and analyze with Najaeda."
author: "najaeda"
branding:
  icon: "bar-chart-2"
  color: "blue"

inputs:
  yosys_script:
    description: "Path to the Yosys input script"
    required: true
  synth_root:
    description: "Path to the root of the design files"
    required: true

runs:
  using: 'docker'
  image: 'Dockerfile'
  args:
    - ${{ inputs.yosys_script }}
    - ${{ inputs.synth_root }}