rc file Version 1.0

[Design]
COMPILE_PATH=/home/listen/Database/Workspace/FPGAExperiment/ex1_cross_clock_domain_single_bit/sim/test_edge_detect_sync/sim_build
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=edge_detect_sync 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
