<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: structure Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classAxiStreamDma_1_1structure.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">structure Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a938de2ebe18be9571af2065af606a237"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a938de2ebe18be9571af2065af606a237">PROCESS_9</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classAxiStreamDma.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a7d30d005d56707eb3da8b55fe8c48f30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a7d30d005d56707eb3da8b55fe8c48f30">PROCESS_10</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classAxiStreamDma.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#ab5db66e6d308649805d91a7d94ed4fae">ib</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a4e5ee4c7ccae66a17160efe9271997f8">intReadMasters</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a9b5ad946eff43f225a401447ff0cb6f6">intWriteMasters</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a93c528d364e1b2a72e14c0a98b781e27">ob</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#abb8fe22086982bd1245c9d271aa5199b">popFifoValid</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a0498304adc5e9a77df9df664a54ee3d3">r</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:af1bb8d296124345723c90eaafbc91e19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#af1bb8d296124345723c90eaafbc91e19">PROCESS_11</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classAxiStreamDma.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#ab5db66e6d308649805d91a7d94ed4fae">ib</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a16f59a14cfeb6e7335f2ee45a56d5019">ibAck</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#aee325ab53b421e35db571cc10bb344e7">popFifoPFull</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a6c5a7dccaea6b39c1d79211af63b4fc4">pushFifoDout</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2957a8d91a185b0e2bd4067a11e33d56">pushFifoValid</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a0498304adc5e9a77df9df664a54ee3d3">r</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ab2875987c5de0b4a0c7b464479cf9366"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#ab2875987c5de0b4a0c7b464479cf9366">PROCESS_12</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classAxiStreamDma.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a93c528d364e1b2a72e14c0a98b781e27">ob</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a64152069b6f1c547b620688bc23a455f">obAck</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a6c5a7dccaea6b39c1d79211af63b4fc4">pushFifoDout</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2957a8d91a185b0e2bd4067a11e33d56">pushFifoValid</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a0498304adc5e9a77df9df664a54ee3d3">r</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:ac875747a05d922d3237d795b10cd97b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#ac875747a05d922d3237d795b10cd97b4">ibReq</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a27a76013574902f65cb0d6b22f911cc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a27a76013574902f65cb0d6b22f911cc0">obReq</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a16c76108989bb1f01f984cf075207959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a16c76108989bb1f01f984cf075207959">PUSH_ADDR_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma.html#aed58bcbb2917e9aba7a93eb5c6c6f783">FREE_ADDR_WIDTH_G</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab6d559e8e5aa42019defc43eb27be184"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#ab6d559e8e5aa42019defc43eb27be184">POP_ADDR_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma.html#aed58bcbb2917e9aba7a93eb5c6c6f783">FREE_ADDR_WIDTH_G</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1f67afbc972693790a04194e8f6f2185"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a1f67afbc972693790a04194e8f6f2185">POP_FIFO_PFULL_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ab6d559e8e5aa42019defc43eb27be184">POP_ADDR_WIDTH_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aafb971a7ceb99bb2a2c86b7b3d4bee4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2f2c28ff6029908ec5253ad29d02342b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a2f2c28ff6029908ec5253ad29d02342b">PUSH_FIFO_COUNT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a733df976032f1748334c977fdffab5f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a733df976032f1748334c977fdffab5f2">IB_FIFO_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad8fb98d0addda9e045de283a2a2262a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#ad8fb98d0addda9e045de283a2a2262a2">OB_FIFO_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a17f73215f26f396bba998ea0a1a17a25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a17f73215f26f396bba998ea0a1a17a25">CROSSBAR_CONN_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab1f23a6030e56d34e65e5f26b7bb3588"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#ab1f23a6030e56d34e65e5f26b7bb3588">LOC_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a50058e94efc622f97e8e231ba46515fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a50058e94efc622f97e8e231ba46515fc">LOC_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma.html#a7b7fab45bd50d942557843fa52a4a2ee">AXIL_BASE_ADDR_G</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a68193e0df0a4b41c2c02b2143eb7e091"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a68193e0df0a4b41c2c02b2143eb7e091">LOC_NUM_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a86502da1a48f256e0ea2ec55b32c4007"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a86502da1a48f256e0ea2ec55b32c4007">FIFO_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afb6c3403d82cf823adfdafacce86d307"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#afb6c3403d82cf823adfdafacce86d307">FIFO_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma.html#a7b7fab45bd50d942557843fa52a4a2ee">AXIL_BASE_ADDR_G</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 400 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a589426426864180041d5d07bcc4de7a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a589426426864180041d5d07bcc4de7a5">FIFO_NUM_BITS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d964a31d014f6a8d6bcfe4ce6c59dac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a0d964a31d014f6a8d6bcfe4ce6c59dac">AXI_CROSSBAR_MASTERS_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiLitePkg.html#aface200dd8b1e027c906b9da694bf393">AxiLiteCrossbarMasterConfigArray</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ab1f23a6030e56d34e65e5f26b7bb3588">LOC_INDEX_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a50058e94efc622f97e8e231ba46515fc">LOC_BASE_ADDR_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a68193e0df0a4b41c2c02b2143eb7e091">LOC_NUM_BITS_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a17f73215f26f396bba998ea0a1a17a25">CROSSBAR_CONN_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a86502da1a48f256e0ea2ec55b32c4007">FIFO_INDEX_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#afb6c3403d82cf823adfdafacce86d307">FIFO_BASE_ADDR_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a589426426864180041d5d07bcc4de7a5">FIFO_NUM_BITS_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a17f73215f26f396bba998ea0a1a17a25">CROSSBAR_CONN_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3be5a49d6a983ff17008fd9bad52984f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a3be5a49d6a983ff17008fd9bad52984f">REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a20406b9ea389fa7173c97e8a5af69118">maxRxSize</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aa21165a214c16e2ad5064527232247cf">interrupt</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2391a9f9c7b1a5b2425e094bea53a3f1">intEnable</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a8671eef4e5de4d48fb006ea565d21d5d">intAck</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a24670661ff8778fe3d8783a3cab1b41f">acknowledge</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a4c2b818e1be1af4a50cfd331db62109d">online</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a5f6e0a930b8241b796aca3c9b849d3bd">rxEnable</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a37541ca69c14efe2bb108368873f382b">txEnable</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a8eabb48b572439b2df0bf941d6232f7a">fifoClear</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#afa78a206161d45dc5bb7c7acbd0ecdac">swCache</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma.html#a2b41715df1d68ccd8f96916eada55a94">AXI_CACHE_G</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ad35e9ecd741388972b3dc0928cfeeb48">axiReadSlave</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a3e5c4629cfd94695d9c5949fa356645c">AXI_LITE_READ_SLAVE_INIT_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a4fc7fe5760abd8c04e3cb728b8edd6b9">axiWriteSlave</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a4557af55e906fafcc45c4111da8f4cf3">AXI_LITE_WRITE_SLAVE_INIT_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a855137ae79412ac4059fd2ae0b9b0869"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a855137ae79412ac4059fd2ae0b9b0869">IB_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a48644548f2fb0e10c46b6d99081ff741">IbType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a4d1aa26dcfa648e02cbb0964cddbdbfe">state</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#afa37c731eb21d1b24beb6b3784116d41">intPending</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ac875747a05d922d3237d795b10cd97b4">ibReq</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiDmaPkg.html#a666c243e49895fbbbe6d0555c8241741">AXI_WRITE_DMA_REQ_INIT_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a8f330c64cf427a1633bf7032f0afe664">popFifoWrite</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ac5533ebb435e9e59a565667644409a2e">popFifoDin</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2266cd9c7d5db466b48521054cd5c696">pushFifoRead</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adff3ad983374ceebe72b4277011035b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#adff3ad983374ceebe72b4277011035b0">OB_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a699fb3c3b2f20e8a4d5fb61407668a35">ObType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a4d1aa26dcfa648e02cbb0964cddbdbfe">state</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#afa37c731eb21d1b24beb6b3784116d41">intPending</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a27a76013574902f65cb0d6b22f911cc0">obReq</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiDmaPkg.html#aea15d003fcd3b0bb073a902c26c28421">AXI_READ_DMA_REQ_INIT_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a8f330c64cf427a1633bf7032f0afe664">popFifoWrite</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ac5533ebb435e9e59a565667644409a2e">popFifoDin</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2266cd9c7d5db466b48521054cd5c696">pushFifoRead</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a511bb9afc5eeec39ec1676d669ce17cb"><td class="memItemLeft" align="right" valign="top"><b><a class="el" href="classAxiStreamDma_1_1structure.html#a511bb9afc5eeec39ec1676d669ce17cb">StateType</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">WAIT_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_0_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_1_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a0498304adc5e9a77df9df664a54ee3d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a0498304adc5e9a77df9df664a54ee3d3">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a3be5a49d6a983ff17008fd9bad52984f">REG_INIT_C</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a758a8cbb78916a3911d410a62191310d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a758a8cbb78916a3911d410a62191310d">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab5db66e6d308649805d91a7d94ed4fae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#ab5db66e6d308649805d91a7d94ed4fae">ib</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a48644548f2fb0e10c46b6d99081ff741">IbType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a855137ae79412ac4059fd2ae0b9b0869">IB_INIT_C</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad37d184acc08fa0c0475b8b6ed7a395"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#aad37d184acc08fa0c0475b8b6ed7a395">ibin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a48644548f2fb0e10c46b6d99081ff741">IbType</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a93c528d364e1b2a72e14c0a98b781e27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a93c528d364e1b2a72e14c0a98b781e27">ob</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a699fb3c3b2f20e8a4d5fb61407668a35">ObType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#adff3ad983374ceebe72b4277011035b0">OB_INIT_C</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a20361991c08d24e2fe145eeccbe21b8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a20361991c08d24e2fe145eeccbe21b8d">obin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a699fb3c3b2f20e8a4d5fb61407668a35">ObType</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4e5ee4c7ccae66a17160efe9271997f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a4e5ee4c7ccae66a17160efe9271997f8">intReadMasters</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiLitePkg.html#ac3cd253c7238d2ffd1bb6af10fea1d16">AxiLiteReadMasterArray</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a298d1a0e4780e28f5ee829bb59693c3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a298d1a0e4780e28f5ee829bb59693c3c">intReadSlaves</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiLitePkg.html#aab73e8650e20a2837b0d98526051ee2d">AxiLiteReadSlaveArray</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9b5ad946eff43f225a401447ff0cb6f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a9b5ad946eff43f225a401447ff0cb6f6">intWriteMasters</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiLitePkg.html#a314b66b047926d512cfb4f1f83907879">AxiLiteWriteMasterArray</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a12eee2bb98ee3519d9f092075125b4fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a12eee2bb98ee3519d9f092075125b4fd">intWriteSlaves</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiLitePkg.html#a582da51f37d3a86c3f32993b26b31e51">AxiLiteWriteSlaveArray</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac0351fe19b9e6e49c128dc3af0b42831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#ac0351fe19b9e6e49c128dc3af0b42831">popFifoClk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a53ef88b555fe58285635b3f67b8daa44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a53ef88b555fe58285635b3f67b8daa44">popFifoRst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abb8fe22086982bd1245c9d271aa5199b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#abb8fe22086982bd1245c9d271aa5199b">popFifoValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5154fe5a12ee6da4bca8c2f898d8fe0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a5154fe5a12ee6da4bca8c2f898d8fe0f">popFifoWrite</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aee325ab53b421e35db571cc10bb344e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#aee325ab53b421e35db571cc10bb344e7">popFifoPFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab60247f9adaf86c8dd1db66b96fc9620"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#ab60247f9adaf86c8dd1db66b96fc9620">popFifoDin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a2afe5f63a4f5647662037ffa7204a23e">Slv32Array</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a97231734ac08f5421a4e69670448774f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a97231734ac08f5421a4e69670448774f">pushFifoClk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aeae8e2bbdfd352fb7d325631ac7b6176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#aeae8e2bbdfd352fb7d325631ac7b6176">pushFifoRst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2957a8d91a185b0e2bd4067a11e33d56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a2957a8d91a185b0e2bd4067a11e33d56">pushFifoValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2f2c28ff6029908ec5253ad29d02342b">PUSH_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6c5a7dccaea6b39c1d79211af63b4fc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a6c5a7dccaea6b39c1d79211af63b4fc4">pushFifoDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a7bc4b21e03f6a0cc4799dd7e0fc1419d">Slv36Array</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2f2c28ff6029908ec5253ad29d02342b">PUSH_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a74a5900b6b5407ebaee316a73f15c1aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a74a5900b6b5407ebaee316a73f15c1aa">pushFifoRead</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2f2c28ff6029908ec5253ad29d02342b">PUSH_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a64152069b6f1c547b620688bc23a455f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a64152069b6f1c547b620688bc23a455f">obAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiDmaPkg.html#ac636282bf0fbf1c13030885d6cd5588b">AxiReadDmaAckType</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a16f59a14cfeb6e7335f2ee45a56d5019"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a16f59a14cfeb6e7335f2ee45a56d5019">ibAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiDmaPkg.html#a261b254fcd7aee469843f20a43dc453b">AxiWriteDmaAckType</a></b> <span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35f0a6888bd1c2e56754f97c77a534b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:a20406b9ea389fa7173c97e8a5af69118"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a20406b9ea389fa7173c97e8a5af69118">maxRxSize</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:aa21165a214c16e2ad5064527232247cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#aa21165a214c16e2ad5064527232247cf">interrupt</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a2391a9f9c7b1a5b2425e094bea53a3f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a2391a9f9c7b1a5b2425e094bea53a3f1">intEnable</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8671eef4e5de4d48fb006ea565d21d5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a8671eef4e5de4d48fb006ea565d21d5d">intAck</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a24670661ff8778fe3d8783a3cab1b41f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a24670661ff8778fe3d8783a3cab1b41f">acknowledge</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a4c2b818e1be1af4a50cfd331db62109d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a4c2b818e1be1af4a50cfd331db62109d">online</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a5f6e0a930b8241b796aca3c9b849d3bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a5f6e0a930b8241b796aca3c9b849d3bd">rxEnable</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a37541ca69c14efe2bb108368873f382b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a37541ca69c14efe2bb108368873f382b">txEnable</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8eabb48b572439b2df0bf941d6232f7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a8eabb48b572439b2df0bf941d6232f7a">fifoClear</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:afa78a206161d45dc5bb7c7acbd0ecdac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#afa78a206161d45dc5bb7c7acbd0ecdac">swCache</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ad35e9ecd741388972b3dc0928cfeeb48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#ad35e9ecd741388972b3dc0928cfeeb48">axiReadSlave</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a4fc7fe5760abd8c04e3cb728b8edd6b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a4fc7fe5760abd8c04e3cb728b8edd6b9">axiWriteSlave</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a48644548f2fb0e10c46b6d99081ff741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a48644548f2fb0e10c46b6d99081ff741">IbType</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:a4d1aa26dcfa648e02cbb0964cddbdbfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a4d1aa26dcfa648e02cbb0964cddbdbfe">state</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a511bb9afc5eeec39ec1676d669ce17cb">StateType</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:afa37c731eb21d1b24beb6b3784116d41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#afa37c731eb21d1b24beb6b3784116d41">intPending</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8f330c64cf427a1633bf7032f0afe664"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a8f330c64cf427a1633bf7032f0afe664">popFifoWrite</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ac5533ebb435e9e59a565667644409a2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#ac5533ebb435e9e59a565667644409a2e">popFifoDin</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a2266cd9c7d5db466b48521054cd5c696"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a2266cd9c7d5db466b48521054cd5c696">pushFifoRead</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a699fb3c3b2f20e8a4d5fb61407668a35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a699fb3c3b2f20e8a4d5fb61407668a35">ObType</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a136e1eda9c9ad19845913439e895e480"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a136e1eda9c9ad19845913439e895e480">u_axicrossbar</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiLiteCrossbar</b>  <em><a class="el" href="classAxiLiteCrossbar.html">&lt;Entity AxiLiteCrossbar&gt;</a></em></td></tr>
<tr class="memitem:a575dc092aed1264578df14ca0aabff98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a575dc092aed1264578df14ca0aabff98">u_swfifos</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiLiteFifoPushPop</b>  <em><a class="el" href="classAxiLiteFifoPushPop.html">&lt;Entity AxiLiteFifoPushPop&gt;</a></em></td></tr>
<tr class="memitem:add1e1c3a5345a54c3034b9277bee8e73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#add1e1c3a5345a54c3034b9277bee8e73">u_ibdma</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaWrite</b>  <em><a class="el" href="classAxiStreamDmaWrite.html">&lt;Entity AxiStreamDmaWrite&gt;</a></em></td></tr>
<tr class="memitem:a364f91797966dfb9e942d48f484468de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiStreamDma_1_1structure.html#a364f91797966dfb9e942d48f484468de">u_obdma</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaRead</b>  <em><a class="el" href="classAxiStreamDmaRead.html">&lt;Entity AxiStreamDmaRead&gt;</a></em></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00072">72</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="a938de2ebe18be9571af2065af606a237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938de2ebe18be9571af2065af606a237">&#9670;&nbsp;</a></span>PROCESS_9()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classAxiStreamDma.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00215">215</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a7d30d005d56707eb3da8b55fe8c48f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d30d005d56707eb3da8b55fe8c48f30">&#9670;&nbsp;</a></span>PROCESS_10()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PROCESS_10 </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>axiRst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ib</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>intReadMasters</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>intWriteMasters</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ob</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>popFifoValid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>r</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00306">306</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="af1bb8d296124345723c90eaafbc91e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1bb8d296124345723c90eaafbc91e19">&#9670;&nbsp;</a></span>PROCESS_11()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PROCESS_11 </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>axiRst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ib</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ibAck</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>popFifoPFull</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pushFifoDout</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pushFifoValid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>r</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00423">423</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="ab2875987c5de0b4a0c7b464479cf9366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2875987c5de0b4a0c7b464479cf9366">&#9670;&nbsp;</a></span>PROCESS_12()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PROCESS_12 </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>axiRst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>ob</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>obAck</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pushFifoDout</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>pushFifoValid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>r</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00518">518</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a16c76108989bb1f01f984cf075207959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c76108989bb1f01f984cf075207959">&#9670;&nbsp;</a></span>PUSH_ADDR_WIDTH_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a16c76108989bb1f01f984cf075207959">PUSH_ADDR_WIDTH_C</a> <b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma.html#aed58bcbb2917e9aba7a93eb5c6c6f783">FREE_ADDR_WIDTH_G</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00074">74</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="ab6d559e8e5aa42019defc43eb27be184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6d559e8e5aa42019defc43eb27be184">&#9670;&nbsp;</a></span>POP_ADDR_WIDTH_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#ab6d559e8e5aa42019defc43eb27be184">POP_ADDR_WIDTH_C</a> <b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma.html#aed58bcbb2917e9aba7a93eb5c6c6f783">FREE_ADDR_WIDTH_G</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00075">75</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a1f67afbc972693790a04194e8f6f2185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f67afbc972693790a04194e8f6f2185">&#9670;&nbsp;</a></span>POP_FIFO_PFULL_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a1f67afbc972693790a04194e8f6f2185">POP_FIFO_PFULL_C</a> <b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ab6d559e8e5aa42019defc43eb27be184">POP_ADDR_WIDTH_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00077">77</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="aafb971a7ceb99bb2a2c86b7b3d4bee4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb971a7ceb99bb2a2c86b7b3d4bee4e">&#9670;&nbsp;</a></span>POP_FIFO_COUNT_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a> <b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00079">79</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a2f2c28ff6029908ec5253ad29d02342b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f2c28ff6029908ec5253ad29d02342b">&#9670;&nbsp;</a></span>PUSH_FIFO_COUNT_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a2f2c28ff6029908ec5253ad29d02342b">PUSH_FIFO_COUNT_C</a> <b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00080">80</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a733df976032f1748334c977fdffab5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a733df976032f1748334c977fdffab5f2">&#9670;&nbsp;</a></span>IB_FIFO_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a733df976032f1748334c977fdffab5f2">IB_FIFO_C</a> <b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00082">82</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="ad8fb98d0addda9e045de283a2a2262a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8fb98d0addda9e045de283a2a2262a2">&#9670;&nbsp;</a></span>OB_FIFO_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#ad8fb98d0addda9e045de283a2a2262a2">OB_FIFO_C</a> <b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00083">83</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a17f73215f26f396bba998ea0a1a17a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f73215f26f396bba998ea0a1a17a25">&#9670;&nbsp;</a></span>CROSSBAR_CONN_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a17f73215f26f396bba998ea0a1a17a25">CROSSBAR_CONN_C</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00085">85</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="ab1f23a6030e56d34e65e5f26b7bb3588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f23a6030e56d34e65e5f26b7bb3588">&#9670;&nbsp;</a></span>LOC_INDEX_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#ab1f23a6030e56d34e65e5f26b7bb3588">LOC_INDEX_C</a> <b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00087">87</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a50058e94efc622f97e8e231ba46515fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50058e94efc622f97e8e231ba46515fc">&#9670;&nbsp;</a></span>LOC_BASE_ADDR_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a50058e94efc622f97e8e231ba46515fc">LOC_BASE_ADDR_C</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma.html#a7b7fab45bd50d942557843fa52a4a2ee">AXIL_BASE_ADDR_G</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00088">88</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a68193e0df0a4b41c2c02b2143eb7e091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68193e0df0a4b41c2c02b2143eb7e091">&#9670;&nbsp;</a></span>LOC_NUM_BITS_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a68193e0df0a4b41c2c02b2143eb7e091">LOC_NUM_BITS_C</a> <b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00089">89</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a86502da1a48f256e0ea2ec55b32c4007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86502da1a48f256e0ea2ec55b32c4007">&#9670;&nbsp;</a></span>FIFO_INDEX_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a86502da1a48f256e0ea2ec55b32c4007">FIFO_INDEX_C</a> <b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00091">91</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="afb6c3403d82cf823adfdafacce86d307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb6c3403d82cf823adfdafacce86d307">&#9670;&nbsp;</a></span>FIFO_BASE_ADDR_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#afb6c3403d82cf823adfdafacce86d307">FIFO_BASE_ADDR_C</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma.html#a7b7fab45bd50d942557843fa52a4a2ee">AXIL_BASE_ADDR_G</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 400 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00092">92</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a589426426864180041d5d07bcc4de7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589426426864180041d5d07bcc4de7a5">&#9670;&nbsp;</a></span>FIFO_NUM_BITS_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a589426426864180041d5d07bcc4de7a5">FIFO_NUM_BITS_C</a> <b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00093">93</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a0d964a31d014f6a8d6bcfe4ce6c59dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d964a31d014f6a8d6bcfe4ce6c59dac">&#9670;&nbsp;</a></span>AXI_CROSSBAR_MASTERS_CONFIG_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a0d964a31d014f6a8d6bcfe4ce6c59dac">AXI_CROSSBAR_MASTERS_CONFIG_C</a> <b><b><a class="el" href="classAxiLitePkg.html#aface200dd8b1e027c906b9da694bf393">AxiLiteCrossbarMasterConfigArray</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ab1f23a6030e56d34e65e5f26b7bb3588">LOC_INDEX_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a50058e94efc622f97e8e231ba46515fc">LOC_BASE_ADDR_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a68193e0df0a4b41c2c02b2143eb7e091">LOC_NUM_BITS_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a17f73215f26f396bba998ea0a1a17a25">CROSSBAR_CONN_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a86502da1a48f256e0ea2ec55b32c4007">FIFO_INDEX_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a9bf034e350221bf81eabb8c02f222482">baseAddr</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#afb6c3403d82cf823adfdafacce86d307">FIFO_BASE_ADDR_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a715cc3727e2757db7254b01e98cc31b8">addrBits</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a589426426864180041d5d07bcc4de7a5">FIFO_NUM_BITS_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a04f1f83bee0e59ff2d1c1890d89b848b">connectivity</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a17f73215f26f396bba998ea0a1a17a25">CROSSBAR_CONN_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00095">95</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a511bb9afc5eeec39ec1676d669ce17cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a511bb9afc5eeec39ec1676d669ce17cb">&#9670;&nbsp;</a></span>StateType</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a511bb9afc5eeec39ec1676d669ce17cb">StateType</a> <b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">WAIT_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_0_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">FIFO_1_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Type</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00105">105</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a35f0a6888bd1c2e56754f97c77a534b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35f0a6888bd1c2e56754f97c77a534b9">&#9670;&nbsp;</a></span>RegType</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00111">111</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a20406b9ea389fa7173c97e8a5af69118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20406b9ea389fa7173c97e8a5af69118">&#9670;&nbsp;</a></span>maxRxSize</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a20406b9ea389fa7173c97e8a5af69118">maxRxSize</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00112">112</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="aa21165a214c16e2ad5064527232247cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21165a214c16e2ad5064527232247cf">&#9670;&nbsp;</a></span>interrupt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#aa21165a214c16e2ad5064527232247cf">interrupt</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00113">113</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a2391a9f9c7b1a5b2425e094bea53a3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2391a9f9c7b1a5b2425e094bea53a3f1">&#9670;&nbsp;</a></span>intEnable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a2391a9f9c7b1a5b2425e094bea53a3f1">intEnable</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00114">114</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a8671eef4e5de4d48fb006ea565d21d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8671eef4e5de4d48fb006ea565d21d5d">&#9670;&nbsp;</a></span>intAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a8671eef4e5de4d48fb006ea565d21d5d">intAck</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00115">115</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a24670661ff8778fe3d8783a3cab1b41f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24670661ff8778fe3d8783a3cab1b41f">&#9670;&nbsp;</a></span>acknowledge</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a24670661ff8778fe3d8783a3cab1b41f">acknowledge</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00116">116</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a4c2b818e1be1af4a50cfd331db62109d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2b818e1be1af4a50cfd331db62109d">&#9670;&nbsp;</a></span>online</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a4c2b818e1be1af4a50cfd331db62109d">online</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00117">117</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a5f6e0a930b8241b796aca3c9b849d3bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f6e0a930b8241b796aca3c9b849d3bd">&#9670;&nbsp;</a></span>rxEnable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a5f6e0a930b8241b796aca3c9b849d3bd">rxEnable</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00118">118</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a37541ca69c14efe2bb108368873f382b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37541ca69c14efe2bb108368873f382b">&#9670;&nbsp;</a></span>txEnable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a37541ca69c14efe2bb108368873f382b">txEnable</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00119">119</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a8eabb48b572439b2df0bf941d6232f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eabb48b572439b2df0bf941d6232f7a">&#9670;&nbsp;</a></span>fifoClear</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a8eabb48b572439b2df0bf941d6232f7a">fifoClear</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00120">120</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="afa78a206161d45dc5bb7c7acbd0ecdac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa78a206161d45dc5bb7c7acbd0ecdac">&#9670;&nbsp;</a></span>swCache</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#afa78a206161d45dc5bb7c7acbd0ecdac">swCache</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00121">121</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="ad35e9ecd741388972b3dc0928cfeeb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad35e9ecd741388972b3dc0928cfeeb48">&#9670;&nbsp;</a></span>axiReadSlave</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#ad35e9ecd741388972b3dc0928cfeeb48">axiReadSlave</a> <b><b><a class="el" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00122">122</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a4fc7fe5760abd8c04e3cb728b8edd6b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc7fe5760abd8c04e3cb728b8edd6b9">&#9670;&nbsp;</a></span>axiWriteSlave</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a4fc7fe5760abd8c04e3cb728b8edd6b9">axiWriteSlave</a> <b><b><a class="el" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00123">123</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a3be5a49d6a983ff17008fd9bad52984f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be5a49d6a983ff17008fd9bad52984f">&#9670;&nbsp;</a></span>REG_INIT_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a3be5a49d6a983ff17008fd9bad52984f">REG_INIT_C</a> <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a20406b9ea389fa7173c97e8a5af69118">maxRxSize</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aa21165a214c16e2ad5064527232247cf">interrupt</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2391a9f9c7b1a5b2425e094bea53a3f1">intEnable</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a8671eef4e5de4d48fb006ea565d21d5d">intAck</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a24670661ff8778fe3d8783a3cab1b41f">acknowledge</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a4c2b818e1be1af4a50cfd331db62109d">online</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a5f6e0a930b8241b796aca3c9b849d3bd">rxEnable</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a37541ca69c14efe2bb108368873f382b">txEnable</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a8eabb48b572439b2df0bf941d6232f7a">fifoClear</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#afa78a206161d45dc5bb7c7acbd0ecdac">swCache</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma.html#a2b41715df1d68ccd8f96916eada55a94">AXI_CACHE_G</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ad35e9ecd741388972b3dc0928cfeeb48">axiReadSlave</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a3e5c4629cfd94695d9c5949fa356645c">AXI_LITE_READ_SLAVE_INIT_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a4fc7fe5760abd8c04e3cb728b8edd6b9">axiWriteSlave</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiLitePkg.html#a4557af55e906fafcc45c4111da8f4cf3">AXI_LITE_WRITE_SLAVE_INIT_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00126">126</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a0498304adc5e9a77df9df664a54ee3d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0498304adc5e9a77df9df664a54ee3d3">&#9670;&nbsp;</a></span>r</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a0498304adc5e9a77df9df664a54ee3d3">r</a> <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a3be5a49d6a983ff17008fd9bad52984f">REG_INIT_C</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00140">140</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a758a8cbb78916a3911d410a62191310d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a758a8cbb78916a3911d410a62191310d">&#9670;&nbsp;</a></span>rin</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a758a8cbb78916a3911d410a62191310d">rin</a> <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00141">141</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a48644548f2fb0e10c46b6d99081ff741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48644548f2fb0e10c46b6d99081ff741">&#9670;&nbsp;</a></span>IbType</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a48644548f2fb0e10c46b6d99081ff741">IbType</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00143">143</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a4d1aa26dcfa648e02cbb0964cddbdbfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d1aa26dcfa648e02cbb0964cddbdbfe">&#9670;&nbsp;</a></span>state</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a4d1aa26dcfa648e02cbb0964cddbdbfe">state</a> <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a511bb9afc5eeec39ec1676d669ce17cb">StateType</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00144">144</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="afa37c731eb21d1b24beb6b3784116d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa37c731eb21d1b24beb6b3784116d41">&#9670;&nbsp;</a></span>intPending</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#afa37c731eb21d1b24beb6b3784116d41">intPending</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00145">145</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="ac875747a05d922d3237d795b10cd97b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac875747a05d922d3237d795b10cd97b4">&#9670;&nbsp;</a></span>ibReq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#ac875747a05d922d3237d795b10cd97b4">ibReq</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00146">146</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a8f330c64cf427a1633bf7032f0afe664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f330c64cf427a1633bf7032f0afe664">&#9670;&nbsp;</a></span>popFifoWrite <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a8f330c64cf427a1633bf7032f0afe664">popFifoWrite</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00147">147</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="ac5533ebb435e9e59a565667644409a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5533ebb435e9e59a565667644409a2e">&#9670;&nbsp;</a></span>popFifoDin <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#ac5533ebb435e9e59a565667644409a2e">popFifoDin</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00148">148</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a2266cd9c7d5db466b48521054cd5c696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2266cd9c7d5db466b48521054cd5c696">&#9670;&nbsp;</a></span>pushFifoRead <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a2266cd9c7d5db466b48521054cd5c696">pushFifoRead</a> <b><b><a class="el" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00149">149</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a855137ae79412ac4059fd2ae0b9b0869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855137ae79412ac4059fd2ae0b9b0869">&#9670;&nbsp;</a></span>IB_INIT_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a855137ae79412ac4059fd2ae0b9b0869">IB_INIT_C</a> <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a48644548f2fb0e10c46b6d99081ff741">IbType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a4d1aa26dcfa648e02cbb0964cddbdbfe">state</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#afa37c731eb21d1b24beb6b3784116d41">intPending</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ac875747a05d922d3237d795b10cd97b4">ibReq</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiDmaPkg.html#a666c243e49895fbbbe6d0555c8241741">AXI_WRITE_DMA_REQ_INIT_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a8f330c64cf427a1633bf7032f0afe664">popFifoWrite</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ac5533ebb435e9e59a565667644409a2e">popFifoDin</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2266cd9c7d5db466b48521054cd5c696">pushFifoRead</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00152">152</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="ab5db66e6d308649805d91a7d94ed4fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5db66e6d308649805d91a7d94ed4fae">&#9670;&nbsp;</a></span>ib</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#ab5db66e6d308649805d91a7d94ed4fae">ib</a> <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a48644548f2fb0e10c46b6d99081ff741">IbType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a855137ae79412ac4059fd2ae0b9b0869">IB_INIT_C</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00160">160</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="aad37d184acc08fa0c0475b8b6ed7a395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad37d184acc08fa0c0475b8b6ed7a395">&#9670;&nbsp;</a></span>ibin</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#aad37d184acc08fa0c0475b8b6ed7a395">ibin</a> <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a48644548f2fb0e10c46b6d99081ff741">IbType</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00161">161</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a699fb3c3b2f20e8a4d5fb61407668a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699fb3c3b2f20e8a4d5fb61407668a35">&#9670;&nbsp;</a></span>ObType</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a699fb3c3b2f20e8a4d5fb61407668a35">ObType</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Record</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00163">163</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a27a76013574902f65cb0d6b22f911cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a76013574902f65cb0d6b22f911cc0">&#9670;&nbsp;</a></span>obReq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a27a76013574902f65cb0d6b22f911cc0">obReq</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00166">166</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="adff3ad983374ceebe72b4277011035b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff3ad983374ceebe72b4277011035b0">&#9670;&nbsp;</a></span>OB_INIT_C</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#adff3ad983374ceebe72b4277011035b0">OB_INIT_C</a> <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a699fb3c3b2f20e8a4d5fb61407668a35">ObType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a4d1aa26dcfa648e02cbb0964cddbdbfe">state</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#afa37c731eb21d1b24beb6b3784116d41">intPending</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a27a76013574902f65cb0d6b22f911cc0">obReq</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiDmaPkg.html#aea15d003fcd3b0bb073a902c26c28421">AXI_READ_DMA_REQ_INIT_C</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a8f330c64cf427a1633bf7032f0afe664">popFifoWrite</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#ac5533ebb435e9e59a565667644409a2e">popFifoDin</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2266cd9c7d5db466b48521054cd5c696">pushFifoRead</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00172">172</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a93c528d364e1b2a72e14c0a98b781e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93c528d364e1b2a72e14c0a98b781e27">&#9670;&nbsp;</a></span>ob</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a93c528d364e1b2a72e14c0a98b781e27">ob</a> <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a699fb3c3b2f20e8a4d5fb61407668a35">ObType</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#adff3ad983374ceebe72b4277011035b0">OB_INIT_C</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00180">180</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a20361991c08d24e2fe145eeccbe21b8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20361991c08d24e2fe145eeccbe21b8d">&#9670;&nbsp;</a></span>obin</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a20361991c08d24e2fe145eeccbe21b8d">obin</a> <b><b><a class="el" href="classAxiStreamDma_1_1structure.html#a699fb3c3b2f20e8a4d5fb61407668a35">ObType</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00181">181</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a4e5ee4c7ccae66a17160efe9271997f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5ee4c7ccae66a17160efe9271997f8">&#9670;&nbsp;</a></span>intReadMasters</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a4e5ee4c7ccae66a17160efe9271997f8">intReadMasters</a> <b><b><a class="el" href="classAxiLitePkg.html#ac3cd253c7238d2ffd1bb6af10fea1d16">AxiLiteReadMasterArray</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00183">183</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a298d1a0e4780e28f5ee829bb59693c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298d1a0e4780e28f5ee829bb59693c3c">&#9670;&nbsp;</a></span>intReadSlaves</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a298d1a0e4780e28f5ee829bb59693c3c">intReadSlaves</a> <b><b><a class="el" href="classAxiLitePkg.html#aab73e8650e20a2837b0d98526051ee2d">AxiLiteReadSlaveArray</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00184">184</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a9b5ad946eff43f225a401447ff0cb6f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b5ad946eff43f225a401447ff0cb6f6">&#9670;&nbsp;</a></span>intWriteMasters</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a9b5ad946eff43f225a401447ff0cb6f6">intWriteMasters</a> <b><b><a class="el" href="classAxiLitePkg.html#a314b66b047926d512cfb4f1f83907879">AxiLiteWriteMasterArray</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00185">185</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a12eee2bb98ee3519d9f092075125b4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12eee2bb98ee3519d9f092075125b4fd">&#9670;&nbsp;</a></span>intWriteSlaves</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a12eee2bb98ee3519d9f092075125b4fd">intWriteSlaves</a> <b><b><a class="el" href="classAxiLitePkg.html#a582da51f37d3a86c3f32993b26b31e51">AxiLiteWriteSlaveArray</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00186">186</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="ac0351fe19b9e6e49c128dc3af0b42831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0351fe19b9e6e49c128dc3af0b42831">&#9670;&nbsp;</a></span>popFifoClk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#ac0351fe19b9e6e49c128dc3af0b42831">popFifoClk</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00188">188</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a53ef88b555fe58285635b3f67b8daa44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ef88b555fe58285635b3f67b8daa44">&#9670;&nbsp;</a></span>popFifoRst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a53ef88b555fe58285635b3f67b8daa44">popFifoRst</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00189">189</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="abb8fe22086982bd1245c9d271aa5199b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb8fe22086982bd1245c9d271aa5199b">&#9670;&nbsp;</a></span>popFifoValid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#abb8fe22086982bd1245c9d271aa5199b">popFifoValid</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00190">190</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a5154fe5a12ee6da4bca8c2f898d8fe0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5154fe5a12ee6da4bca8c2f898d8fe0f">&#9670;&nbsp;</a></span>popFifoWrite <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a5154fe5a12ee6da4bca8c2f898d8fe0f">popFifoWrite</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00191">191</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="aee325ab53b421e35db571cc10bb344e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee325ab53b421e35db571cc10bb344e7">&#9670;&nbsp;</a></span>popFifoPFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#aee325ab53b421e35db571cc10bb344e7">popFifoPFull</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00192">192</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="ab60247f9adaf86c8dd1db66b96fc9620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60247f9adaf86c8dd1db66b96fc9620">&#9670;&nbsp;</a></span>popFifoDin <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#ab60247f9adaf86c8dd1db66b96fc9620">popFifoDin</a> <b><b><a class="el" href="classStdRtlPkg.html#a2afe5f63a4f5647662037ffa7204a23e">Slv32Array</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00193">193</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a97231734ac08f5421a4e69670448774f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97231734ac08f5421a4e69670448774f">&#9670;&nbsp;</a></span>pushFifoClk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a97231734ac08f5421a4e69670448774f">pushFifoClk</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00194">194</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="aeae8e2bbdfd352fb7d325631ac7b6176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae8e2bbdfd352fb7d325631ac7b6176">&#9670;&nbsp;</a></span>pushFifoRst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#aeae8e2bbdfd352fb7d325631ac7b6176">pushFifoRst</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#aafb971a7ceb99bb2a2c86b7b3d4bee4e">POP_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00195">195</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a2957a8d91a185b0e2bd4067a11e33d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2957a8d91a185b0e2bd4067a11e33d56">&#9670;&nbsp;</a></span>pushFifoValid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a2957a8d91a185b0e2bd4067a11e33d56">pushFifoValid</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2f2c28ff6029908ec5253ad29d02342b">PUSH_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00196">196</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a6c5a7dccaea6b39c1d79211af63b4fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c5a7dccaea6b39c1d79211af63b4fc4">&#9670;&nbsp;</a></span>pushFifoDout</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a6c5a7dccaea6b39c1d79211af63b4fc4">pushFifoDout</a> <b><b><a class="el" href="classStdRtlPkg.html#a7bc4b21e03f6a0cc4799dd7e0fc1419d">Slv36Array</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2f2c28ff6029908ec5253ad29d02342b">PUSH_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00197">197</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a74a5900b6b5407ebaee316a73f15c1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a5900b6b5407ebaee316a73f15c1aa">&#9670;&nbsp;</a></span>pushFifoRead <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a74a5900b6b5407ebaee316a73f15c1aa">pushFifoRead</a> <b><b><a class="el" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classAxiStreamDma_1_1structure.html#a2f2c28ff6029908ec5253ad29d02342b">PUSH_FIFO_COUNT_C</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00198">198</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a64152069b6f1c547b620688bc23a455f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64152069b6f1c547b620688bc23a455f">&#9670;&nbsp;</a></span>obAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a64152069b6f1c547b620688bc23a455f">obAck</a> <b><b><a class="el" href="classAxiDmaPkg.html#ac636282bf0fbf1c13030885d6cd5588b">AxiReadDmaAckType</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00200">200</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a16f59a14cfeb6e7335f2ee45a56d5019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16f59a14cfeb6e7335f2ee45a56d5019">&#9670;&nbsp;</a></span>ibAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a16f59a14cfeb6e7335f2ee45a56d5019">ibAck</a> <b><b><a class="el" href="classAxiDmaPkg.html#a261b254fcd7aee469843f20a43dc453b">AxiWriteDmaAckType</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00202">202</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a136e1eda9c9ad19845913439e895e480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136e1eda9c9ad19845913439e895e480">&#9670;&nbsp;</a></span>u_axicrossbar</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a136e1eda9c9ad19845913439e895e480">u_axicrossbar</a> <b><span class="vhdlchar">AxiLiteCrossbar</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00243">243</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a575dc092aed1264578df14ca0aabff98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575dc092aed1264578df14ca0aabff98">&#9670;&nbsp;</a></span>u_swfifos</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a575dc092aed1264578df14ca0aabff98">u_swfifos</a> <b><span class="vhdlchar">AxiLiteFifoPushPop</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00294">294</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="add1e1c3a5345a54c3034b9277bee8e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1e1c3a5345a54c3034b9277bee8e73">&#9670;&nbsp;</a></span>u_ibdma</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#add1e1c3a5345a54c3034b9277bee8e73">u_ibdma</a> <b><span class="vhdlchar">AxiStreamDmaWrite</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00421">421</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<a id="a364f91797966dfb9e942d48f484468de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364f91797966dfb9e942d48f484468de">&#9670;&nbsp;</a></span>u_obdma</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAxiStreamDma_1_1structure.html#a364f91797966dfb9e942d48f484468de">u_obdma</a> <b><span class="vhdlchar">AxiStreamDmaRead</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AxiStreamDma_8vhd_source.html#l00516">516</a> of file <a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>axi/rtl/<a class="el" href="AxiStreamDma_8vhd_source.html">AxiStreamDma.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiStreamDma.html">AxiStreamDma</a></li><li class="navelem"><a class="el" href="classAxiStreamDma_1_1structure.html">structure</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
