
synpwrap -msg -prj "ProjectoFinal_impl1_synplify.tcl" -log "ProjectoFinal_impl1.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.10.0.111.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of ProjectoFinal_impl1.srf
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4BVJD33

# Thu Jun  6 13:15:43 2019

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":6:7:6:15|Top entity is set to testBench.
File C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd changed - recompiling
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":6:7:6:15|Synthesizing work.testbench.behavioral.
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":353:13:353:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":364:7:364:9|Referenced variable sel is not in sensitivity list.
@N: CD364 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":457:4:457:16|Removing redundant assignment.
@N: CD364 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":473:19:473:31|Removing redundant assignment.
@W: CD276 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":321:7:321:13|Signal rom_var is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\stlnCode.vhd":45:7:45:20|Synthesizing work.lcd_controller.controller.
@N: CD231 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\stlnCode.vhd":57:15:57:16|Using onehot encoding for type control. For example, enumeration power_up is mapped to "100000".
@W: CD610 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\stlnCode.vhd":155:19:155:30|Index value 0 to 8 could be out of prefix range 7 downto 0. 
Post processing for work.lcd_controller.controller
@N: CL189 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\stlnCode.vhd":67:2:67:3|Register bit rw is always 0.
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\divFreq.vhd":4:7:4:13|Synthesizing work.divfreq.behavioral.
Post processing for work.divfreq.behavioral
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\Alu10bits.vhd":7:7:7:9|Synthesizing work.alu.behavioral.
Post processing for work.alu.behavioral
@W: CL117 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\Alu10bits.vhd":25:1:25:2|Latch generated from process for signal arithres(16 downto 0); possible missing assignment in an if or case statement.
Post processing for work.testbench.behavioral
@W: CL271 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Pruning unused bits 31 to 8 of PC_15(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_200[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_199[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_198[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_197[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_196[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_195[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_194[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_193[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_192[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_191[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_190[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_189[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_188[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_187[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_186[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_185[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_184[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_183[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_182[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_181[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_180[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_179[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_178[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_177[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_176[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_175[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_174[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_173[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_172[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_171[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_170[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_169[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_168[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_167[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_166[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_165[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_164[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_163[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_162[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_161[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_160[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_159[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_158[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_157[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_156[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_155[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_154[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_153[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_152[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_151[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_150[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_149[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_148[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_147[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_146[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_145[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_144[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_143[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_142[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_141[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_140[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_139[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_138[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_137[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_136[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_135[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_134[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_133[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_132[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_131[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_130[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_129[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_128[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_127[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_126[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_125[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_124[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_123[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_122[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_121[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_120[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_119[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_118[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_117[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_116[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_115[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_114[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_113[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_112[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_111[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_110[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_109[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_108[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_107[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_106[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_105[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_104[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_103[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_102[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RAM_101[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.

Only the first 100 messages of id 'CL282' are reported. To see all messages use 'report_messages -log C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synlog\ProjectoFinal_impl1_compiler.srr -id CL282' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL282} -count unlimited' in the Tcl shell.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_15[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_14[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_13[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_12[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_11[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_10[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_9[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_8[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_7[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_6[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_5[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_4[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_3[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_2[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_1[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal RegsGen_0[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal REGB[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal REGA[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal MBR[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal IR[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal state[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\controlUnit.vhd":357:1:357:2|Feedback mux created for signal PC[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@N: CL201 :"C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\stlnCode.vhd":67:2:67:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000

At c_vhdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 156MB peak: 158MB)

Process took 0h:00m:09s realtime, 0h:00m:08s cputime

Process completed successfully.
# Thu Jun  6 13:15:52 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jun  6 13:15:53 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:09s realtime, 0h:00m:08s cputime

Process completed successfully.
# Thu Jun  6 13:15:53 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\ProjectoFinal_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jun  6 13:15:54 2019

###########################################################]
Pre-mapping Report

# Thu Jun  6 13:15:54 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\ProjectoFinal_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\ProjectoFinal_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 119MB)

@A: FX681 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\stlncode.vhd":67:2:67:3|Initial value on register ptr[3:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@A: FX681 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\controlunit.vhd":452:0:452:1|Initial value on register charSelection[7:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist testBench

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)



Clock Summary
******************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                              1.0 MHz       1000.000      system                                             system_clkgroup         17   
                                                                                                                                                          
0 -       testBench|sigOSC_inferred_clock     7.0 MHz       142.857       inferred                                           Inferred_clkgroup_0     71   
1 .         divFreq|clk_derived_clock         7.0 MHz       142.857       derived (from testBench|sigOSC_inferred_clock)     Inferred_clkgroup_0     1956 
==========================================================================================================================================================

@W: MT531 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\alu10bits.vhd":25:1:25:2|Found signal identified as System clock which controls 17 sequential elements including aluIns.arithres[16].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\divfreq.vhd":18:2:18:3|Found inferred clock testBench|sigOSC_inferred_clock which controls 71 sequential elements including divCU.count[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)

Encoding state machine state[0:5] (in view: work.lcd_controller(controller))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 151MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 152MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 65MB peak: 152MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun  6 13:15:56 2019

###########################################################]
Map & Optimize Report

# Thu Jun  6 13:15:56 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Available hyper_sources - for debug and ip models
	None Found

@N: FX493 |Applying initial value "0111" on instance lcd.ptr[3:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_15[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_14[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_13[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_12[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_11[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_10[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_9[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_8[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_7[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_6[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_5[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_4[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_3[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_2[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_1[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance ControlUnit\.RegsGen_0[15:0].
@N: FX493 |Applying initial value "0000" on instance muxALU[3:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_200[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_199[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_198[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_197[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_196[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_195[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_194[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_193[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_192[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_191[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_190[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_189[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_188[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_187[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_186[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_185[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_184[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_183[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_182[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_181[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_180[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_179[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_178[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_177[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_176[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_175[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_174[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_173[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_172[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_171[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_170[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_169[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_168[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_167[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_166[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_165[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_164[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_163[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_162[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_161[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_160[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_159[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_158[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_157[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_156[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_155[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_154[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_153[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_152[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_151[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_150[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_149[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_148[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_147[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_146[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_145[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_144[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_143[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_142[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_141[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_140[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_139[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_138[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_137[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_136[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_135[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_134[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_133[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_132[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_131[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_130[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_129[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_128[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_127[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_126[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_125[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_124[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_123[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_122[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_121[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_120[7:0].
@N: FX493 |Applying initial value "00000000" on instance ControlUnit\.RAM_119[7:0].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synlog\ProjectoFinal_impl1_fpga_mapper.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 151MB)

Encoding state machine state[0:5] (in view: work.lcd_controller(controller))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 164MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 173MB peak: 174MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 174MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 174MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 171MB peak: 194MB)

@N: FA113 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\controlunit.vhd":422:8:422:23|Pipelining module ControlUnit\.un65_state. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\controlunit.vhd":357:1:357:2|Pushed in register debauncercu[2:0].
@N: FA113 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\stlncode.vhd":74:25:74:37|Pipelining module un3_clk_count[1:32]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\stlncode.vhd":67:2:67:3|Pushed in register clk_count[31:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 173MB peak: 194MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 173MB peak: 194MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 172MB peak: 194MB)

@N: FX211 |Packed ROM ControlUnit\.MAR_1_0[7:0] (8 input, 8 output) to Block SelectRAM 
@N: FX211 |Packed ROM ControlUnit\.IR_3_0[7:0] (8 input, 8 output) to Block SelectRAM 
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\controlunit.vhd":395:69:395:79|Generating ROM ControlUnit\.un26_ram[7:0] (in view: work.testBench(behavioral)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\arquitectura de computadoras\projectofinal\controlunit.vhd":387:105:387:115|Generating ROM ControlUnit\.PC_8[7:0] (in view: work.testBench(behavioral)).

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 171MB peak: 194MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 198MB peak: 246MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		   121.97ns		2461 /      2044

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 198MB peak: 246MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 198MB peak: 246MB)

@N: MT611 :|Automatically generated clock divFreq|clk_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
7 gated/generated clock tree(s) driving 2073 clock pin(s) of sequential element(s)
0 instances converted, 2073 sequential instances remain driven by gated/generated clocks

========================================================================================================= Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance           Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       oschIns                        OSCH                   2051       ControlUnit\.RAM_0[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       aluIns.arithres_RNO_0[16]      ORCALUT4               1          aluIns.arithres[16]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       aluIns.regALU\.un2_mux_i_0     ORCALUT4               16         aluIns.arithres[0]        No clocks found on inputs                                                                                                     
@K:CKID0004       un1_start_15_0_a2_0_a2         ORCALUT4               2          PC_2_.res_lat             No clocks found on inputs                                                                                                     
@K:CKID0005       sel_pad_RNI3QS41_1[0]          ORCALUT4               1          PC_3_.res_lat             No clocks found on inputs                                                                                                     
@K:CKID0006       un1_start_54_0_a2_0_a2         ORCALUT4               1          PC_4_.res_lat             No clocks found on inputs                                                                                                     
@K:CKID0007       un1_start_20_0_a2_0_a2         ORCALUT4               1          PC_1_.res_lat             No clocks found on inputs                                                                                                     
===========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 155MB peak: 246MB)

Writing Analyst data base C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\synwork\ProjectoFinal_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 196MB peak: 246MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Arquitectura de computadoras\Projectofinal\impl1\ProjectoFinal_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 201MB peak: 246MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 198MB peak: 246MB)

@W: MT420 |Found inferred clock testBench|sigOSC_inferred_clock with period 142.86ns. Please declare a user-defined clock on object "n:sigOSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jun  6 13:16:09 2019
#


Top view:               testBench
Requested Frequency:    7.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 120.863

                                    Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
testBench|sigOSC_inferred_clock     7.0 MHz       45.5 MHz      142.857       21.994        120.863     inferred     Inferred_clkgroup_0
System                              1.0 MHz       1.1 MHz       1000.000      879.137       120.863     system       system_clkgroup    
========================================================================================================================================





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
System                           testBench|sigOSC_inferred_clock  |  142.857     120.863  |  No paths    -      |  No paths    -      |  No paths    -    
testBench|sigOSC_inferred_clock  System                           |  142.857     129.649  |  No paths    -      |  No paths    -      |  No paths    -    
testBench|sigOSC_inferred_clock  testBench|sigOSC_inferred_clock  |  142.857     120.863  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: testBench|sigOSC_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                             Arrival            
Instance                   Reference                           Type        Pin     Net          Time        Slack  
                           Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------
PC_1_.II_0                 testBench|sigOSC_inferred_clock     FD1S3DX     Q       PC_1_.o1     0.972       120.863
PC_1_.II_1                 testBench|sigOSC_inferred_clock     FD1S3BX     Q       PC_1_.o2     0.972       120.863
PC_2_.II_0                 testBench|sigOSC_inferred_clock     FD1S3DX     Q       PC_2_.o1     0.972       121.256
PC_2_.II_1                 testBench|sigOSC_inferred_clock     FD1S3BX     Q       PC_2_.o2     0.972       121.256
PC_3_.II_0                 testBench|sigOSC_inferred_clock     FD1S3DX     Q       PC_3_.o1     0.972       121.256
PC_3_.II_1                 testBench|sigOSC_inferred_clock     FD1S3BX     Q       PC_3_.o2     0.972       121.256
PC_4_.II_0                 testBench|sigOSC_inferred_clock     FD1S3DX     Q       PC_4_.o1     0.972       121.399
PC_4_.II_1                 testBench|sigOSC_inferred_clock     FD1S3BX     Q       PC_4_.o2     0.972       121.399
ControlUnit\.MAR_1_0_0     testBench|sigOSC_inferred_clock     SP8KC       DO3     MAR[3]       12.260      122.178
ControlUnit\.MAR_1_0_0     testBench|sigOSC_inferred_clock     SP8KC       DO2     MAR[2]       12.329      122.291
===================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                                 Required            
Instance                      Reference                           Type        Pin     Net                              Time         Slack  
                              Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------
ControlUnit\.RegsGen_0[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_1[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_2[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_3[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_4[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_5[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_6[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_7[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_8[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_9[3]     testBench|sigOSC_inferred_clock     FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      142.857
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         142.751

    - Propagation time:                      21.889
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     120.863

    Number of logic level(s):                20
    Starting point:                          PC_1_.II_0 / Q
    Ending point:                            ControlUnit\.RegsGen_0[3] / D
    The start point is clocked by            testBench|sigOSC_inferred_clock [rising] on pin CK
    The end   point is clocked by            testBench|sigOSC_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin                Arrival     No. of    
Name                                       Type         Name     Dir     Delay      Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
PC_1_.II_0                                 FD1S3DX      Q        Out     0.972      0.972       -         
PC_1_.o1                                   Net          -        -       -          -           1         
PC_1_.res_lat_RNITEKU                      ORCALUT4     A        In      0.000      0.972       -         
PC_1_.res_lat_RNITEKU                      ORCALUT4     Z        Out     1.374      2.345       -         
pcview_c[1]                                Net          -        -       -          -           36        
un25_regsgen_cry_0_0                       CCU2D        A1       In      0.000      2.345       -         
un25_regsgen_cry_0_0                       CCU2D        COUT     Out     1.544      3.890       -         
un25_regsgen_cry_0                         Net          -        -       -          -           1         
un25_regsgen_cry_1_0                       CCU2D        CIN      In      0.000      3.890       -         
un25_regsgen_cry_1_0                       CCU2D        S1       Out     1.879      5.769       -         
N_11896_a                                  Net          -        -       -          -           26        
ControlUnit\.PC_8128_3                     ROM64X1A     AD3      In      0.000      5.769       -         
ControlUnit\.PC_8128_3                     ROM64X1A     DO0      Out     1.167      6.937       -         
ControlUnit\.PC_8128_3                     Net          -        -       -          -           1         
ControlUnit\.PC_8128_3_RNI9BUS1            ORCALUT4     B        In      0.000      6.937       -         
ControlUnit\.PC_8128_3_RNI9BUS1            ORCALUT4     Z        Out     1.017      7.954       -         
ControlUnit\.PC_83mux_iv_0[0]              Net          -        -       -          -           1         
ControlUnit\.PC_8192_3_RNISO824            ORCALUT4     B        In      0.000      7.954       -         
ControlUnit\.PC_8192_3_RNISO824            ORCALUT4     Z        Out     1.424      9.377       -         
ControlUnit\.PC_8[3]                       Net          -        -       -          -           66        
un127_regsgen_3_am[7]                      ORCALUT4     A        In      0.000      9.377       -         
un127_regsgen_3_am[7]                      ORCALUT4     Z        Out     1.017      10.394      -         
un127_regsgen_3_am[7]                      Net          -        -       -          -           1         
un127_regsgen_3[7]                         PFUMX        BLUT     In      0.000      10.394      -         
un127_regsgen_3[7]                         PFUMX        Z        Out     -0.033     10.361      -         
N_3677                                     Net          -        -       -          -           1         
un127_regsgen_7[7]                         L6MUX21      D0       In      0.000      10.361      -         
un127_regsgen_7[7]                         L6MUX21      Z        Out     0.732      11.093      -         
N_3709                                     Net          -        -       -          -           1         
un127_regsgen_15[7]                        L6MUX21      D0       In      0.000      11.093      -         
un127_regsgen_15[7]                        L6MUX21      Z        Out     1.982      13.075      -         
un127_regsgen_a[7]                         Net          -        -       -          -           593       
ControlUnit\.un131_regsgen_135[3]          ORCALUT4     C        In      0.000      13.075      -         
ControlUnit\.un131_regsgen_135[3]          ORCALUT4     Z        Out     1.017      14.092      -         
N_3005                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139_bm_1[3]     ORCALUT4     B        In      0.000      14.092      -         
ControlUnit\.un131_regsgen_139_bm_1[3]     ORCALUT4     Z        Out     1.017      15.109      -         
ControlUnit\.un131_regsgen_139_bm_1[3]     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139_bm[3]       ORCALUT4     C        In      0.000      15.109      -         
ControlUnit\.un131_regsgen_139_bm[3]       ORCALUT4     Z        Out     1.017      16.126      -         
ControlUnit\.un131_regsgen_139_bm[3]       Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139[3]          PFUMX        ALUT     In      0.000      16.126      -         
ControlUnit\.un131_regsgen_139[3]          PFUMX        Z        Out     -0.064     16.062      -         
N_3037                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_151[3]          L6MUX21      D0       In      0.000      16.062      -         
ControlUnit\.un131_regsgen_151[3]          L6MUX21      Z        Out     0.732      16.794      -         
N_3133                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_167[3]          L6MUX21      D0       In      0.000      16.794      -         
ControlUnit\.un131_regsgen_167[3]          L6MUX21      Z        Out     0.732      17.526      -         
N_3261                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_199[3]          ORCALUT4     A        In      0.000      17.526      -         
ControlUnit\.un131_regsgen_199[3]          ORCALUT4     Z        Out     1.017      18.543      -         
N_3517                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_200[3]          ORCALUT4     B        In      0.000      18.543      -         
ControlUnit\.un131_regsgen_200[3]          ORCALUT4     Z        Out     1.017      19.559      -         
ControlUnit\.un131_regsgen[3]              Net          -        -       -          -           1         
ControlUnit\.RegsGen_0_10_4_a2_1[3]        ORCALUT4     A        In      0.000      19.559      -         
ControlUnit\.RegsGen_0_10_4_a2_1[3]        ORCALUT4     Z        Out     1.017      20.576      -         
N_7120                                     Net          -        -       -          -           1         
ControlUnit\.RegsGen_0_10_4[3]             ORCALUT4     C        In      0.000      20.576      -         
ControlUnit\.RegsGen_0_10_4[3]             ORCALUT4     Z        Out     1.313      21.889      -         
ControlUnit\.RegsGen_0_10[3]               Net          -        -       -          -           16        
ControlUnit\.RegsGen_0[3]                  FD1P3DX      D        In      0.000      21.889      -         
==========================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                           Arrival            
Instance                Reference     Type        Pin     Net              Time        Slack  
                        Clock                                                                 
----------------------------------------------------------------------------------------------
PC_1_.res_lat           System        FD1S1D      Q       PC_1_.o3         0.972       120.863
PC_2_.res_lat           System        FD1S1D      Q       PC_2_.o3         0.972       121.256
PC_3_.res_lat           System        FD1S1D      Q       PC_3_.o3         0.972       121.256
PC_4_.res_lat           System        FD1S1D      Q       PC_4_.o3         0.972       121.399
PC_0_.res_lat           System        FD1S1D      Q       PC_0_.o3         0.972       124.299
aluIns.arithres[16]     System        FD1S1D      Q       FlagReg_c[0]     1.148       133.717
aluIns.arithres[7]      System        FD1S1AY     Q       ACC[7]           1.044       133.821
aluIns.arithres[15]     System        FD1S1AY     Q       ACC[15]          1.180       134.702
aluIns.arithres[0]      System        FD1S1AY     Q       ACC[0]           1.044       134.838
aluIns.arithres[1]      System        FD1S1AY     Q       ACC[1]           1.044       134.838
==============================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                           Required            
Instance                      Reference     Type        Pin     Net                              Time         Slack  
                              Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------
ControlUnit\.RegsGen_0[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_1[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_2[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_3[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_4[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_5[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_6[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_7[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_8[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
ControlUnit\.RegsGen_9[3]     System        FD1P3DX     D       ControlUnit\.RegsGen_0_10[3]     142.751      120.863
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      142.857
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         142.751

    - Propagation time:                      21.889
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     120.863

    Number of logic level(s):                20
    Starting point:                          PC_1_.res_lat / Q
    Ending point:                            ControlUnit\.RegsGen_0[3] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            testBench|sigOSC_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin                Arrival     No. of    
Name                                       Type         Name     Dir     Delay      Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
PC_1_.res_lat                              FD1S1D       Q        Out     0.972      0.972       -         
PC_1_.o3                                   Net          -        -       -          -           1         
PC_1_.res_lat_RNITEKU                      ORCALUT4     C        In      0.000      0.972       -         
PC_1_.res_lat_RNITEKU                      ORCALUT4     Z        Out     1.374      2.345       -         
pcview_c[1]                                Net          -        -       -          -           36        
un25_regsgen_cry_0_0                       CCU2D        A1       In      0.000      2.345       -         
un25_regsgen_cry_0_0                       CCU2D        COUT     Out     1.544      3.890       -         
un25_regsgen_cry_0                         Net          -        -       -          -           1         
un25_regsgen_cry_1_0                       CCU2D        CIN      In      0.000      3.890       -         
un25_regsgen_cry_1_0                       CCU2D        S1       Out     1.879      5.769       -         
N_11896_a                                  Net          -        -       -          -           26        
ControlUnit\.PC_8128_3                     ROM64X1A     AD3      In      0.000      5.769       -         
ControlUnit\.PC_8128_3                     ROM64X1A     DO0      Out     1.167      6.937       -         
ControlUnit\.PC_8128_3                     Net          -        -       -          -           1         
ControlUnit\.PC_8128_3_RNI9BUS1            ORCALUT4     B        In      0.000      6.937       -         
ControlUnit\.PC_8128_3_RNI9BUS1            ORCALUT4     Z        Out     1.017      7.954       -         
ControlUnit\.PC_83mux_iv_0[0]              Net          -        -       -          -           1         
ControlUnit\.PC_8192_3_RNISO824            ORCALUT4     B        In      0.000      7.954       -         
ControlUnit\.PC_8192_3_RNISO824            ORCALUT4     Z        Out     1.424      9.377       -         
ControlUnit\.PC_8[3]                       Net          -        -       -          -           66        
un127_regsgen_3_am[7]                      ORCALUT4     A        In      0.000      9.377       -         
un127_regsgen_3_am[7]                      ORCALUT4     Z        Out     1.017      10.394      -         
un127_regsgen_3_am[7]                      Net          -        -       -          -           1         
un127_regsgen_3[7]                         PFUMX        BLUT     In      0.000      10.394      -         
un127_regsgen_3[7]                         PFUMX        Z        Out     -0.033     10.361      -         
N_3677                                     Net          -        -       -          -           1         
un127_regsgen_7[7]                         L6MUX21      D0       In      0.000      10.361      -         
un127_regsgen_7[7]                         L6MUX21      Z        Out     0.732      11.093      -         
N_3709                                     Net          -        -       -          -           1         
un127_regsgen_15[7]                        L6MUX21      D0       In      0.000      11.093      -         
un127_regsgen_15[7]                        L6MUX21      Z        Out     1.982      13.075      -         
un127_regsgen_a[7]                         Net          -        -       -          -           593       
ControlUnit\.un131_regsgen_135[3]          ORCALUT4     C        In      0.000      13.075      -         
ControlUnit\.un131_regsgen_135[3]          ORCALUT4     Z        Out     1.017      14.092      -         
N_3005                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139_bm_1[3]     ORCALUT4     B        In      0.000      14.092      -         
ControlUnit\.un131_regsgen_139_bm_1[3]     ORCALUT4     Z        Out     1.017      15.109      -         
ControlUnit\.un131_regsgen_139_bm_1[3]     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139_bm[3]       ORCALUT4     C        In      0.000      15.109      -         
ControlUnit\.un131_regsgen_139_bm[3]       ORCALUT4     Z        Out     1.017      16.126      -         
ControlUnit\.un131_regsgen_139_bm[3]       Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_139[3]          PFUMX        ALUT     In      0.000      16.126      -         
ControlUnit\.un131_regsgen_139[3]          PFUMX        Z        Out     -0.064     16.062      -         
N_3037                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_151[3]          L6MUX21      D0       In      0.000      16.062      -         
ControlUnit\.un131_regsgen_151[3]          L6MUX21      Z        Out     0.732      16.794      -         
N_3133                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_167[3]          L6MUX21      D0       In      0.000      16.794      -         
ControlUnit\.un131_regsgen_167[3]          L6MUX21      Z        Out     0.732      17.526      -         
N_3261                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_199[3]          ORCALUT4     A        In      0.000      17.526      -         
ControlUnit\.un131_regsgen_199[3]          ORCALUT4     Z        Out     1.017      18.543      -         
N_3517                                     Net          -        -       -          -           1         
ControlUnit\.un131_regsgen_200[3]          ORCALUT4     B        In      0.000      18.543      -         
ControlUnit\.un131_regsgen_200[3]          ORCALUT4     Z        Out     1.017      19.559      -         
ControlUnit\.un131_regsgen[3]              Net          -        -       -          -           1         
ControlUnit\.RegsGen_0_10_4_a2_1[3]        ORCALUT4     A        In      0.000      19.559      -         
ControlUnit\.RegsGen_0_10_4_a2_1[3]        ORCALUT4     Z        Out     1.017      20.576      -         
N_7120                                     Net          -        -       -          -           1         
ControlUnit\.RegsGen_0_10_4[3]             ORCALUT4     C        In      0.000      20.576      -         
ControlUnit\.RegsGen_0_10_4[3]             ORCALUT4     Z        Out     1.313      21.889      -         
ControlUnit\.RegsGen_0_10[3]               Net          -        -       -          -           16        
ControlUnit\.RegsGen_0[3]                  FD1P3DX      D        In      0.000      21.889      -         
==========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 198MB peak: 246MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 198MB peak: 246MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000ze-1

Register bits: 2049 of 6864 (30%)
Latch bits:      22
PIC Latch:       0
I/O cells:       45
Block Rams : 2 of 26 (7%)


Details:
CCU2D:          105
FD1P3AX:        1617
FD1P3AY:        4
FD1P3BX:        1
FD1P3DX:        308
FD1P3IX:        6
FD1S1AY:        16
FD1S1D:         6
FD1S3AX:        12
FD1S3AY:        3
FD1S3BX:        5
FD1S3DX:        5
FD1S3IX:        75
FD1S3JX:        3
GSR:            1
IB:             6
INV:            4
L6MUX21:        321
OB:             39
OFS1P3DX:       10
ORCALUT4:       2320
OSCH:           1
PFUMX:          566
PUR:            1
ROM128X1A:      16
ROM16X1A:       16
ROM64X1A:       16
SP8KC:          2
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 43MB peak: 246MB)

Process took 0h:00m:13s realtime, 0h:00m:13s cputime
# Thu Jun  6 13:16:09 2019

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000ZE -path "C:/Users/asdf1/Documents/DigitalDesign/Arquitectura de computadoras/Projectofinal/impl1" -path "C:/Users/asdf1/Documents/DigitalDesign/Arquitectura de computadoras/Projectofinal"   "C:/Users/asdf1/Documents/DigitalDesign/Arquitectura de computadoras/Projectofinal/impl1/ProjectoFinal_impl1.edi" "ProjectoFinal_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to ProjectoFinal_impl1.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000ZE  -p "C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data"  -p "C:/Users/asdf1/Documents/DigitalDesign/Arquitectura de computadoras/Projectofinal/impl1" -p "C:/Users/asdf1/Documents/DigitalDesign/Arquitectura de computadoras/Projectofinal"  "ProjectoFinal_impl1.ngo" "ProjectoFinal_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'ProjectoFinal_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="oschIns_SEDSTDBY" arg2="oschIns_SEDSTDBY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ControlUnit.MAR_1_0_0_DO8" arg2="ControlUnit.MAR_1_0_0_DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ControlUnit.IR_3_0_0_DO8" arg2="ControlUnit.IR_3_0_0_DO8"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="3"  />

Design Results:
   5492 blocks expanded
Complete the first expansion.
Writing 'ProjectoFinal_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000ZE -t TQFP144 -s 1 -oc Commercial   "ProjectoFinal_impl1.ngd" -o "ProjectoFinal_impl1_map.ncd" -pr "ProjectoFinal_impl1.prf" -mp "ProjectoFinal_impl1.mrp" -lpf "C:/Users/asdf1/Documents/DigitalDesign/Arquitectura de computadoras/Projectofinal/impl1/ProjectoFinal_impl1_synplify.lpf" -lpf "C:/Users/asdf1/Documents/DigitalDesign/Arquitectura de computadoras/Projectofinal/ProjectoFinal.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ProjectoFinal_impl1.ngd
   Picdevice="LCMXO2-7000ZE"

   Pictype="TQFP144"

   Picspeed=1

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000ZETQFP144, Performance used: 1.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

5 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="Start_c"  />



Design Summary:
   Number of registers:   2071 out of  7209 (29%)
      PFU registers:         2061 out of  6864 (30%)
      PIO registers:           10 out of   345 (3%)
   Number of SLICEs:      1695 out of  3432 (49%)
      SLICEs as Logic/ROM:   1695 out of  3432 (49%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        105 out of  3432 (3%)
   Number of LUT4s:        2729 out of  6864 (40%)
      Number used as logic LUTs:        2519
      Number used as distributed RAM:     0
      Number used as ripple logic:      210
      Number used as shift registers:     0
   Number of PIO sites used: 45 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  8
     Net sigOSC_0: 1062 loads, 1062 rising, 0 falling (Driver: oschIns )
     Net un1_start_54_0_a2_0_a2: 1 loads, 1 rising, 0 falling (Driver: un1_start_54_0_a2_0_a2 )
     Net aluIns/un2_mux_i_0: 8 loads, 8 rising, 0 falling (Driver: aluIns/regALU.un2_mux_i_0 )
     Net aluIns/N_447_i_i: 1 loads, 1 rising, 0 falling (Driver: aluIns/arithres_RNO_0[16] )
     Net un1_start_17_0_a3_0_a2: 1 loads, 1 rising, 0 falling (Driver: un1_start_17_0_a3_0_a2 )
     Net un1_start_15_0_a2_0_a2: 1 loads, 1 rising, 0 falling (Driver: un1_start_15_0_a2_0_a2 )
     Net un1_start_20_0_a2_0_a2: 1 loads, 1 rising, 0 falling (Driver: un1_start_20_0_a2_0_a2 )
     Net N_6425_i: 1 loads, 1 rising, 0 falling (Driver: sel_pad_RNI3QS41_1[0] )
   Number of Clock Enables:  235
     Net state_RNI1R8K4[0]: 2 loads, 0 LSLICEs
     Net clk_RNIL3ON: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_639_i_0_0_a2_RNIGPJI1: 9 loads, 9 LSLICEs
     Net un1_e_0_sqmuxa_1_0_0: 1 loads, 0 LSLICEs
     Net un2_state_597_i_0_a2_RNII2IP8: 3 loads, 3 LSLICEs
     Net un1_IR_inv_1302_i_0_0_a2_1_RNIBOQJ2: 4 loads, 4 LSLICEs
     Net RAM_8_RNO[5]: 1 loads, 1 LSLICEs
     Net N_8695_i: 1 loads, 0 LSLICEs
     Net lcd/un1_state_7_i: 1 loads, 1 LSLICEs
     Net lcd.un1_state_9_i: 8 loads, 0 LSLICEs
     Net ControlUnit.RegsGen_7_cnv[0]: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_636_i_0_a2_0_RNIJ1HP1: 8 loads, 8 LSLICEs
     Net ControlUnit.IR_3_0_0_RNIERUP3: 6 loads, 6 LSLICEs
     Net REGAce[0]: 27 loads, 27 LSLICEs
     Net RAM_8_RNO_0[0]: 1 loads, 1 LSLICEs
     Net RAM_8_RNO_0[1]: 1 loads, 1 LSLICEs
     Net RAM_8_RNO_0[2]: 1 loads, 1 LSLICEs
     Net RAM_8_RNO[3]: 1 loads, 1 LSLICEs
     Net RAM_8_RNO_0[4]: 1 loads, 1 LSLICEs
     Net RAM_8_RNO[6]: 1 loads, 1 LSLICEs
     Net RAM_8_RNO[7]: 1 loads, 1 LSLICEs
     Net state_RNIOR374[1]: 8 loads, 8 LSLICEs
     Net un1_IR_inv_1412_i_0_0_a2_2_RNIKAJ52: 8 loads, 8 LSLICEs
     Net un1_IR_inv_1412_i_0_0_a2_2_RNIG5EV1: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_633_i_0_0_a2_RNI0KUO1: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_632_i_0_0_a2_RNIK05K1: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_640_i_0_0_a2_RNIFJ4D1: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_i_0_0_a2_RNIJGT81: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_637_i_0_0_a2_RNIE2T11: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_638_0_i_a2_RNI47DC1: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_644_i_0_a2_0_RNIHD8K1: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_646_i_0_a2_0_RNIGML22: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_634_i_0_a2_0_RNIDHRP1: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_645_i_0_a2_0_RNIFACH1: 8 loads, 8 LSLICEs
     Net un1_state_inv_0_642_i_0_a2_0_RNICO3N1: 8 loads, 8 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIGHMK2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIG7AP3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1294_i_0_0_a2_1_RNITQC83: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1286_i_0_0_a2_3_RNI4L672: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1286_i_0_0_a2_3_RNI4BQB3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNIVERA3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNIP17L3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1305_i_0_0_a2_1_RNID5UF3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1376_i_0_0_a2_0_RNIFQD72: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNIT5KJ3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNINOVT3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNIOCFI3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNI0INQ3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNISKQN2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNISAEC3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1305_i_0_0_a2_1_RNIQ9313: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1305_i_0_0_a2_1_RNIQVML3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNIQBJ03: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNIQ17L3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNILIEV2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNITEH93: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNI57G04: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNIR9HF2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNI6I7N3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNI8N004: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNI92OM3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNIBTPQ3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNIC8HH3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1421_i_a2_3_RNII09S3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1294_i_0_0_a2_1_RNIS55A3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNI6R8R2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNI6HSV3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNI9BPQ2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNI91DV3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNICHIL2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNIC76Q3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNIA8DG2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1349_i_0_0_a2_RNITLSI2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1421_i_a2_3_RNIJALR3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNI9USV2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNI3H8A3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNI78E23: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNI1RPC3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNI98KM2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNI3RV03: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNI77OV1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNIK3D82: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNICCK13: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNIKHS93: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNITIDR1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNI5H922: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNIRSUT1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNI7HFM1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNITS4I1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNIALF12: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNIAF2K2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNIR01E2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNIEHV33: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNIFSMQ2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNI4A253: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNI5LPR2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIBMQC3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIC1I33: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1286_i_0_0_a2_3_RNID7123: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1316_i_0_0_a2_1_RNI9V6D2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNINF5S1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNIG8KH1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNI6K9T1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNISCCU1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNI61NI1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIDDFQ1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNI3P462: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1286_i_0_0_a2_3_RNI1HVC1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1286_i_0_0_a2_3_RNINSKO1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNICDE13: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNI60QB3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1313_i_0_0_a2_0_RNINU703: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNIDRQ72: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1305_i_0_0_a2_1_RNI1C7P3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNI71B73: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNI1KMH3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNIQ6S63: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNI17VO3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNIAM912: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNI02VS1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1305_i_0_0_a2_1_RNI52NE2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1305_i_0_0_a2_1_RNIRDCA2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1326_i_0_0_a2_RNI5SL42: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1476_i_0_0_a2_2_RNINGM43: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1484_i_0_0_a2_0_RNIC33B2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1395_i_0_0_a2_1_RNIQA3M3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNIJL7F3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNI5A672: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_1_RNIQHOP3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNIMR0A3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1374_i_0_0_a2_1_RNITTGD3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1476_i_0_0_a2_2_RNIBJC03: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1476_i_0_0_a2_RNIBPFQ1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNIBP812: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNI10D52: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNIRLR22: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNI93Q32: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNIV9U72: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNIB30O1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNI1A4S1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNIE7032: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNII0152: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNICOB42: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNIBOCV1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNIA2T62: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNI92U12: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNIC23R1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNIOFN62: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNIB24M1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNIF6362: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNIGCB52: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1460_i_0_0_a2_0_RNI2HRU1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNIDBRL1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNI65E62: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNI34UM1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIDH6E2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIAGMU1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNIERC22: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1286_i_0_0_a2_3_RNI1LM02: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1452_i_0_0_a2_RNI3J902: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNILP7M1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNIKP812: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNIBIAN1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNIAIB22: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1286_i_0_0_a2_RNI8VJ32: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIIU2V1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIHU3A2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1286_i_0_0_a2_3_RNI52KS1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNI0RS32: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNIM1182: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNII53N3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1305_i_0_0_a2_1_RNIUF5D2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1305_i_0_0_a2_1_RNIKM9H2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNIUHLC2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNIKOPG2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNIPOGB2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1436_i_0_0_a2_RNI5VQU1: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNI1QV62: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1306_i_0_0_a2_2_RNI0Q022: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNIJGQD3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1305_i_0_0_a2_1_RNIVE8G2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1305_i_0_0_a2_1_RNIUE9B2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNIVGOF2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1310_i_a2_3_RNIUGPA2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNIQNJE2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1300_i_0_0_a2_1_RNILK4E2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNI3I1A2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNI6JHP2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNI932P2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNI62I92: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNIICOQ3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNIC9RJ2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNI98B42: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1421_i_a2_2_RNIJCAL2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1420_i_0_0_a2_RNINU242: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNIB0EA2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1291_i_0_0_a2_1_RNIA0FL2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNIEGU92: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNIHMN42: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNIDGVK2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNIGMOF2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1413_i_0_0_a2_RNIPF2A2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1364_i_0_0_a2_1_RNI6PRB2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNID50D3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1480_i_a2_2_RNIJNFH3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNI7OBN3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNI04NM3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNI52TP3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNIDFN33: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNI723E3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNIGJNE3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNIOOVM3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNIABVP2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNI8B4H3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNILOGE3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1338_i_0_0_a2_1_RNIA1JE3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1336_i_0_0_a2_1_RNI8LGS2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNIALMG2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1343_i_a2_3_RNIABA53: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNIDPMR2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_3_RNIQ85H3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNIIO2H3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNIJ3Q73: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNI8H5I3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1287_i_0_0_a2_2_RNIM3853: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNI9SS83: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIFTTP3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1318_i_0_0_a2_1_RNIG8LG3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1286_i_0_0_a2_3_RNI31EC3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1285_i_0_0_a2_1_RNID6AQ2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNIJCRB2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1284_i_0_0_a2_2_RNIJ2FG3: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNI95UC2: 4 loads, 4 LSLICEs
     Net un1_IR_inv_1320_i_0_0_a2_1_RNIUFNO3: 4 loads, 4 LSLICEs
     Net IR_0_sqmuxa_i_0_o2_RNIF0L84: 2 loads, 0 LSLICEs
   Number of local set/reset loads for net Start_c merged into GSR:  309
   Number of LSRs:  17
     Net Start_c: 4 loads, 3 LSLICEs
     Net getIn_pad_RNIEAOK4: 2 loads, 2 LSLICEs
     Net debauncercu_pipe_3.fb: 1 loads, 1 LSLICEs
     Net N_6426_i: 2 loads, 2 LSLICEs
     Net un1_start_54_0_a2_0_a2: 1 loads, 1 LSLICEs
     Net selchr_pad_RNI9MO61[0]: 2 loads, 2 LSLICEs
     Net lcd/fb: 1 loads, 1 LSLICEs
     Net lcd/un1_rs_0_sqmuxa_i: 32 loads, 32 LSLICEs
     Net lcd/un3_clk_count[32]: 1 loads, 1 LSLICEs
     Net divCU/un1_count_i: 4 loads, 4 LSLICEs
     Net aluIns/un3_mux_7: 1 loads, 1 LSLICEs
     Net un1_start_17_0_a3_0_a2: 2 loads, 2 LSLICEs
     Net un1_start_15_0_a2_0_a2: 2 loads, 2 LSLICEs
     Net un1_start_20_0_a2_0_a2: 1 loads, 1 LSLICEs
     Net un1_start_11_0_a2_0_a2: 2 loads, 2 LSLICEs
     Net N_6425_i: 1 loads, 1 LSLICEs
     Net N_6424_i: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net un127_regsgen_a[7]: 593 loads
     Net un127_regsgen_a[2]: 568 loads
     Net un127_regsgen_a[1]: 358 loads
     Net clk_RNIL3ON: 238 loads
     Net MAR[2]: 216 loads
     Net un127_regsgen_a[3]: 207 loads
     Net un1_ram_i_m2[0]: 200 loads
     Net un1_ram_i_m2[6]: 200 loads
     Net un1_ram_i_m2[7]: 200 loads
     Net un1_ram_i_m3[2]: 200 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 3 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 83 MB

Dumping design to file ProjectoFinal_impl1_map.ncd.

mpartrce -p "ProjectoFinal_impl1.p2t" -f "ProjectoFinal_impl1.p3t" -tf "ProjectoFinal_impl1.pt" "ProjectoFinal_impl1_map.ncd" "ProjectoFinal_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "ProjectoFinal_impl1_map.ncd"
Thu Jun 06 13:16:16 2019

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "C:/Users/asdf1/Documents/DigitalDesign/Arquitectura de computadoras/Projectofinal/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF ProjectoFinal_impl1_map.ncd ProjectoFinal_impl1.dir/5_1.ncd ProjectoFinal_impl1.prf
Preference file: ProjectoFinal_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ProjectoFinal_impl1_map.ncd.
Design name: testBench
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000ZE
Package:     TQFP144
Performance: 1
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   45+4(JTAG)/336     15% used
                  45+4(JTAG)/115     43% bonded
   IOLOGIC           10/336           2% used

   SLICE           1695/3432         49% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   EBR                2/26            7% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
3 potential circuit loops found in timing analysis.
Number of Signals: 4614
Number of Connections: 15142

Pin Constraint Summary:
   45 out of 45 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    sigOSC_0 (driver: oschIns, clk load #: 1062)


The following 3 signals are selected to use the secondary clock routing resources:
    lcd/un1_rs_0_sqmuxa_i (driver: lcd/SLICE_1136, clk load #: 0, sr load #: 32, ce load #: 0)
    REGAce[0] (driver: SLICE_2226, clk load #: 0, sr load #: 0, ce load #: 27)
    aluIns/un2_mux_i_0 (driver: SLICE_2180, clk load #: 8, sr load #: 0, ce load #: 0)

Signal Start_c is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 6 secs 

Starting Placer Phase 1.
.....................
Placer score = 1387431.
Finished Placer Phase 1.  REAL time: 20 secs 

Starting Placer Phase 2.
.
Placer score =  1377682
Finished Placer Phase 2.  REAL time: 22 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "sigOSC_0" from OSC on comp "oschIns" on site "OSC", clk load = 1062
  SECONDARY "lcd/un1_rs_0_sqmuxa_i" from F0 on comp "lcd/SLICE_1136" on site "R14C20C", clk load = 0, ce load = 0, sr load = 32
  SECONDARY "REGAce[0]" from F1 on comp "SLICE_2226" on site "R14C20A", clk load = 0, ce load = 27, sr load = 0
  SECONDARY "aluIns/un2_mux_i_0" from F1 on comp "SLICE_2180" on site "R21C21B", clk load = 8, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   45 + 4(JTAG) out of 336 (14.6%) PIO sites used.
   45 + 4(JTAG) out of 115 (42.6%) bonded PIO sites used.
   Number of PIO comps: 45; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 14 / 28 ( 50%) | 2.5V       | -         |
| 1        | 14 / 29 ( 48%) | 2.5V       | -         |
| 2        | 14 / 29 ( 48%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 3 / 10 ( 30%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 21 secs 

Dumping design to file ProjectoFinal_impl1.dir/5_1.ncd.

3 potential circuit loops found in timing analysis.
0 connections routed; 15142 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=un1_start_54_0_a2_0_a2 loads=2 clock_loads=1&#xA;   Signal=aluIns/N_447_i_i loads=1 clock_loads=1&#xA;   Signal=un1_start_17_0_a3_0_a2 loads=3 clock_loads=1&#xA;   Signal=un1_start_15_0_a2_0_a2 loads=3 clock_loads=1&#xA;   Signal=un1_start_20_0_a2_0_a2 loads=2 clock_loads=1&#xA;   Signal=N_6425_i loads=2 clock_loads=1"  />

Completed router resource preassignment. Real time: 26 secs 

Start NBR router at 13:16:42 06/06/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

3 potential circuit loops found in timing analysis.
Start NBR special constraint process at 13:16:43 06/06/19

Start NBR section for initial routing at 13:16:45 06/06/19
Level 4, iteration 1
939(0.25%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 20.819ns/0.000ns; real time: 37 secs 

Info: Initial congestion level at 75% usage is 10
Info: Initial congestion area  at 75% usage is 134 (13.40%)

Start NBR section for normal routing at 13:16:53 06/06/19
Level 4, iteration 1
328(0.09%) conflicts; 0(0.00%) untouched conn; 296697 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -5.157ns/-296.697ns; real time: 1 mins 14 secs 
Level 4, iteration 2
183(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 18.834ns/0.000ns; real time: 1 mins 29 secs 
Level 4, iteration 3
102(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 15.243ns/0.000ns; real time: 1 mins 35 secs 
Level 4, iteration 4
74(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 15.243ns/0.000ns; real time: 1 mins 40 secs 
Level 4, iteration 5
52(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 14.438ns/0.000ns; real time: 1 mins 45 secs 
Level 4, iteration 6
39(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 14.438ns/0.000ns; real time: 1 mins 49 secs 
Level 4, iteration 7
26(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 53 secs 
Level 4, iteration 8
14(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 55 secs 
Level 4, iteration 9
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 56 secs 
Level 4, iteration 10
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 56 secs 
Level 4, iteration 11
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 57 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 57 secs 
Level 4, iteration 13
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 57 secs 
Level 4, iteration 14
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 58 secs 
Level 4, iteration 15
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 58 secs 
Level 4, iteration 16
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 58 secs 
Level 4, iteration 17
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 58 secs 
Level 4, iteration 18
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 58 secs 
Level 4, iteration 19
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 58 secs 
Level 4, iteration 20
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 58 secs 
Level 4, iteration 21
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 59 secs 
Level 4, iteration 22
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 59 secs 
Level 4, iteration 23
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 59 secs 
Level 4, iteration 24
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 59 secs 
Level 4, iteration 25
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 1 mins 59 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 13:18:15 06/06/19
3 potential circuit loops found in timing analysis.
3 potential circuit loops found in timing analysis.

Start NBR section for re-routing at 13:18:16 06/06/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 13.600ns/0.000ns; real time: 2 mins 

Start NBR section for post-routing at 13:18:16 06/06/19
3 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 13.600ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=un1_start_54_0_a2_0_a2 loads=2 clock_loads=1&#xA;   Signal=aluIns/N_447_i_i loads=1 clock_loads=1&#xA;   Signal=un1_start_17_0_a3_0_a2 loads=3 clock_loads=1&#xA;   Signal=un1_start_15_0_a2_0_a2 loads=3 clock_loads=1&#xA;   Signal=un1_start_20_0_a2_0_a2 loads=2 clock_loads=1&#xA;   Signal=N_6425_i loads=2 clock_loads=1"  />

3 potential circuit loops found in timing analysis.
3 potential circuit loops found in timing analysis.
3 potential circuit loops found in timing analysis.
Total CPU time 2 mins 2 secs 
Total REAL time: 2 mins 3 secs 
Completely routed.
End of route.  15142 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file ProjectoFinal_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 13.600
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.690
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 2 mins 3 secs 
Total REAL time to completion: 2 mins 4 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "ProjectoFinal_impl1.t2b" -w "ProjectoFinal_impl1.ncd" -jedec "ProjectoFinal_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ProjectoFinal_impl1.ncd.
Design name: testBench
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000ZE
Package:     TQFP144
Performance: 1
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from ProjectoFinal_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "ProjectoFinal_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
