\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields}{}\section{\+\_\+hw\+\_\+dma\+\_\+hrs\+:\+:\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields Struct Reference}
\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields}\index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a26eff644aadef2b905c531a0a363908b}{H\+R\+S0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a35104afd31fc73e041dc8a57de3d3618}{H\+R\+S1}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_ae88744c11807343298dab73a546116fb}{H\+R\+S2}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a9dd8f2aaf2060aca41746d5d61ad5d8f}{H\+R\+S3}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a6e4169413cac3dfb989e5d2afa825c48}{H\+R\+S4}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_acb846abec6954f6c36a8d2ef7db0231a}{H\+R\+S5}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a97c0c399d16c501a8d378c8d0a591d6c}{H\+R\+S6}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_aa1a5a515e1800562ef87797a11021c7f}{H\+R\+S7}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_ac72b3508f83129ea1829a586081ea622}{H\+R\+S8}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a2297794af269cc1fa9f1920f9d5872d4}{H\+R\+S9}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a3d1fc1de709cdfbaced850ced6fe5857}{H\+R\+S10}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a3a06ac717055c352209daad367a74334}{H\+R\+S11}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a9cf52047b3590847610ceb153d259baa}{H\+R\+S12}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a4b668e752da0667ff0fcae4006f948a0}{H\+R\+S13}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a099357ffc9ce611091bc8df3e1393d70}{H\+R\+S14}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_ad2f4d6725dfa47e9d07bec827b777371}{H\+R\+S15}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a33baa3314823ac91cf32dc8e5a6a8b90}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 16
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S0@{H\+R\+S0}}
\index{H\+R\+S0@{H\+R\+S0}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S0}{HRS0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S0}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a26eff644aadef2b905c531a0a363908b}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a26eff644aadef2b905c531a0a363908b}
\mbox{[}0\mbox{]} Hardware Request Status Channel 0 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S1@{H\+R\+S1}}
\index{H\+R\+S1@{H\+R\+S1}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S1}{HRS1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S1}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a35104afd31fc73e041dc8a57de3d3618}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a35104afd31fc73e041dc8a57de3d3618}
\mbox{[}1\mbox{]} Hardware Request Status Channel 1 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S10@{H\+R\+S10}}
\index{H\+R\+S10@{H\+R\+S10}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S10}{HRS10}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S10}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a3d1fc1de709cdfbaced850ced6fe5857}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a3d1fc1de709cdfbaced850ced6fe5857}
\mbox{[}10\mbox{]} Hardware Request Status Channel 10 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S11@{H\+R\+S11}}
\index{H\+R\+S11@{H\+R\+S11}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S11}{HRS11}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S11}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a3a06ac717055c352209daad367a74334}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a3a06ac717055c352209daad367a74334}
\mbox{[}11\mbox{]} Hardware Request Status Channel 11 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S12@{H\+R\+S12}}
\index{H\+R\+S12@{H\+R\+S12}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S12}{HRS12}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S12}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a9cf52047b3590847610ceb153d259baa}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a9cf52047b3590847610ceb153d259baa}
\mbox{[}12\mbox{]} Hardware Request Status Channel 12 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S13@{H\+R\+S13}}
\index{H\+R\+S13@{H\+R\+S13}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S13}{HRS13}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S13}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a4b668e752da0667ff0fcae4006f948a0}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a4b668e752da0667ff0fcae4006f948a0}
\mbox{[}13\mbox{]} Hardware Request Status Channel 13 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S14@{H\+R\+S14}}
\index{H\+R\+S14@{H\+R\+S14}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S14}{HRS14}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S14}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a099357ffc9ce611091bc8df3e1393d70}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a099357ffc9ce611091bc8df3e1393d70}
\mbox{[}14\mbox{]} Hardware Request Status Channel 14 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S15@{H\+R\+S15}}
\index{H\+R\+S15@{H\+R\+S15}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S15}{HRS15}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S15}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_ad2f4d6725dfa47e9d07bec827b777371}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_ad2f4d6725dfa47e9d07bec827b777371}
\mbox{[}15\mbox{]} Hardware Request Status Channel 15 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S2@{H\+R\+S2}}
\index{H\+R\+S2@{H\+R\+S2}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S2}{HRS2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S2}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_ae88744c11807343298dab73a546116fb}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_ae88744c11807343298dab73a546116fb}
\mbox{[}2\mbox{]} Hardware Request Status Channel 2 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S3@{H\+R\+S3}}
\index{H\+R\+S3@{H\+R\+S3}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S3}{HRS3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S3}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a9dd8f2aaf2060aca41746d5d61ad5d8f}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a9dd8f2aaf2060aca41746d5d61ad5d8f}
\mbox{[}3\mbox{]} Hardware Request Status Channel 3 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S4@{H\+R\+S4}}
\index{H\+R\+S4@{H\+R\+S4}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S4}{HRS4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S4}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a6e4169413cac3dfb989e5d2afa825c48}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a6e4169413cac3dfb989e5d2afa825c48}
\mbox{[}4\mbox{]} Hardware Request Status Channel 4 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S5@{H\+R\+S5}}
\index{H\+R\+S5@{H\+R\+S5}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S5}{HRS5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S5}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_acb846abec6954f6c36a8d2ef7db0231a}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_acb846abec6954f6c36a8d2ef7db0231a}
\mbox{[}5\mbox{]} Hardware Request Status Channel 5 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S6@{H\+R\+S6}}
\index{H\+R\+S6@{H\+R\+S6}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S6}{HRS6}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S6}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a97c0c399d16c501a8d378c8d0a591d6c}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a97c0c399d16c501a8d378c8d0a591d6c}
\mbox{[}6\mbox{]} Hardware Request Status Channel 6 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S7@{H\+R\+S7}}
\index{H\+R\+S7@{H\+R\+S7}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S7}{HRS7}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S7}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_aa1a5a515e1800562ef87797a11021c7f}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_aa1a5a515e1800562ef87797a11021c7f}
\mbox{[}7\mbox{]} Hardware Request Status Channel 7 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S8@{H\+R\+S8}}
\index{H\+R\+S8@{H\+R\+S8}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S8}{HRS8}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S8}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_ac72b3508f83129ea1829a586081ea622}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_ac72b3508f83129ea1829a586081ea622}
\mbox{[}8\mbox{]} Hardware Request Status Channel 8 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!H\+R\+S9@{H\+R\+S9}}
\index{H\+R\+S9@{H\+R\+S9}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+R\+S9}{HRS9}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+H\+R\+S9}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a2297794af269cc1fa9f1920f9d5872d4}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a2297794af269cc1fa9f1920f9d5872d4}
\mbox{[}9\mbox{]} Hardware Request Status Channel 9 \index{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields@{\+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+dma\+\_\+hrs\+::\+\_\+hw\+\_\+dma\+\_\+hrs\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a33baa3314823ac91cf32dc8e5a6a8b90}{}\label{struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_a33baa3314823ac91cf32dc8e5a6a8b90}
\mbox{[}31\+:16\mbox{]} Reserved 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
