{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761451973721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761451973721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 26 11:12:53 2025 " "Processing started: Sun Oct 26 11:12:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761451973721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451973721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451973721 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1761451974616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/image_processing/sp_preproc_constbg.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/sp_preproc_constbg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_preproc_constbg_comb " "Found entity 1: sp_preproc_constbg_comb" {  } { { "../src/image_processing/sp_preproc_constbg.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/sp_preproc_constbg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/display/sync2.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/sync2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync2 " "Found entity 1: sync2" {  } { { "../src/display/sync2.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/sync2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/vga_modules/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/vga_modules/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../src/vga_modules/vga_controller.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/vga_modules/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/vga_modules/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../src/vga_modules/vga_address_translator.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_address_translator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/vga_modules/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/vga_modules/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/image_processing/window3x3_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/window3x3_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 window3x3_stream " "Found entity 1: window3x3_stream" {  } { { "../src/image_processing/window3x3_stream.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/window3x3_stream.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/image_processing/sobel_3x3_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/sobel_3x3_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_3x3_gray " "Found entity 1: sobel_3x3_gray" {  } { { "../src/image_processing/sobel_3x3_gray.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/sobel_3x3_gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/image_processing/scharr_3x3_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/scharr_3x3_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 scharr_3x3_gray " "Found entity 1: scharr_3x3_gray" {  } { { "../src/image_processing/scharr_3x3_gray.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/scharr_3x3_gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/image_processing/rgb2gray8.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/rgb2gray8.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray8 " "Found entity 1: rgb2gray8" {  } { { "../src/image_processing/rgb2gray8.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/rgb2gray8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/image_processing/median3x3_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/median3x3_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 median3x3_stream " "Found entity 1: median3x3_stream" {  } { { "../src/image_processing/median3x3_stream.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/median3x3_stream.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/image_processing/median3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/median3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 median3x3 " "Found entity 1: median3x3" {  } { { "../src/image_processing/median3x3.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/median3x3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/image_processing/med3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/med3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 med3_8 " "Found entity 1: med3_8" {  } { { "../src/image_processing/med3_8.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/med3_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/image_processing/impulse_switch_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/impulse_switch_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 impulse_switch_8 " "Found entity 1: impulse_switch_8" {  } { { "../src/image_processing/impulse_switch_8.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/impulse_switch_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/image_processing/image_processing_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/image_processing/image_processing_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_processing_uni " "Found entity 1: image_processing_uni" {  } { { "../src/image_processing/image_processing_uni.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/display/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/display/pixel_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/pixel_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_register " "Found entity 1: pixel_register" {  } { { "../src/display/pixel_register.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/pixel_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/display/image_bank_shared.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/image_bank_shared.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_bank_shared " "Found entity 1: image_bank_shared" {  } { { "../src/display/image_bank_shared.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/display/edge_stream_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/edge_stream_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_stream_path " "Found entity 1: edge_stream_path" {  } { { "../src/display/edge_stream_path.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/display/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../src/display/data_path.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/display/ctrl_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/ctrl_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_path " "Found entity 1: ctrl_path" {  } { { "../src/display/ctrl_path.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/ctrl_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bang_hcmut/hk243/ee4367/github_reff/src/display/address_adaptor.v 1 1 " "Found 1 design units, including 1 entities, in source file /bang_hcmut/hk243/ee4367/github_reff/src/display/address_adaptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_adaptor " "Found entity 1: address_adaptor" {  } { { "../src/display/address_adaptor.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/address_adaptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll/vga_pll.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "vga_pll/vga_pll/vga_pll_0002.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_modules/image_01.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_modules/image_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_01 " "Found entity 1: image_01" {  } { { "ram_modules/image_01.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_modules/image_02.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_modules/image_02.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_02 " "Found entity 1: image_02" {  } { { "ram_modules/image_02.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_modules/image_03.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_modules/image_03.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_03 " "Found entity 1: image_03" {  } { { "ram_modules/image_03.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451988651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451988651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761451988716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:u_dp " "Elaborating entity \"data_path\" for hierarchy \"data_path:u_dp\"" {  } { { "../src/display/top.v" "u_dp" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_adaptor data_path:u_dp\|address_adaptor:u_addr " "Elaborating entity \"address_adaptor\" for hierarchy \"data_path:u_dp\|address_adaptor:u_addr\"" {  } { { "../src/display/data_path.v" "u_addr" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/data_path.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_register data_path:u_dp\|pixel_register:r0 " "Elaborating entity \"pixel_register\" for hierarchy \"data_path:u_dp\|pixel_register:r0\"" {  } { { "../src/display/data_path.v" "r0" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/data_path.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_processing_uni data_path:u_dp\|image_processing_uni:u_proc " "Elaborating entity \"image_processing_uni\" for hierarchy \"data_path:u_dp\|image_processing_uni:u_proc\"" {  } { { "../src/display/data_path.v" "u_proc" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/data_path.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2gray8 data_path:u_dp\|image_processing_uni:u_proc\|rgb2gray8:u0 " "Elaborating entity \"rgb2gray8\" for hierarchy \"data_path:u_dp\|image_processing_uni:u_proc\|rgb2gray8:u0\"" {  } { { "../src/image_processing/image_processing_uni.v" "u0" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "median3x3 data_path:u_dp\|image_processing_uni:u_proc\|median3x3:u_med " "Elaborating entity \"median3x3\" for hierarchy \"data_path:u_dp\|image_processing_uni:u_proc\|median3x3:u_med\"" {  } { { "../src/image_processing/image_processing_uni.v" "u_med" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "med3_8 data_path:u_dp\|image_processing_uni:u_proc\|median3x3:u_med\|med3_8:r0 " "Elaborating entity \"med3_8\" for hierarchy \"data_path:u_dp\|image_processing_uni:u_proc\|median3x3:u_med\|med3_8:r0\"" {  } { { "../src/image_processing/median3x3.v" "r0" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/median3x3.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impulse_switch_8 data_path:u_dp\|image_processing_uni:u_proc\|impulse_switch_8:u_sw " "Elaborating entity \"impulse_switch_8\" for hierarchy \"data_path:u_dp\|image_processing_uni:u_proc\|impulse_switch_8:u_sw\"" {  } { { "../src/image_processing/image_processing_uni.v" "u_sw" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_3x3_gray data_path:u_dp\|image_processing_uni:u_proc\|sobel_3x3_gray:u_sobel " "Elaborating entity \"sobel_3x3_gray\" for hierarchy \"data_path:u_dp\|image_processing_uni:u_proc\|sobel_3x3_gray:u_sobel\"" {  } { { "../src/image_processing/image_processing_uni.v" "u_sobel" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scharr_3x3_gray data_path:u_dp\|image_processing_uni:u_proc\|scharr_3x3_gray:u_scharr " "Elaborating entity \"scharr_3x3_gray\" for hierarchy \"data_path:u_dp\|image_processing_uni:u_proc\|scharr_3x3_gray:u_scharr\"" {  } { { "../src/image_processing/image_processing_uni.v" "u_scharr" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/image_processing_uni.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_path ctrl_path:u_ctl " "Elaborating entity \"ctrl_path\" for hierarchy \"ctrl_path:u_ctl\"" {  } { { "../src/display/top.v" "u_ctl" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988862 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ctrl_path.v(109) " "Verilog HDL Case Statement information at ctrl_path.v(109): all case item expressions in this case statement are onehot" {  } { { "../src/display/ctrl_path.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/ctrl_path.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1761451988866 "|top|ctrl_path:u_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_stream_path edge_stream_path:u_stream " "Elaborating entity \"edge_stream_path\" for hierarchy \"edge_stream_path:u_stream\"" {  } { { "../src/display/top.v" "u_stream" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync2 edge_stream_path:u_stream\|sync2:u_sync_im " "Elaborating entity \"sync2\" for hierarchy \"edge_stream_path:u_stream\|sync2:u_sync_im\"" {  } { { "../src/display/edge_stream_path.v" "u_sync_im" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync2 edge_stream_path:u_stream\|sync2:u_sync_md " "Elaborating entity \"sync2\" for hierarchy \"edge_stream_path:u_stream\|sync2:u_sync_md\"" {  } { { "../src/display/edge_stream_path.v" "u_sync_md" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_preproc_constbg_comb edge_stream_path:u_stream\|sp_preproc_constbg_comb:u_pre " "Elaborating entity \"sp_preproc_constbg_comb\" for hierarchy \"edge_stream_path:u_stream\|sp_preproc_constbg_comb:u_pre\"" {  } { { "../src/display/edge_stream_path.v" "u_pre" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "median3x3_stream edge_stream_path:u_stream\|median3x3_stream:u_med " "Elaborating entity \"median3x3_stream\" for hierarchy \"edge_stream_path:u_stream\|median3x3_stream:u_med\"" {  } { { "../src/display/edge_stream_path.v" "u_med" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451988933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "window3x3_stream edge_stream_path:u_stream\|window3x3_stream:u_win " "Elaborating entity \"window3x3_stream\" for hierarchy \"edge_stream_path:u_stream\|window3x3_stream:u_win\"" {  } { { "../src/display/edge_stream_path.v" "u_win" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/edge_stream_path.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451989169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_bank_shared image_bank_shared:u_bank " "Elaborating entity \"image_bank_shared\" for hierarchy \"image_bank_shared:u_bank\"" {  } { { "../src/display/top.v" "u_bank" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451989385 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_bank_shared.v(15) " "Verilog HDL Case Statement information at image_bank_shared.v(15): all case item expressions in this case statement are onehot" {  } { { "../src/display/image_bank_shared.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1761451989386 "|top|image_bank_shared:u_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_01 image_bank_shared:u_bank\|image_01:u_img0 " "Elaborating entity \"image_01\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\"" {  } { { "../src/display/image_bank_shared.v" "u_img0" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451989403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\"" {  } { { "ram_modules/image_01.v" "altsyncram_component" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451989466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\"" {  } { { "ram_modules/image_01.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451989480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component " "Instantiated megafunction \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_files/\[random\]_single_image_p_04_02_01_mif/image_01.mif " "Parameter \"init_file\" = \"./mif_files/\[random\]_single_image_p_04_02_01_mif/image_01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451989480 ""}  } { { "ram_modules/image_01.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761451989480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9au1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9au1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9au1 " "Found entity 1: altsyncram_9au1" {  } { { "db/altsyncram_9au1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451989543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451989543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9au1 image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated " "Elaborating entity \"altsyncram_9au1\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451989543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_knk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_knk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_knk2 " "Found entity 1: altsyncram_knk2" {  } { { "db/altsyncram_knk2.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_knk2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451989637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451989637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_knk2 image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|altsyncram_knk2:altsyncram1 " "Elaborating entity \"altsyncram_knk2\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|altsyncram_knk2:altsyncram1\"" {  } { { "db/altsyncram_9au1.tdf" "altsyncram1" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451989638 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./mif_files/\[random\]_single_image_p_04_02_01_mif/image_01.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./mif_files/\[random\]_single_image_p_04_02_01_mif/image_01.mif -- setting all initial values to 0" {  } { { "ram_modules/image_01.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_01.v" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1761451989649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451989857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451989857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|altsyncram_knk2:altsyncram1\|decode_7la:decode4 " "Elaborating entity \"decode_7la\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|altsyncram_knk2:altsyncram1\|decode_7la:decode4\"" {  } { { "db/altsyncram_knk2.tdf" "decode4" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_knk2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451989857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451989922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451989922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|altsyncram_knk2:altsyncram1\|decode_01a:rden_decode_a " "Elaborating entity \"decode_01a\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|altsyncram_knk2:altsyncram1\|decode_01a:rden_decode_a\"" {  } { { "db/altsyncram_knk2.tdf" "rden_decode_a" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_knk2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451989923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451989990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451989990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|altsyncram_knk2:altsyncram1\|mux_5hb:mux6 " "Elaborating entity \"mux_5hb\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|altsyncram_knk2:altsyncram1\|mux_5hb:mux6\"" {  } { { "db/altsyncram_knk2.tdf" "mux6" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_knk2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451989991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9au1.tdf" "mgl_prim2" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451990920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9au1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451990944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451990944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451990944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451990944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1768777521 " "Parameter \"NODE_NAME\" = \"1768777521\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451990944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 19200 " "Parameter \"NUMWORDS\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451990944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451990944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451990944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451990944 ""}  } { { "db/altsyncram_9au1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_9au1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761451990944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451991125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451991309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"image_bank_shared:u_bank\|image_01:u_img0\|altsyncram:altsyncram_component\|altsyncram_9au1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451991485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_02 image_bank_shared:u_bank\|image_02:u_img1 " "Elaborating entity \"image_02\" for hierarchy \"image_bank_shared:u_bank\|image_02:u_img1\"" {  } { { "../src/display/image_bank_shared.v" "u_img1" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451991557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\"" {  } { { "ram_modules/image_02.v" "altsyncram_component" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451991576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\"" {  } { { "ram_modules/image_02.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451991590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component " "Instantiated megafunction \"image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_files/\[random\]_single_image_p_04_02_01_mif/image_02.mif " "Parameter \"init_file\" = \"./mif_files/\[random\]_single_image_p_04_02_01_mif/image_02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451991590 ""}  } { { "ram_modules/image_02.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761451991590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bau1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bau1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bau1 " "Found entity 1: altsyncram_bau1" {  } { { "db/altsyncram_bau1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451991653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451991653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bau1 image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\|altsyncram_bau1:auto_generated " "Elaborating entity \"altsyncram_bau1\" for hierarchy \"image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\|altsyncram_bau1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451991653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnk2 " "Found entity 1: altsyncram_lnk2" {  } { { "db/altsyncram_lnk2.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_lnk2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451991748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451991748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnk2 image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\|altsyncram_bau1:auto_generated\|altsyncram_lnk2:altsyncram1 " "Elaborating entity \"altsyncram_lnk2\" for hierarchy \"image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\|altsyncram_bau1:auto_generated\|altsyncram_lnk2:altsyncram1\"" {  } { { "db/altsyncram_bau1.tdf" "altsyncram1" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451991748 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./mif_files/\[random\]_single_image_p_04_02_01_mif/image_02.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./mif_files/\[random\]_single_image_p_04_02_01_mif/image_02.mif -- setting all initial values to 0" {  } { { "ram_modules/image_02.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_02.v" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1761451991760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\|altsyncram_bau1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\|altsyncram_bau1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bau1.tdf" "mgl_prim2" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451991994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\|altsyncram_bau1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\|altsyncram_bau1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bau1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\|altsyncram_bau1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"image_bank_shared:u_bank\|image_02:u_img1\|altsyncram:altsyncram_component\|altsyncram_bau1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1768777522 " "Parameter \"NODE_NAME\" = \"1768777522\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 19200 " "Parameter \"NUMWORDS\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992018 ""}  } { { "db/altsyncram_bau1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_bau1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761451992018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_03 image_bank_shared:u_bank\|image_03:u_img2 " "Elaborating entity \"image_03\" for hierarchy \"image_bank_shared:u_bank\|image_03:u_img2\"" {  } { { "../src/display/image_bank_shared.v" "u_img2" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/image_bank_shared.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\"" {  } { { "ram_modules/image_03.v" "altsyncram_component" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\"" {  } { { "ram_modules/image_03.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component " "Instantiated megafunction \"image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_files/\[random\]_single_image_p_04_02_01_mif/image_03.mif " "Parameter \"init_file\" = \"./mif_files/\[random\]_single_image_p_04_02_01_mif/image_03.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img3 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992070 ""}  } { { "ram_modules/image_03.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761451992070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dau1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dau1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dau1 " "Found entity 1: altsyncram_dau1" {  } { { "db/altsyncram_dau1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451992132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451992132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dau1 image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\|altsyncram_dau1:auto_generated " "Elaborating entity \"altsyncram_dau1\" for hierarchy \"image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\|altsyncram_dau1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mnk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mnk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mnk2 " "Found entity 1: altsyncram_mnk2" {  } { { "db/altsyncram_mnk2.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_mnk2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451992228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451992228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mnk2 image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\|altsyncram_dau1:auto_generated\|altsyncram_mnk2:altsyncram1 " "Elaborating entity \"altsyncram_mnk2\" for hierarchy \"image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\|altsyncram_dau1:auto_generated\|altsyncram_mnk2:altsyncram1\"" {  } { { "db/altsyncram_dau1.tdf" "altsyncram1" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992228 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./mif_files/\[random\]_single_image_p_04_02_01_mif/image_03.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./mif_files/\[random\]_single_image_p_04_02_01_mif/image_03.mif -- setting all initial values to 0" {  } { { "ram_modules/image_03.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/ram_modules/image_03.v" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1761451992241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\|altsyncram_dau1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\|altsyncram_dau1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dau1.tdf" "mgl_prim2" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\|altsyncram_dau1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\|altsyncram_dau1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dau1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\|altsyncram_dau1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"image_bank_shared:u_bank\|image_03:u_img2\|altsyncram:altsyncram_component\|altsyncram_dau1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1768777523 " "Parameter \"NODE_NAME\" = \"1768777523\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 19200 " "Parameter \"NUMWORDS\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992499 ""}  } { { "db/altsyncram_dau1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_dau1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761451992499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "../src/display/top.v" "VGA" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:u_pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:u_pll\"" {  } { { "../src/vga_modules/vga_adapter.v" "u_pll" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_0002 vga_adapter:VGA\|vga_pll:u_pll\|vga_pll_0002:vga_pll_inst " "Elaborating entity \"vga_pll_0002\" for hierarchy \"vga_adapter:VGA\|vga_pll:u_pll\|vga_pll_0002:vga_pll_inst\"" {  } { { "vga_pll/vga_pll.v" "vga_pll_inst" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_adapter:VGA\|vga_pll:u_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:u_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vga_pll/vga_pll/vga_pll_0002.v" "altera_pll_i" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992580 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1761451992599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:u_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:u_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vga_pll/vga_pll/vga_pll_0002.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:u_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:u_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992610 ""}  } { { "vga_pll/vga_pll/vga_pll_0002.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/vga_pll/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761451992610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:u_addr_wr " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:u_addr_wr\"" {  } { { "../src/vga_modules/vga_adapter.v" "u_addr_wr" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../src/vga_modules/vga_adapter.v" "VideoMemory" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone V " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ../../quartus/mif_files/background.mif " "Parameter \"INIT_FILE\" = \"../../quartus/mif_files/background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761451992646 ""}  } { { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761451992646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ect1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ect1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ect1 " "Found entity 1: altsyncram_ect1" {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761451992731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451992731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ect1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated " "Elaborating entity \"altsyncram_ect1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "../src/vga_modules/vga_adapter.v" "controller" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761451992906 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1761451993579 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.10.26.11:13:18 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2025.10.26.11:13:18 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761451998627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452002824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452003025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452009968 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452010277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452010481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452010712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452010718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452010719 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1761452011470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761452011993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452011993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761452012211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452012211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761452012215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452012215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761452012342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452012342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761452012503 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761452012503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452012503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761452012614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452012614 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_stream_path:u_stream\|window3x3_stream:u_win\|lb1 " "RAM logic \"edge_stream_path:u_stream\|window3x3_stream:u_win\|lb1\" is uninferred due to asynchronous read logic" {  } { { "../src/image_processing/window3x3_stream.v" "lb1" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/window3x3_stream.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761452015719 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "edge_stream_path:u_stream\|median3x3_stream:u_med\|lb1 " "RAM logic \"edge_stream_path:u_stream\|median3x3_stream:u_med\|lb1\" is uninferred due to asynchronous read logic" {  } { { "../src/image_processing/median3x3_stream.v" "lb1" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/image_processing/median3x3_stream.v" 53 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761452015719 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761452015719 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761452025115 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761452031547 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761452031547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761452032277 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761452044928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761452048035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761452048035 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a64 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a64 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048709 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a40 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a40 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048710 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048710 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a65 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a65 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048710 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a41 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a41 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048711 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048711 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a66 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a66 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048711 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a42 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a42 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048712 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 677 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048712 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a67 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a67 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048712 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a43 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a43 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048712 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048713 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a68 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a68 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048713 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a44 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a44 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048713 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048713 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a69 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a69 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048714 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a45 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a45 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048714 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048714 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a70 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a70 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048714 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a46 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a46 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048715 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048715 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a71 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a71 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048715 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a47 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a47 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048715 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 852 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048716 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a56 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a56 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048716 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a32 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a32 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048716 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048716 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a57 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a57 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2042 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048717 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a33 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a33 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048717 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048717 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a58 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a58 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2077 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048717 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a34 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a34 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048718 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048718 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a59 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a59 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048718 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a35 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a35 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048718 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048719 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a60 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a60 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048719 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a36 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a36 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048719 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048719 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a61 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a61 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048720 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a37 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a37 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048720 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048720 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a62 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a62 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048720 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a38 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a38 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048721 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048721 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a63 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a63 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 2252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048721 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a39 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a39 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048721 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048721 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a48 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a48 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048722 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048722 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048722 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a49 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a49 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1762 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048722 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048723 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048723 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a50 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a50 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048723 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 957 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048723 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048724 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a51 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a51 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048724 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048724 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048724 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a52 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a52 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048725 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048725 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048725 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a53 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a53 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048725 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048726 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048726 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a54 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a54 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048726 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048727 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048727 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a55 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a55 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048727 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a31 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a31 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 1132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048727 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ect1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_ect1.tdf" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/quartus/db/altsyncram_ect1.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "../src/vga_modules/vga_adapter.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/vga_modules/vga_adapter.v" 66 0 0 } } { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 156 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1761452048728 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761452049419 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761452049419 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/display/top.v" "" { Text "D:/BANG_HCMUT/HK243/EE4367/Github_reff/src/display/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761452049419 "|top|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761452049419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11820 " "Implemented 11820 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761452049467 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761452049467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11480 " "Implemented 11480 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761452049467 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1761452049467 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1761452049467 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1761452049467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761452049467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4981 " "Peak virtual memory: 4981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761452049594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 26 11:14:09 2025 " "Processing ended: Sun Oct 26 11:14:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761452049594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761452049594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761452049594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761452049594 ""}
