{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 02:23:17 2013 " "Info: Processing started: Tue Dec 17 02:23:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProcessor -c FinalProcessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FinalProcessor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FinalProcessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProcessor " "Info: Found entity 1: FinalProcessor" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock1Hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Clock1Hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock1Hz-a " "Info: Found design unit 1: Clock1Hz-a" {  } { { "Clock1Hz.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Clock1Hz.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock1Hz " "Info: Found entity 1: Clock1Hz" {  } { { "Clock1Hz.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Clock1Hz.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2x3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Mux2x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x3-SYN " "Info: Found design unit 1: mux2x3-SYN" {  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x3 " "Info: Found entity 1: Mux2x3" {  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2x8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Mux2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x8-SYN " "Info: Found design unit 1: mux2x8-SYN" {  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x8 " "Info: Found entity 1: Mux2x8" {  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProcessor " "Info: Elaborating entity \"FinalProcessor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux1sel " "Warning: Pin \"debug_jump_mux1sel\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -296 2344 2520 -280 "debug_jump_mux1sel" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux2sel " "Warning: Pin \"debug_jump_mux2sel\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -264 2344 2520 -248 "debug_jump_mux2sel" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux3sel " "Warning: Pin \"debug_jump_mux3sel\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -232 2344 2520 -216 "debug_jump_mux3sel" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux1result\[7..0\] " "Warning: Pin \"debug_jump_mux1result\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -312 2344 2520 -296 "debug_jump_mux1result\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux2result\[7..0\] " "Warning: Pin \"debug_jump_mux2result\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -280 2344 2520 -264 "debug_jump_mux2result\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux3result\[7..0\] " "Warning: Pin \"debug_jump_mux3result\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -248 2344 2520 -232 "debug_jump_mux3result\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_plusone\[7..0\] " "Warning: Pin \"debug_plusone\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -344 2344 2520 -328 "debug_plusone\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_signextender\[7..0\] " "Warning: Pin \"debug_signextender\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -328 2344 2520 -312 "debug_signextender\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ramhelper/RAMHelper.vhd 2 1 " "Warning: Using design file ramhelper/RAMHelper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMHelper-dataflow " "Info: Found design unit 1: RAMHelper-dataflow" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAMHelper " "Info: Found entity 1: RAMHelper" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMHelper RAMHelper:inst20 " "Info: Elaborating entity \"RAMHelper\" for hierarchy \"RAMHelper:inst20\"" {  } { { "FinalProcessor.bdf" "inst20" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 320 2800 2984 480 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "clock/Clock.vhd 2 1 " "Warning: Using design file clock/Clock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-dataflow " "Info: Found design unit 1: Clock-dataflow" {  } { { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Info: Found entity 1: Clock" {  } { { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:inst9 " "Info: Elaborating entity \"Clock\" for hierarchy \"Clock:inst9\"" {  } { { "FinalProcessor.bdf" "inst9" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 720 656 792 848 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "controller/Controller.vhd 2 1 " "Warning: Using design file controller/Controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-arc " "Info: Found design unit 1: Controller-arc" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst2 " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:inst2\"" {  } { { "FinalProcessor.bdf" "inst2" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 88 1296 1472 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JumpReg Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"JumpReg\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOp Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"ALUOp\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpReg Controller.vhd(23) " "Info (10041): Inferred latch for \"JumpReg\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump Controller.vhd(23) " "Info (10041): Inferred latch for \"Jump\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Controller.vhd(23) " "Info (10041): Inferred latch for \"RegWrite\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUSrc\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Controller.vhd(23) " "Info (10041): Inferred latch for \"MemWrite\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Controller.vhd(23) " "Info (10041): Inferred latch for \"MemtoReg\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Controller.vhd(23) " "Info (10041): Inferred latch for \"MemRead\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Controller.vhd(23) " "Info (10041): Inferred latch for \"Branch\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Controller.vhd(23) " "Info (10041): Inferred latch for \"RegDst\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder/Decoder.vhd 2 1 " "Warning: Using design file decoder/Decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arc " "Info: Found design unit 1: Decoder-arc" {  } { { "decoder/Decoder.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/decoder/Decoder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "decoder/Decoder.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/decoder/Decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst11 " "Info: Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst11\"" {  } { { "FinalProcessor.bdf" "inst11" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 280 936 1152 440 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst " "Info: Elaborating entity \"ROM\" for hierarchy \"ROM:inst\"" {  } { { "FinalProcessor.bdf" "inst" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 112 936 1152 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom ROM:inst\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"ROM:inst\|lpm_rom:lpm_rom_component\"" {  } { { "ROM.vhd" "lpm_rom_component" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"ROM:inst\|lpm_rom:lpm_rom_component\"" {  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"ROM:inst\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file program.mif " "Info: Parameter \"lpm_file\" = \"program.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom ROM:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"ROM:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc/PC.vhd 2 1 " "Warning: Using design file pc/PC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-dataflow " "Info: Found design unit 1: PC-dataflow" {  } { { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst10 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst10\"" {  } { { "FinalProcessor.bdf" "inst10" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -16 936 1096 80 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x8 Mux2x8:inst43 " "Info: Elaborating entity \"Mux2x8\" for hierarchy \"Mux2x8:inst43\"" {  } { { "FinalProcessor.bdf" "inst43" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -208 2072 2152 -72 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x8.vhd" "lpm_mux_component" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "LPM_MUX.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } } { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 " "Info: Elaborating entity \"muxlut\" for hierarchy \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\"" {  } { { "LPM_MUX.tdf" "\$00009" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\", which is child of megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu/ALU.vhd 2 1 " "Warning: Using design file alu/ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-architectureALU " "Info: Found design unit 1: ALU-architectureALU" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst8 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst8\"" {  } { { "FinalProcessor.bdf" "inst8" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 544 2392 2568 640 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(37) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(37): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(37) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(37): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(40) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(40): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(40) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(40): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(43) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(43): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(44) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(44): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(53) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(53) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(56) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(56): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(56) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(56): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(59) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(59): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(59) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(59): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(66) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(66): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(66) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(66): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(69) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(69): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(69) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(69): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(70) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(70): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(70) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(70): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(77) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(77): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(77) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(77): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ALU.vhd(32) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(32): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ALU.vhd(32) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(32): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU.vhd(32) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(32): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.vhd(32) " "Info (10041): Inferred latch for \"zero\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.vhd(32) " "Info (10041): Inferred latch for \"overflow\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[0\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[1\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[2\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[3\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[4\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[5\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[6\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[7\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alucontroller/ALUController.vhd 2 1 " "Warning: Using design file alucontroller/ALUController.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUController-dataflow " "Info: Found design unit 1: ALUController-dataflow" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Info: Found entity 1: ALUController" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController ALUController:inst15 " "Info: Elaborating entity \"ALUController\" for hierarchy \"ALUController:inst15\"" {  } { { "FinalProcessor.bdf" "inst15" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 640 1928 2104 736 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluCode ALUController.vhd(21) " "Warning (10492): VHDL Process Statement warning at ALUController.vhd(21): signal \"aluCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "regfile/RegFile.vhd 2 1 " "Warning: Using design file regfile/RegFile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-processRegisters " "Info: Found design unit 1: RegFile-processRegisters" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Info: Found entity 1: RegFile" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:inst13 " "Info: Elaborating entity \"RegFile\" for hierarchy \"RegFile:inst13\"" {  } { { "FinalProcessor.bdf" "inst13" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 376 1904 2080 536 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 RegFile.vhd(20) " "Warning (10036): Verilog HDL or VHDL warning at RegFile.vhd(20): object \"r0\" assigned a value but never read" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x3 Mux2x3:inst38 " "Info: Elaborating entity \"Mux2x3\" for hierarchy \"Mux2x3:inst38\"" {  } { { "FinalProcessor.bdf" "inst38" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 472 1624 1760 552 "inst38" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Mux2x3:inst38\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Mux2x3:inst38\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x3.vhd" "lpm_mux_component" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux2x3:inst38\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x3:inst38\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux2x3:inst38\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Mux2x3:inst38\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Mux2x3:inst38\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"Mux2x3:inst38\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "LPM_MUX.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux2x3:inst38\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs Mux2x3:inst38\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x3:inst38\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Mux2x3:inst38\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } } { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst1 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:inst1\"" {  } { { "FinalProcessor.bdf" "inst1" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 488 2760 2976 624 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "RAM.vhd" "lpm_ram_dq_component" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "signextender/SignExtender.vhd 2 1 " "Warning: Using design file signextender/SignExtender.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-dataflow " "Info: Found design unit 1: SignExtender-dataflow" {  } { { "signextender/SignExtender.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/signextender/SignExtender.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Info: Found entity 1: SignExtender" {  } { { "signextender/SignExtender.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/signextender/SignExtender.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:inst14 " "Info: Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:inst14\"" {  } { { "FinalProcessor.bdf" "inst14" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 552 1312 1472 648 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "plusone/PlusOne.vhd 2 1 " "Warning: Using design file plusone/PlusOne.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PlusOne-dataflow " "Info: Found design unit 1: PlusOne-dataflow" {  } { { "plusone/PlusOne.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/plusone/PlusOne.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PlusOne " "Info: Found entity 1: PlusOne" {  } { { "plusone/PlusOne.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/plusone/PlusOne.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlusOne PlusOne:inst12 " "Info: Elaborating entity \"PlusOne\" for hierarchy \"PlusOne:inst12\"" {  } { { "FinalProcessor.bdf" "inst12" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -72 1312 1472 24 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplay/SevenSegmentDisplay.vhd 2 1 " "Warning: Using design file sevensegmentdisplay/SevenSegmentDisplay.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentDisplay-arc " "Info: Found design unit 1: SevenSegmentDisplay-arc" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Info: Found entity 1: SevenSegmentDisplay" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:inst19 " "Info: Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:inst19\"" {  } { { "FinalProcessor.bdf" "inst19" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 320 3576 3736 416 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "Clock:inst9\|cycle\[0\]~0 14 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=14) from the following logic: \"Clock:inst9\|cycle\[0\]~0\"" {  } { { "clock/Clock.vhd" "cycle\[0\]~0" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 23 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst8\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst8\|Add1\"" {  } { { "alu/ALU.vhd" "Add1" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst8\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst8\|Add0\"" {  } { { "alu/ALU.vhd" "Add0" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "PlusOne:inst12\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"PlusOne:inst12\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:inst9\|lpm_counter:cycle_rtl_0 " "Info: Elaborated megafunction instantiation \"Clock:inst9\|lpm_counter:cycle_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:inst9\|lpm_counter:cycle_rtl_0 " "Info: Instantiated megafunction \"Clock:inst9\|lpm_counter:cycle_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Info: Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock:inst9\|lpm_counter:cycle_rtl_0\|alt_counter_f10ke:wysi_counter Clock:inst9\|lpm_counter:cycle_rtl_0 " "Info: Elaborated megafunction instantiation \"Clock:inst9\|lpm_counter:cycle_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"Clock:inst9\|lpm_counter:cycle_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst8\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\"" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst8\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"ALU:inst8\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add1\|addcore:adder ALU:inst8\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node ALU:inst8\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node ALU:inst8\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs ALU:inst8\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs ALU:inst8\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst8\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:inst8\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"PlusOne:inst12\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[2\] debug_alucont_aluCode\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"debug_alucont_aluCode\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[2\] debug_decod_aluCode\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"debug_decod_aluCode\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[2\] debug_decod_Immediate\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"debug_decod_Immediate\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[1\] debug_alucont_aluCode\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"debug_alucont_aluCode\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[1\] debug_decod_aluCode\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"debug_decod_aluCode\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[1\] debug_decod_Immediate\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"debug_decod_Immediate\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[0\] debug_alucont_aluCode\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"debug_alucont_aluCode\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[0\] debug_decod_aluCode\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"debug_decod_aluCode\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[0\] debug_decod_Immediate\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"debug_decod_Immediate\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[5\] debug_decod_Immediate\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"debug_decod_Immediate\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[5\] debug_decod_rt\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"debug_decod_rt\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[4\] debug_decod_Immediate\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"debug_decod_Immediate\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[4\] debug_decod_rt\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"debug_decod_rt\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[3\] debug_decod_Immediate\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"debug_decod_Immediate\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[3\] debug_decod_rt\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"debug_decod_rt\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[15\] debug_decod_opCode\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"debug_decod_opCode\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[14\] debug_decod_opCode\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"debug_decod_opCode\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[13\] debug_decod_opCode\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"debug_decod_opCode\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[12\] debug_decod_opCode\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"debug_decod_opCode\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[11\] debug_decod_rd\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"debug_decod_rd\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[10\] debug_decod_rd\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"debug_decod_rd\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[9\] debug_decod_rd\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"debug_decod_rd\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[8\] debug_decod_rs\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"debug_decod_rs\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[7\] debug_decod_rs\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"debug_decod_rs\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[6\] debug_decod_rs\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"debug_decod_rs\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[11\] Mux2x3:inst38\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"Mux2x3:inst38\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[10\] Mux2x3:inst38\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"Mux2x3:inst38\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[9\] Mux2x3:inst38\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"Mux2x3:inst38\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[2\] Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[1\] Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[0\] Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[5\] Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00019\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00019\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[4\] Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[3\] Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00015\|result_node " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00015\|result_node\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[15\] Controller:inst2\|Mux10 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"Controller:inst2\|Mux10\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[14\] Controller:inst2\|Mux10 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"Controller:inst2\|Mux10\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[13\] Controller:inst2\|Mux10 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"Controller:inst2\|Mux10\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[12\] Controller:inst2\|Mux10 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"Controller:inst2\|Mux10\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[8\] RegFile:inst13\|out1 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"RegFile:inst13\|out1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[7\] RegFile:inst13\|out1 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"RegFile:inst13\|out1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ROM:inst\|lpm_rom:lpm_rom_component\|otri\[6\] RegFile:inst13\|out1 " "Warning: Converted the fan-out from the tri-state buffer \"ROM:inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"RegFile:inst13\|out1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Controller:inst2\|MemtoReg Controller:inst2\|MemRead " "Info: Duplicate LATCH primitive \"Controller:inst2\|MemtoReg\" merged with LATCH primitive \"Controller:inst2\|MemRead\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 10 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|RegDst " "Warning: Latch Controller:inst2\|RegDst has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|Branch " "Warning: Latch Controller:inst2\|Branch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|MemRead " "Warning: Latch Controller:inst2\|MemRead has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|MemWrite " "Warning: Latch Controller:inst2\|MemWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|ALUSrc " "Warning: Latch Controller:inst2\|ALUSrc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|RegWrite " "Warning: Latch Controller:inst2\|RegWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|Jump " "Warning: Latch Controller:inst2\|Jump has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|JumpReg " "Warning: Latch Controller:inst2\|JumpReg has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|ALUOp\[0\] " "Warning: Latch Controller:inst2\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|ALUOp\[1\] " "Warning: Latch Controller:inst2\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[7\] " "Warning: Latch ALU:inst8\|output\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[0\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[6\] " "Warning: Latch ALU:inst8\|output\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[0\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[5\] " "Warning: Latch ALU:inst8\|output\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[0\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[4\] " "Warning: Latch ALU:inst8\|output\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[0\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[3\] " "Warning: Latch ALU:inst8\|output\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[0\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[2\] " "Warning: Latch ALU:inst8\|output\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[0\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[1\] " "Warning: Latch ALU:inst8\|output\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[0\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst8\|output\[0\] " "Warning: Latch ALU:inst8\|output\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:inst2\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Controller:inst2\|ALUOp\[0\]" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[7\] " "Warning: LATCH primitive \"ALU:inst8\|output\[7\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[6\] " "Warning: LATCH primitive \"ALU:inst8\|output\[6\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[5\] " "Warning: LATCH primitive \"ALU:inst8\|output\[5\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[4\] " "Warning: LATCH primitive \"ALU:inst8\|output\[4\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[3\] " "Warning: LATCH primitive \"ALU:inst8\|output\[3\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[2\] " "Warning: LATCH primitive \"ALU:inst8\|output\[2\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[1\] " "Warning: LATCH primitive \"ALU:inst8\|output\[1\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst8\|output\[0\] " "Warning: LATCH primitive \"ALU:inst8\|output\[0\]\" is permanently enabled" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux1sel GND " "Warning (13410): Pin \"debug_jump_mux1sel\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -296 2344 2520 -280 "debug_jump_mux1sel" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux2sel GND " "Warning (13410): Pin \"debug_jump_mux2sel\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -264 2344 2520 -248 "debug_jump_mux2sel" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux3sel GND " "Warning (13410): Pin \"debug_jump_mux3sel\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -232 2344 2520 -216 "debug_jump_mux3sel" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_alucont_aluOp\[2\] GND " "Warning (13410): Pin \"debug_alucont_aluOp\[2\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1112 1880 2056 1128 "debug_alucont_aluOp\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_contr_ALUOp\[2\] GND " "Warning (13410): Pin \"debug_contr_ALUOp\[2\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 256 3240 3416 272 "debug_contr_ALUOp\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux1result\[7\] GND " "Warning (13410): Pin \"debug_jump_mux1result\[7\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -312 2344 2520 -296 "debug_jump_mux1result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux1result\[6\] GND " "Warning (13410): Pin \"debug_jump_mux1result\[6\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -312 2344 2520 -296 "debug_jump_mux1result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux1result\[5\] GND " "Warning (13410): Pin \"debug_jump_mux1result\[5\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -312 2344 2520 -296 "debug_jump_mux1result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux1result\[4\] GND " "Warning (13410): Pin \"debug_jump_mux1result\[4\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -312 2344 2520 -296 "debug_jump_mux1result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux1result\[3\] GND " "Warning (13410): Pin \"debug_jump_mux1result\[3\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -312 2344 2520 -296 "debug_jump_mux1result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux1result\[2\] GND " "Warning (13410): Pin \"debug_jump_mux1result\[2\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -312 2344 2520 -296 "debug_jump_mux1result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux1result\[1\] GND " "Warning (13410): Pin \"debug_jump_mux1result\[1\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -312 2344 2520 -296 "debug_jump_mux1result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux1result\[0\] GND " "Warning (13410): Pin \"debug_jump_mux1result\[0\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -312 2344 2520 -296 "debug_jump_mux1result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux2result\[7\] GND " "Warning (13410): Pin \"debug_jump_mux2result\[7\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -280 2344 2520 -264 "debug_jump_mux2result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux2result\[6\] GND " "Warning (13410): Pin \"debug_jump_mux2result\[6\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -280 2344 2520 -264 "debug_jump_mux2result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux2result\[5\] GND " "Warning (13410): Pin \"debug_jump_mux2result\[5\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -280 2344 2520 -264 "debug_jump_mux2result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux2result\[4\] GND " "Warning (13410): Pin \"debug_jump_mux2result\[4\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -280 2344 2520 -264 "debug_jump_mux2result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux2result\[3\] GND " "Warning (13410): Pin \"debug_jump_mux2result\[3\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -280 2344 2520 -264 "debug_jump_mux2result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux2result\[2\] GND " "Warning (13410): Pin \"debug_jump_mux2result\[2\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -280 2344 2520 -264 "debug_jump_mux2result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux2result\[1\] GND " "Warning (13410): Pin \"debug_jump_mux2result\[1\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -280 2344 2520 -264 "debug_jump_mux2result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux2result\[0\] GND " "Warning (13410): Pin \"debug_jump_mux2result\[0\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -280 2344 2520 -264 "debug_jump_mux2result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux3result\[7\] GND " "Warning (13410): Pin \"debug_jump_mux3result\[7\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -248 2344 2520 -232 "debug_jump_mux3result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux3result\[6\] GND " "Warning (13410): Pin \"debug_jump_mux3result\[6\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -248 2344 2520 -232 "debug_jump_mux3result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux3result\[5\] GND " "Warning (13410): Pin \"debug_jump_mux3result\[5\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -248 2344 2520 -232 "debug_jump_mux3result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux3result\[4\] GND " "Warning (13410): Pin \"debug_jump_mux3result\[4\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -248 2344 2520 -232 "debug_jump_mux3result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux3result\[3\] GND " "Warning (13410): Pin \"debug_jump_mux3result\[3\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -248 2344 2520 -232 "debug_jump_mux3result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux3result\[2\] GND " "Warning (13410): Pin \"debug_jump_mux3result\[2\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -248 2344 2520 -232 "debug_jump_mux3result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux3result\[1\] GND " "Warning (13410): Pin \"debug_jump_mux3result\[1\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -248 2344 2520 -232 "debug_jump_mux3result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_jump_mux3result\[0\] GND " "Warning (13410): Pin \"debug_jump_mux3result\[0\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -248 2344 2520 -232 "debug_jump_mux3result\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_plusone\[7\] GND " "Warning (13410): Pin \"debug_plusone\[7\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -344 2344 2520 -328 "debug_plusone\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_plusone\[6\] GND " "Warning (13410): Pin \"debug_plusone\[6\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -344 2344 2520 -328 "debug_plusone\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_plusone\[5\] GND " "Warning (13410): Pin \"debug_plusone\[5\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -344 2344 2520 -328 "debug_plusone\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_plusone\[4\] GND " "Warning (13410): Pin \"debug_plusone\[4\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -344 2344 2520 -328 "debug_plusone\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_plusone\[3\] GND " "Warning (13410): Pin \"debug_plusone\[3\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -344 2344 2520 -328 "debug_plusone\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_plusone\[2\] GND " "Warning (13410): Pin \"debug_plusone\[2\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -344 2344 2520 -328 "debug_plusone\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_plusone\[1\] GND " "Warning (13410): Pin \"debug_plusone\[1\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -344 2344 2520 -328 "debug_plusone\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_plusone\[0\] GND " "Warning (13410): Pin \"debug_plusone\[0\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -344 2344 2520 -328 "debug_plusone\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_signextender\[7\] GND " "Warning (13410): Pin \"debug_signextender\[7\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -328 2344 2520 -312 "debug_signextender\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_signextender\[6\] GND " "Warning (13410): Pin \"debug_signextender\[6\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -328 2344 2520 -312 "debug_signextender\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_signextender\[5\] GND " "Warning (13410): Pin \"debug_signextender\[5\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -328 2344 2520 -312 "debug_signextender\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_signextender\[4\] GND " "Warning (13410): Pin \"debug_signextender\[4\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -328 2344 2520 -312 "debug_signextender\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_signextender\[3\] GND " "Warning (13410): Pin \"debug_signextender\[3\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -328 2344 2520 -312 "debug_signextender\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_signextender\[2\] GND " "Warning (13410): Pin \"debug_signextender\[2\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -328 2344 2520 -312 "debug_signextender\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_signextender\[1\] GND " "Warning (13410): Pin \"debug_signextender\[1\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -328 2344 2520 -312 "debug_signextender\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "debug_signextender\[0\] GND " "Warning (13410): Pin \"debug_signextender\[0\]\" is stuck at GND" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -328 2344 2520 -312 "debug_signextender\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "638 " "Info: Implemented 638 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "152 " "Info: Implemented 152 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "450 " "Info: Implemented 450 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 194 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 02:23:20 2013 " "Info: Processing ended: Tue Dec 17 02:23:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 02:23:21 2013 " "Info: Processing started: Tue Dec 17 02:23:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProcessor EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"FinalProcessor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "23 " "Info: Inserted 23 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Dec 17 2013 02:23:21 " "Info: Started fitting attempt 1 on Tue Dec 17 2013 at 02:23:21" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 02:23:30 2013 " "Info: Processing ended: Tue Dec 17 02:23:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 02:23:31 2013 " "Info: Processing started: Tue Dec 17 02:23:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 02:23:32 2013 " "Info: Processing ended: Tue Dec 17 02:23:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 02:23:32 2013 " "Info: Processing started: Tue Dec 17 02:23:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|JumpReg " "Warning: Node \"Controller:inst2\|JumpReg\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|Branch " "Warning: Node \"Controller:inst2\|Branch\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst8\|zero " "Warning: Node \"ALU:inst8\|zero\" is a latch" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|Jump " "Warning: Node \"Controller:inst2\|Jump\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUOp\[0\] " "Warning: Node \"Controller:inst2\|ALUOp\[0\]\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUOp\[1\] " "Warning: Node \"Controller:inst2\|ALUOp\[1\]\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|ALUSrc " "Warning: Node \"Controller:inst2\|ALUSrc\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|MemWrite " "Warning: Node \"Controller:inst2\|MemWrite\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|RegDst " "Warning: Node \"Controller:inst2\|RegDst\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|MemRead " "Warning: Node \"Controller:inst2\|MemRead\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Controller:inst2\|RegWrite " "Warning: Node \"Controller:inst2\|RegWrite\" is a latch" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "ALU:inst8\|overflow " "Warning: Node \"ALU:inst8\|overflow\"" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "board_clk " "Info: Assuming node \"board_clk\" is an undefined clock" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 376 544 776 "board_clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "board_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "72 " "Warning: Found 72 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Controller:inst2\|ALUOp\[1\] " "Info: Detected ripple clock \"Controller:inst2\|ALUOp\[1\]\" as buffer" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst2\|ALUOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controller:inst2\|ALUOp\[0\] " "Info: Detected ripple clock \"Controller:inst2\|ALUOp\[0\]\" as buffer" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst2\|ALUOp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst8\|zero~0 " "Info: Detected gated clock \"ALU:inst8\|zero~0\" as buffer" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst8\|zero~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst8\|Equal0~0 " "Info: Detected gated clock \"ALU:inst8\|Equal0~0\" as buffer" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst8\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra7 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra7\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra6 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra6\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra5 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra5\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra4 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra4\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0 " "Info: Detected ripple clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~reg_ra0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock:inst9\|clock4 " "Info: Detected ripple clock \"Clock:inst9\|clock4\" as buffer" {  } { { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock:inst9\|clock4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock:inst9\|clock0 " "Info: Detected ripple clock \"Clock:inst9\|clock0\" as buffer" {  } { { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock:inst9\|clock0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock:inst9\|clock2 " "Info: Detected ripple clock \"Clock:inst9\|clock2\" as buffer" {  } { { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock:inst9\|clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock:inst9\|clock1 " "Info: Detected ripple clock \"Clock:inst9\|clock1\" as buffer" {  } { { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock:inst9\|clock1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock:inst9\|clock3 " "Info: Detected ripple clock \"Clock:inst9\|clock3\" as buffer" {  } { { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock:inst9\|clock3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "board_clk register ALU:inst8\|zero register PC:inst10\|output\[0\] 8.74 MHz 114.4 ns Internal " "Info: Clock \"board_clk\" has Internal fmax of 8.74 MHz between source register \"ALU:inst8\|zero\" and destination register \"PC:inst10\|output\[0\]\" (period= 114.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.100 ns + Longest register register " "Info: + Longest register to register delay is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst8\|zero 1 REG LC3_G16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_G16; Fanout = 2; REG Node = 'ALU:inst8\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst8|zero } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux2x8:inst44\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~2 2 COMB LC2_G16 8 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC2_G16; Fanout = 8; COMB Node = 'Mux2x8:inst44\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst8|zero Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 6.400 ns Mux2x8:inst44\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~3 3 COMB LC1_G16 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 6.400 ns; Loc. = LC1_G16; Fanout = 1; COMB Node = 'Mux2x8:inst44\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.000 ns) 11.100 ns PC:inst10\|output\[0\] 4 REG LC1_G15 18 " "Info: 4: + IC(2.700 ns) + CELL(2.000 ns) = 11.100 ns; Loc. = LC1_G15; Fanout = 18; REG Node = 'PC:inst10\|output\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~3 PC:inst10|output[0] } "NODE_NAME" } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 66.67 % ) " "Info: Total cell delay = 7.400 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 33.33 % ) " "Info: Total interconnect delay = 3.700 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { ALU:inst8|zero Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~3 PC:inst10|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { ALU:inst8|zero {} Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 {} Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~3 {} PC:inst10|output[0] {} } { 0.000ns 0.500ns 0.500ns 2.700ns } { 0.000ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-43.500 ns - Smallest " "Info: - Smallest clock skew is -43.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 15.900 ns + Shortest register " "Info: + Shortest clock path from clock \"board_clk\" to destination register is 15.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 376 544 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock0 2 REG LC3_D45 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC3_D45; Fanout = 10; REG Node = 'Clock:inst9\|clock0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock0 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(0.000 ns) 15.900 ns PC:inst10\|output\[0\] 3 REG LC1_G15 18 " "Info: 3: + IC(7.500 ns) + CELL(0.000 ns) = 15.900 ns; Loc. = LC1_G15; Fanout = 18; REG Node = 'PC:inst10\|output\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { Clock:inst9|clock0 PC:inst10|output[0] } "NODE_NAME" } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 27.04 % ) " "Info: Total cell delay = 4.300 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.600 ns ( 72.96 % ) " "Info: Total interconnect delay = 11.600 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { board_clk Clock:inst9|clock0 PC:inst10|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { board_clk {} board_clk~out {} Clock:inst9|clock0 {} PC:inst10|output[0] {} } { 0.000ns 0.000ns 4.100ns 7.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 59.400 ns - Longest register " "Info: - Longest clock path from clock \"board_clk\" to source register is 59.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 376 544 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock1 2 REG LC7_D45 130 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_D45; Fanout = 130; REG Node = 'Clock:inst9\|clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock1 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.600 ns) 12.600 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7 3 MEM EC8_D 1 " "Info: 3: + IC(3.600 ns) + CELL(0.600 ns) = 12.600 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 23.300 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 4 MEM EC8_D 1 " "Info: 4: + IC(0.000 ns) + CELL(10.700 ns) = 23.300 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 25.800 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 5 MEM EC8_D 10 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 25.800 ns; Loc. = EC8_D; Fanout = 10; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.400 ns) 37.700 ns Controller:inst2\|Mux11~0 6 COMB LC2_E3 13 " "Info: 6: + IC(9.500 ns) + CELL(2.400 ns) = 37.700 ns; Loc. = LC2_E3; Fanout = 13; COMB Node = 'Controller:inst2\|Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.400 ns) 42.700 ns Controller:inst2\|ALUOp\[1\] 7 REG LC6_E4 13 " "Info: 7: + IC(2.600 ns) + CELL(2.400 ns) = 42.700 ns; Loc. = LC6_E4; Fanout = 13; REG Node = 'Controller:inst2\|ALUOp\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Controller:inst2|Mux11~0 Controller:inst2|ALUOp[1] } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 45.900 ns ALU:inst8\|Equal0~0 8 COMB LC7_E4 5 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 45.900 ns; Loc. = LC7_E4; Fanout = 5; COMB Node = 'ALU:inst8\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Controller:inst2|ALUOp[1] ALU:inst8|Equal0~0 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(2.700 ns) 54.100 ns ALU:inst8\|zero~0 9 COMB LC1_G25 1 " "Info: 9: + IC(5.500 ns) + CELL(2.700 ns) = 54.100 ns; Loc. = LC1_G25; Fanout = 1; COMB Node = 'ALU:inst8\|zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { ALU:inst8|Equal0~0 ALU:inst8|zero~0 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 59.400 ns ALU:inst8\|zero 10 REG LC3_G16 2 " "Info: 10: + IC(2.900 ns) + CELL(2.400 ns) = 59.400 ns; Loc. = LC3_G16; Fanout = 2; REG Node = 'ALU:inst8\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.700 ns ( 51.68 % ) " "Info: Total cell delay = 30.700 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.700 ns ( 48.32 % ) " "Info: Total interconnect delay = 28.700 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "59.400 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[1] ALU:inst8|Equal0~0 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "59.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[1] {} ALU:inst8|Equal0~0 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 3.600ns 0.000ns 0.000ns 9.500ns 2.600ns 0.500ns 5.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { board_clk Clock:inst9|clock0 PC:inst10|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { board_clk {} board_clk~out {} Clock:inst9|clock0 {} PC:inst10|output[0] {} } { 0.000ns 0.000ns 4.100ns 7.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "59.400 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[1] ALU:inst8|Equal0~0 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "59.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[1] {} ALU:inst8|Equal0~0 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 3.600ns 0.000ns 0.000ns 9.500ns 2.600ns 0.500ns 5.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } } { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { ALU:inst8|zero Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~3 PC:inst10|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { ALU:inst8|zero {} Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2 {} Mux2x8:inst44|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~3 {} PC:inst10|output[0] {} } { 0.000ns 0.500ns 0.500ns 2.700ns } { 0.000ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.900 ns" { board_clk Clock:inst9|clock0 PC:inst10|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.900 ns" { board_clk {} board_clk~out {} Clock:inst9|clock0 {} PC:inst10|output[0] {} } { 0.000ns 0.000ns 4.100ns 7.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "59.400 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[1] ALU:inst8|Equal0~0 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "59.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[1] {} ALU:inst8|Equal0~0 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 3.600ns 0.000ns 0.000ns 9.500ns 2.600ns 0.500ns 5.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "board_clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"board_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RegFile:inst13\|out2\[3\] ALU:inst8\|zero board_clk 22.1 ns " "Info: Found hold time violation between source  pin or register \"RegFile:inst13\|out2\[3\]\" and destination pin or register \"ALU:inst8\|zero\" for clock \"board_clk\" (Hold time is 22.1 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "45.000 ns + Largest " "Info: + Largest clock skew is 45.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 59.400 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to destination register is 59.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 376 544 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock1 2 REG LC7_D45 130 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_D45; Fanout = 130; REG Node = 'Clock:inst9\|clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock1 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.600 ns) 12.600 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7 3 MEM EC8_D 1 " "Info: 3: + IC(3.600 ns) + CELL(0.600 ns) = 12.600 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 23.300 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 4 MEM EC8_D 1 " "Info: 4: + IC(0.000 ns) + CELL(10.700 ns) = 23.300 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 25.800 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 5 MEM EC8_D 10 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 25.800 ns; Loc. = EC8_D; Fanout = 10; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.400 ns) 37.700 ns Controller:inst2\|Mux11~0 6 COMB LC2_E3 13 " "Info: 6: + IC(9.500 ns) + CELL(2.400 ns) = 37.700 ns; Loc. = LC2_E3; Fanout = 13; COMB Node = 'Controller:inst2\|Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.400 ns) 42.700 ns Controller:inst2\|ALUOp\[1\] 7 REG LC6_E4 13 " "Info: 7: + IC(2.600 ns) + CELL(2.400 ns) = 42.700 ns; Loc. = LC6_E4; Fanout = 13; REG Node = 'Controller:inst2\|ALUOp\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Controller:inst2|Mux11~0 Controller:inst2|ALUOp[1] } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 45.900 ns ALU:inst8\|Equal0~0 8 COMB LC7_E4 5 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 45.900 ns; Loc. = LC7_E4; Fanout = 5; COMB Node = 'ALU:inst8\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Controller:inst2|ALUOp[1] ALU:inst8|Equal0~0 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(2.700 ns) 54.100 ns ALU:inst8\|zero~0 9 COMB LC1_G25 1 " "Info: 9: + IC(5.500 ns) + CELL(2.700 ns) = 54.100 ns; Loc. = LC1_G25; Fanout = 1; COMB Node = 'ALU:inst8\|zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { ALU:inst8|Equal0~0 ALU:inst8|zero~0 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 59.400 ns ALU:inst8\|zero 10 REG LC3_G16 2 " "Info: 10: + IC(2.900 ns) + CELL(2.400 ns) = 59.400 ns; Loc. = LC3_G16; Fanout = 2; REG Node = 'ALU:inst8\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.700 ns ( 51.68 % ) " "Info: Total cell delay = 30.700 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.700 ns ( 48.32 % ) " "Info: Total interconnect delay = 28.700 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "59.400 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[1] ALU:inst8|Equal0~0 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "59.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[1] {} ALU:inst8|Equal0~0 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 3.600ns 0.000ns 0.000ns 9.500ns 2.600ns 0.500ns 5.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 14.400 ns - Shortest register " "Info: - Shortest clock path from clock \"board_clk\" to source register is 14.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 376 544 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock2 2 REG LC8_D45 26 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_D45; Fanout = 26; REG Node = 'Clock:inst9\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock2 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 14.400 ns RegFile:inst13\|out2\[3\] 3 REG LC2_E20 8 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 14.400 ns; Loc. = LC2_E20; Fanout = 8; REG Node = 'RegFile:inst13\|out2\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Clock:inst9|clock2 RegFile:inst13|out2[3] } "NODE_NAME" } } { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 29.86 % ) " "Info: Total cell delay = 4.300 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.100 ns ( 70.14 % ) " "Info: Total interconnect delay = 10.100 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { board_clk Clock:inst9|clock2 RegFile:inst13|out2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock2 {} RegFile:inst13|out2[3] {} } { 0.000ns 0.000ns 4.100ns 6.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "59.400 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[1] ALU:inst8|Equal0~0 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "59.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[1] {} ALU:inst8|Equal0~0 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 3.600ns 0.000ns 0.000ns 9.500ns 2.600ns 0.500ns 5.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { board_clk Clock:inst9|clock2 RegFile:inst13|out2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock2 {} RegFile:inst13|out2[3] {} } { 0.000ns 0.000ns 4.100ns 6.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.500 ns - Shortest register register " "Info: - Shortest register to register delay is 21.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegFile:inst13\|out2\[3\] 1 REG LC2_E20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E20; Fanout = 8; REG Node = 'RegFile:inst13\|out2\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegFile:inst13|out2[3] } "NODE_NAME" } } { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00015\|result_node~2 2 COMB LC3_E20 5 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC3_E20; Fanout = 5; COMB Node = 'Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00015\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { RegFile:inst13|out2[3] Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 7.500 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 3 COMB LC4_E19 2 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 7.500 ns; Loc. = LC4_E19; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 8.700 ns ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] 4 COMB LC5_E19 2 " "Info: 4: + IC(0.000 ns) + CELL(1.200 ns) = 8.700 ns; Loc. = LC5_E19; Fanout = 2; COMB Node = 'ALU:inst8\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 14.000 ns ALU:inst8\|Equal7~6 5 COMB LC6_E21 2 " "Info: 5: + IC(2.900 ns) + CELL(2.400 ns) = 14.000 ns; Loc. = LC6_E21; Fanout = 2; COMB Node = 'ALU:inst8\|Equal7~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ALU:inst8|Equal7~6 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 21.500 ns ALU:inst8\|zero 6 REG LC3_G16 2 " "Info: 6: + IC(4.800 ns) + CELL(2.700 ns) = 21.500 ns; Loc. = LC3_G16; Fanout = 2; REG Node = 'ALU:inst8\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { ALU:inst8|Equal7~6 ALU:inst8|zero } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns ( 48.37 % ) " "Info: Total cell delay = 10.400 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.100 ns ( 51.63 % ) " "Info: Total interconnect delay = 11.100 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.500 ns" { RegFile:inst13|out2[3] Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ALU:inst8|Equal7~6 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.500 ns" { RegFile:inst13|out2[3] {} Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] {} ALU:inst8|Equal7~6 {} ALU:inst8|zero {} } { 0.000ns 0.500ns 2.900ns 0.000ns 2.900ns 4.800ns } { 0.000ns 2.700ns 1.400ns 1.200ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 25 -1 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "59.400 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 Controller:inst2|ALUOp[1] ALU:inst8|Equal0~0 ALU:inst8|zero~0 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "59.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUOp[1] {} ALU:inst8|Equal0~0 {} ALU:inst8|zero~0 {} ALU:inst8|zero {} } { 0.000ns 0.000ns 4.100ns 3.600ns 0.000ns 0.000ns 9.500ns 2.600ns 0.500ns 5.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { board_clk Clock:inst9|clock2 RegFile:inst13|out2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock2 {} RegFile:inst13|out2[3] {} } { 0.000ns 0.000ns 4.100ns 6.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.500 ns" { RegFile:inst13|out2[3] Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ALU:inst8|Equal7~6 ALU:inst8|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.500 ns" { RegFile:inst13|out2[3] {} Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} ALU:inst8|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] {} ALU:inst8|Equal7~6 {} ALU:inst8|zero {} } { 0.000ns 0.500ns 2.900ns 0.000ns 2.900ns 4.800ns } { 0.000ns 2.700ns 1.400ns 1.200ns 2.400ns 2.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAMHelper:inst20\|output\[0\] button_2 board_clk 11.900 ns register " "Info: tsu for register \"RAMHelper:inst20\|output\[0\]\" (data pin = \"button_2\", clock pin = \"board_clk\") is 11.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.400 ns + Longest pin register " "Info: + Longest pin to register delay is 23.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns button_2 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'button_2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button_2 } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 312 2416 2584 328 "button_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.700 ns) 20.900 ns RAMHelper:inst20\|output~56 2 COMB LC8_E30 1 " "Info: 2: + IC(7.900 ns) + CELL(2.700 ns) = 20.900 ns; Loc. = LC8_E30; Fanout = 1; COMB Node = 'RAMHelper:inst20\|output~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { button_2 RAMHelper:inst20|output~56 } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 23.400 ns RAMHelper:inst20\|output\[0\] 3 REG LC1_E30 2 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 23.400 ns; Loc. = LC1_E30; Fanout = 2; REG Node = 'RAMHelper:inst20\|output\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { RAMHelper:inst20|output~56 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 64.10 % ) " "Info: Total cell delay = 15.000 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 35.90 % ) " "Info: Total interconnect delay = 8.400 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { button_2 RAMHelper:inst20|output~56 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { button_2 {} button_2~out {} RAMHelper:inst20|output~56 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 7.900ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 14.100 ns - Shortest register " "Info: - Shortest clock path from clock \"board_clk\" to destination register is 14.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 376 544 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock3 2 REG LC1_D44 173 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D44; Fanout = 173; REG Node = 'Clock:inst9\|clock3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock3 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(0.000 ns) 14.100 ns RAMHelper:inst20\|output\[0\] 3 REG LC1_E30 2 " "Info: 3: + IC(5.700 ns) + CELL(0.000 ns) = 14.100 ns; Loc. = LC1_E30; Fanout = 2; REG Node = 'RAMHelper:inst20\|output\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Clock:inst9|clock3 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.50 % ) " "Info: Total cell delay = 4.300 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.800 ns ( 69.50 % ) " "Info: Total interconnect delay = 9.800 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 4.100ns 5.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.400 ns" { button_2 RAMHelper:inst20|output~56 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.400 ns" { button_2 {} button_2~out {} RAMHelper:inst20|output~56 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 7.900ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.100 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[0] {} } { 0.000ns 0.000ns 4.100ns 5.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "board_clk debug_alu_output\[5\] Controller:inst2\|ALUSrc 85.300 ns register " "Info: tco from clock \"board_clk\" to destination pin \"debug_alu_output\[5\]\" through register \"Controller:inst2\|ALUSrc\" is 85.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk source 43.300 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to source register is 43.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 376 544 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock1 2 REG LC7_D45 130 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_D45; Fanout = 130; REG Node = 'Clock:inst9\|clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock1 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.600 ns) 12.600 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7 3 MEM EC8_D 1 " "Info: 3: + IC(3.600 ns) + CELL(0.600 ns) = 12.600 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~reg_ra7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 23.300 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 4 MEM EC8_D 1 " "Info: 4: + IC(0.000 ns) + CELL(10.700 ns) = 23.300 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 25.800 ns ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 5 MEM EC8_D 10 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 25.800 ns; Loc. = EC8_D; Fanout = 10; MEM Node = 'ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.400 ns) 37.700 ns Controller:inst2\|Mux11~0 6 COMB LC2_E3 13 " "Info: 6: + IC(9.500 ns) + CELL(2.400 ns) = 37.700 ns; Loc. = LC2_E3; Fanout = 13; COMB Node = 'Controller:inst2\|Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.900 ns" { ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 43.300 ns Controller:inst2\|ALUSrc 7 REG LC8_E15 56 " "Info: 7: + IC(3.200 ns) + CELL(2.400 ns) = 43.300 ns; Loc. = LC8_E15; Fanout = 56; REG Node = 'Controller:inst2\|ALUSrc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Controller:inst2|Mux11~0 Controller:inst2|ALUSrc } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.900 ns ( 52.89 % ) " "Info: Total cell delay = 22.900 ns ( 52.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.400 ns ( 47.11 % ) " "Info: Total interconnect delay = 20.400 ns ( 47.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.300 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 Controller:inst2|ALUSrc } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.300 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUSrc {} } { 0.000ns 0.000ns 4.100ns 3.600ns 0.000ns 0.000ns 9.500ns 3.200ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "42.000 ns + Longest register pin " "Info: + Longest register to pin delay is 42.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controller:inst2\|ALUSrc 1 REG LC8_E15 56 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_E15; Fanout = 56; REG Node = 'Controller:inst2\|ALUSrc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst2|ALUSrc } "NODE_NAME" } } { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.400 ns) 7.200 ns Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node~2 2 COMB LC1_E17 23 " "Info: 2: + IC(4.800 ns) + CELL(2.400 ns) = 7.200 ns; Loc. = LC1_E17; Fanout = 23; COMB Node = 'Mux2x8:inst39\|lpm_mux:lpm_mux_component\|muxlut:\$00011\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { Controller:inst2|ALUSrc Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 13.500 ns ALU:inst8\|ShiftRight0~2 3 COMB LC6_E12 1 " "Info: 3: + IC(3.900 ns) + CELL(2.400 ns) = 13.500 ns; Loc. = LC6_E12; Fanout = 1; COMB Node = 'ALU:inst8\|ShiftRight0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 ALU:inst8|ShiftRight0~2 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 16.700 ns ALU:inst8\|ShiftRight0~3 4 COMB LC7_E12 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 16.700 ns; Loc. = LC7_E12; Fanout = 1; COMB Node = 'ALU:inst8\|ShiftRight0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst8|ShiftRight0~2 ALU:inst8|ShiftRight0~3 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 19.900 ns ALU:inst8\|ShiftRight0~4 5 COMB LC2_E12 2 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 19.900 ns; Loc. = LC2_E12; Fanout = 2; COMB Node = 'ALU:inst8\|ShiftRight0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst8|ShiftRight0~3 ALU:inst8|ShiftRight0~4 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 25.700 ns ALU:inst8\|output\[5\]~101 6 COMB LC2_E26 1 " "Info: 6: + IC(3.100 ns) + CELL(2.700 ns) = 25.700 ns; Loc. = LC2_E26; Fanout = 1; COMB Node = 'ALU:inst8\|output\[5\]~101'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { ALU:inst8|ShiftRight0~4 ALU:inst8|output[5]~101 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 28.900 ns ALU:inst8\|output\[5\]~102 7 COMB LC4_E26 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 28.900 ns; Loc. = LC4_E26; Fanout = 1; COMB Node = 'ALU:inst8\|output\[5\]~102'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst8|output[5]~101 ALU:inst8|output[5]~102 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 32.100 ns ALU:inst8\|output\[5\]~105 8 COMB LC1_E26 19 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 32.100 ns; Loc. = LC1_E26; Fanout = 19; COMB Node = 'ALU:inst8\|output\[5\]~105'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst8|output[5]~102 ALU:inst8|output[5]~105 } "NODE_NAME" } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(5.000 ns) 42.000 ns debug_alu_output\[5\] 9 PIN PIN_175 0 " "Info: 9: + IC(4.900 ns) + CELL(5.000 ns) = 42.000 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'debug_alu_output\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { ALU:inst8|output[5]~105 debug_alu_output[5] } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1088 2424 2600 1104 "debug_alu_output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.300 ns ( 55.48 % ) " "Info: Total cell delay = 23.300 ns ( 55.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.700 ns ( 44.52 % ) " "Info: Total interconnect delay = 18.700 ns ( 44.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "42.000 ns" { Controller:inst2|ALUSrc Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 ALU:inst8|ShiftRight0~2 ALU:inst8|ShiftRight0~3 ALU:inst8|ShiftRight0~4 ALU:inst8|output[5]~101 ALU:inst8|output[5]~102 ALU:inst8|output[5]~105 debug_alu_output[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "42.000 ns" { Controller:inst2|ALUSrc {} Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 {} ALU:inst8|ShiftRight0~2 {} ALU:inst8|ShiftRight0~3 {} ALU:inst8|ShiftRight0~4 {} ALU:inst8|output[5]~101 {} ALU:inst8|output[5]~102 {} ALU:inst8|output[5]~105 {} debug_alu_output[5] {} } { 0.000ns 4.800ns 3.900ns 0.500ns 0.500ns 3.100ns 0.500ns 0.500ns 4.900ns } { 0.000ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.300 ns" { board_clk Clock:inst9|clock1 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] Controller:inst2|Mux11~0 Controller:inst2|ALUSrc } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.300 ns" { board_clk {} board_clk~out {} Clock:inst9|clock1 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~reg_ra7 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} ROM:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Controller:inst2|Mux11~0 {} Controller:inst2|ALUSrc {} } { 0.000ns 0.000ns 4.100ns 3.600ns 0.000ns 0.000ns 9.500ns 3.200ns } { 0.000ns 2.900ns 1.400ns 0.600ns 10.700ns 2.500ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "42.000 ns" { Controller:inst2|ALUSrc Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 ALU:inst8|ShiftRight0~2 ALU:inst8|ShiftRight0~3 ALU:inst8|ShiftRight0~4 ALU:inst8|output[5]~101 ALU:inst8|output[5]~102 ALU:inst8|output[5]~105 debug_alu_output[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "42.000 ns" { Controller:inst2|ALUSrc {} Mux2x8:inst39|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~2 {} ALU:inst8|ShiftRight0~2 {} ALU:inst8|ShiftRight0~3 {} ALU:inst8|ShiftRight0~4 {} ALU:inst8|output[5]~101 {} ALU:inst8|output[5]~102 {} ALU:inst8|output[5]~105 {} debug_alu_output[5] {} } { 0.000ns 4.800ns 3.900ns 0.500ns 0.500ns 3.100ns 0.500ns 0.500ns 4.900ns } { 0.000ns 2.400ns 2.400ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAMHelper:inst20\|output\[5\] dipswitch\[5\] board_clk 1.300 ns register " "Info: th for register \"RAMHelper:inst20\|output\[5\]\" (data pin = \"dipswitch\[5\]\", clock pin = \"board_clk\") is 1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "board_clk destination 14.400 ns + Longest register " "Info: + Longest clock path from clock \"board_clk\" to destination register is 14.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns board_clk 1 CLK PIN_91 21 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 21; CLK Node = 'board_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { board_clk } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 760 376 544 776 "board_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock:inst9\|clock3 2 REG LC1_D44 173 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_D44; Fanout = 173; REG Node = 'Clock:inst9\|clock3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { board_clk Clock:inst9|clock3 } "NODE_NAME" } } { "clock/Clock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/clock/Clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.000 ns) 14.400 ns RAMHelper:inst20\|output\[5\] 3 REG LC3_E27 2 " "Info: 3: + IC(6.000 ns) + CELL(0.000 ns) = 14.400 ns; Loc. = LC3_E27; Fanout = 2; REG Node = 'RAMHelper:inst20\|output\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Clock:inst9|clock3 RAMHelper:inst20|output[5] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 29.86 % ) " "Info: Total cell delay = 4.300 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.100 ns ( 70.14 % ) " "Info: Total interconnect delay = 10.100 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[5] {} } { 0.000ns 0.000ns 4.100ns 6.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 16.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dipswitch\[5\] 1 PIN PIN_35 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_35; Fanout = 1; PIN Node = 'dipswitch\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dipswitch[5] } "NODE_NAME" } } { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 328 2416 2584 344 "dipswitch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.000 ns) 16.200 ns RAMHelper:inst20\|output\[5\] 2 REG LC3_E27 2 " "Info: 2: + IC(3.900 ns) + CELL(2.000 ns) = 16.200 ns; Loc. = LC3_E27; Fanout = 2; REG Node = 'RAMHelper:inst20\|output\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { dipswitch[5] RAMHelper:inst20|output[5] } "NODE_NAME" } } { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 75.93 % ) " "Info: Total cell delay = 12.300 ns ( 75.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 24.07 % ) " "Info: Total interconnect delay = 3.900 ns ( 24.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.200 ns" { dipswitch[5] RAMHelper:inst20|output[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.200 ns" { dipswitch[5] {} dipswitch[5]~out {} RAMHelper:inst20|output[5] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { board_clk Clock:inst9|clock3 RAMHelper:inst20|output[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { board_clk {} board_clk~out {} Clock:inst9|clock3 {} RAMHelper:inst20|output[5] {} } { 0.000ns 0.000ns 4.100ns 6.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.200 ns" { dipswitch[5] RAMHelper:inst20|output[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.200 ns" { dipswitch[5] {} dipswitch[5]~out {} RAMHelper:inst20|output[5] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 10.300ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 17 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 02:23:33 2013 " "Info: Processing ended: Tue Dec 17 02:23:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 211 s " "Info: Quartus II Full Compilation was successful. 0 errors, 211 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
