Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date              : Fri Jan  9 17:43:44 2026
| Host              : PORT-BABIN-L running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_bus_skew -warn_on_violation -file bd_ref_design_wrapper_bus_skew_routed.rpt -pb bd_ref_design_wrapper_bus_skew_routed.pb -rpx bd_ref_design_wrapper_bus_skew_routed.rpx
| Design            : bd_ref_design_wrapper
| Device            : xcku060-ffva1517
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   127       [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.430      4.570
2   129       [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.552      4.448
3   131       [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.425      4.575
4   133       [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.437      4.563
5   135       [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.932      4.068
6   137       [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.499      4.501
7   139       [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.662      4.338
8   141       [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              5.000       0.428      4.572
9   143       [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              5.000       0.515      4.485
10  145       [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              5.000       0.848      4.152
11  147       [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              5.000       0.735      4.265
12  149       [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              5.000       0.769      4.231
13  151       [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              5.000       0.461      4.539
14  153       [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              5.000       0.589      4.411
15  155       [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              5.000       0.747      4.253
16  157       [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              5.000       0.434      4.566
17  177       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              5.000       0.611      4.389
18  179       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              5.000       0.644      4.356
19  182       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              5.000       0.507      4.493
20  184       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              5.000       0.440      4.560


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.430      4.570


Slack (MET) :             4.570ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.703ns
  Reference Relative Delay:   0.273ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.430ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.212     4.456    <hidden>
    SLICE_X45Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.570 r  <hidden>
                         net (fo=1, routed)           0.573     5.143    <hidden>
    SLICE_X45Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.957     3.967    <hidden>
    SLICE_X45Y60         FDRE                                         r  <hidden>
                         clock pessimism              0.412     4.379    
    SLICE_X45Y60         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     4.440    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.143    
                         clock arrival                          4.440    
  -------------------------------------------------------------------
                         relative delay                         0.703    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.956     3.966    <hidden>
    SLICE_X45Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     4.072 r  <hidden>
                         net (fo=1, routed)           0.275     4.347    <hidden>
    SLICE_X45Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.212     4.456    <hidden>
    SLICE_X45Y61         FDRE                                         r  <hidden>
                         clock pessimism             -0.488     3.967    
    SLICE_X45Y61         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     4.074    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.347    
                         clock arrival                          4.074    
  -------------------------------------------------------------------
                         relative delay                         0.273    



Id: 2
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.552      4.448


Slack (MET) :             4.448ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.804ns
  Reference Relative Delay:   0.252ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.552ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.169     4.413    <hidden>
    SLICE_X45Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.527 r  <hidden>
                         net (fo=1, routed)           0.697     5.224    <hidden>
    SLICE_X45Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.937     3.947    <hidden>
    SLICE_X45Y53         FDRE                                         r  <hidden>
                         clock pessimism              0.412     4.359    
    SLICE_X45Y53         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.419    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.224    
                         clock arrival                          4.419    
  -------------------------------------------------------------------
                         relative delay                         0.804    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.937     3.947    <hidden>
    SLICE_X45Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     4.051 r  <hidden>
                         net (fo=1, routed)           0.296     4.347    <hidden>
    SLICE_X45Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.174     4.418    <hidden>
    SLICE_X45Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.431     3.987    
    SLICE_X45Y49         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     4.095    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.347    
                         clock arrival                          4.095    
  -------------------------------------------------------------------
                         relative delay                         0.252    



Id: 3
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.425      4.575


Slack (MET) :             4.575ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.664ns
  Reference Relative Delay:   0.239ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.425ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.208     4.452    <hidden>
    SLICE_X22Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.566 r  <hidden>
                         net (fo=1, routed)           0.609     5.175    <hidden>
    SLICE_X22Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.965     3.975    <hidden>
    SLICE_X22Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.473     4.449    
    SLICE_X22Y76         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     4.511    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.175    
                         clock arrival                          4.511    
  -------------------------------------------------------------------
                         relative delay                         0.664    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.965     3.975    <hidden>
    SLICE_X22Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     4.082 r  <hidden>
                         net (fo=1, routed)           0.398     4.480    <hidden>
    SLICE_X21Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.245     4.489    <hidden>
    SLICE_X21Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.355     4.134    
    SLICE_X21Y73         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     4.241    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.480    
                         clock arrival                          4.241    
  -------------------------------------------------------------------
                         relative delay                         0.239    



Id: 4
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.437      4.563


Slack (MET) :             4.563ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.664ns
  Reference Relative Delay:   0.227ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.437ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.222     4.466    <hidden>
    SLICE_X22Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.580 r  <hidden>
                         net (fo=1, routed)           0.609     5.189    <hidden>
    SLICE_X22Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.972     3.982    <hidden>
    SLICE_X22Y75         FDRE                                         r  <hidden>
                         clock pessimism              0.480     4.463    
    SLICE_X22Y75         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     4.525    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.189    
                         clock arrival                          4.525    
  -------------------------------------------------------------------
                         relative delay                         0.664    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.972     3.982    <hidden>
    SLICE_X22Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     4.089 r  <hidden>
                         net (fo=1, routed)           0.291     4.380    <hidden>
    SLICE_X22Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.219     4.463    <hidden>
    SLICE_X22Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.417     4.046    
    SLICE_X22Y78         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.107     4.153    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.380    
                         clock arrival                          4.153    
  -------------------------------------------------------------------
                         relative delay                         0.227    



Id: 5
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.932      4.068


Slack (MET) :             4.068ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    1.237ns
  Reference Relative Delay:   0.305ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.932ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.175     4.419    <hidden>
    SLICE_X46Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.533 r  <hidden>
                         net (fo=1, routed)           1.136     5.669    <hidden>
    SLICE_X46Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.932     3.942    <hidden>
    SLICE_X46Y39         FDRE                                         r  <hidden>
                         clock pessimism              0.430     4.372    
    SLICE_X46Y39         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.432    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.669    
                         clock arrival                          4.432    
  -------------------------------------------------------------------
                         relative delay                         1.237    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.948     3.958    <hidden>
    SLICE_X46Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     4.064 r  <hidden>
                         net (fo=1, routed)           0.311     4.375    <hidden>
    SLICE_X46Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.203     4.447    <hidden>
    SLICE_X46Y41         FDRE                                         r  <hidden>
                         clock pessimism             -0.485     3.961    
    SLICE_X46Y41         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     4.070    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.375    
                         clock arrival                          4.070    
  -------------------------------------------------------------------
                         relative delay                         0.305    



Id: 6
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.499      4.501


Slack (MET) :             4.501ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.711ns
  Reference Relative Delay:   0.212ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.499ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.170     4.414    <hidden>
    SLICE_X45Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.528 r  <hidden>
                         net (fo=1, routed)           0.656     5.184    <hidden>
    SLICE_X45Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.929     3.939    <hidden>
    SLICE_X45Y37         FDRE                                         r  <hidden>
                         clock pessimism              0.471     4.411    
    SLICE_X45Y37         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     4.473    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.184    
                         clock arrival                          4.473    
  -------------------------------------------------------------------
                         relative delay                         0.711    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.924     3.934    <hidden>
    SLICE_X45Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     4.040 r  <hidden>
                         net (fo=1, routed)           0.275     4.315    <hidden>
    SLICE_X45Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.164     4.408    <hidden>
    SLICE_X45Y36         FDRE                                         r  <hidden>
                         clock pessimism             -0.413     3.995    
    SLICE_X45Y36         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     4.103    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.315    
                         clock arrival                          4.103    
  -------------------------------------------------------------------
                         relative delay                         0.212    



Id: 7
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.662      4.338


Slack (MET) :             4.338ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.970ns
  Reference Relative Delay:   0.251ns
  Relative CRPR:              0.057ns
  Actual Bus Skew:            0.662ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.148     4.392    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.506 r  <hidden>
                         net (fo=1, routed)           0.771     5.277    <hidden>
    SLICE_X28Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.887     3.897    <hidden>
    SLICE_X28Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.347     4.244    
    SLICE_X28Y36         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.307    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.277    
                         clock arrival                          4.307    
  -------------------------------------------------------------------
                         relative delay                         0.970    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.896     3.906    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.107     4.013 r  <hidden>
                         net (fo=1, routed)           0.306     4.319    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.143     4.387    <hidden>
    SLICE_X27Y36         FDRE                                         r  <hidden>
                         clock pessimism             -0.426     3.961    
    SLICE_X27Y36         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     4.068    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.319    
                         clock arrival                          4.068    
  -------------------------------------------------------------------
                         relative delay                         0.251    



Id: 8
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 5.000
Requirement: 5.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/fifo_generator_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.428      4.572


Slack (MET) :             4.572ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.679ns
  Reference Relative Delay:   0.251ns
  Relative CRPR:              0.000ns
  Actual Bus Skew:            0.428ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.122     4.366    <hidden>
    SLICE_X28Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.480 r  <hidden>
                         net (fo=1, routed)           0.583     5.063    <hidden>
    SLICE_X28Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.884     3.894    <hidden>
    SLICE_X28Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.427     4.321    
    SLICE_X28Y34         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.384    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.063    
                         clock arrival                          4.384    
  -------------------------------------------------------------------
                         relative delay                         0.679    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.895     3.905    <hidden>
    SLICE_X27Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     4.009 r  <hidden>
                         net (fo=1, routed)           0.305     4.314    <hidden>
    SLICE_X27Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.120     4.364    <hidden>
    SLICE_X27Y35         FDRE                                         r  <hidden>
                         clock pessimism             -0.409     3.954    
    SLICE_X27Y35         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     4.063    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.314    
                         clock arrival                          4.063    
  -------------------------------------------------------------------
                         relative delay                         0.251    



Id: 9
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 5.000
Requirement: 5.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      riu_clk_mmcm_1        bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.515      4.485


Slack (MET) :             4.485ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    6.050ns
  Reference Relative Delay:   4.698ns
  Relative CRPR:              0.838ns
  Actual Bus Skew:            0.515ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.187     4.431    <hidden>
    SLICE_X35Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.545 r  <hidden>
                         net (fo=1, routed)           0.603     5.148    <hidden>
    SLICE_X35Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.234    -0.963    <hidden>
    SLICE_X35Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.963    
    SLICE_X35Y57         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    -0.903    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.148    
                         clock arrival                         -0.903    
  -------------------------------------------------------------------
                         relative delay                         6.050    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.922     3.932    <hidden>
    SLICE_X35Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.107     4.039 r  <hidden>
                         net (fo=1, routed)           0.296     4.335    <hidden>
    SLICE_X36Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.503    -0.470    <hidden>
    SLICE_X36Y59         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.470    
    SLICE_X36Y59         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107    -0.363    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.335    
                         clock arrival                         -0.363    
  -------------------------------------------------------------------
                         relative delay                         4.698    



Id: 10
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 5.000
Requirement: 5.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      riu_clk_mmcm_1        bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.848      4.152


Slack (MET) :             4.152ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    6.083ns
  Reference Relative Delay:   4.653ns
  Relative CRPR:              0.583ns
  Actual Bus Skew:            0.848ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.177     4.421    <hidden>
    SLICE_X40Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.535 r  <hidden>
                         net (fo=1, routed)           0.645     5.180    <hidden>
    SLICE_X40Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.233    -0.964    <hidden>
    SLICE_X40Y59         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.964    
    SLICE_X40Y59         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    -0.904    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.180    
                         clock arrival                         -0.904    
  -------------------------------------------------------------------
                         relative delay                         6.083    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.936     3.946    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104     4.050 r  <hidden>
                         net (fo=1, routed)           0.248     4.298    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.511    -0.462    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.462    
    SLICE_X41Y61         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.107    -0.355    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.298    
                         clock arrival                         -0.355    
  -------------------------------------------------------------------
                         relative delay                         4.653    



Id: 11
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 5.000
Requirement: 5.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
riu_clk_mmcm_1        GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.735      4.265


Slack (MET) :             4.265ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -3.728ns
  Reference Relative Delay:  -5.045ns
  Relative CRPR:              0.583ns
  Actual Bus Skew:            0.735ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.491    -0.482    <hidden>
    SLICE_X38Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.368 r  <hidden>
                         net (fo=1, routed)           0.640     0.272    <hidden>
    SLICE_X38Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.930     3.940    <hidden>
    SLICE_X38Y58         FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.940    
    SLICE_X38Y58         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.000    <hidden>
  -------------------------------------------------------------------
                         data arrival                           0.272    
                         clock arrival                          4.000    
  -------------------------------------------------------------------
                         relative delay                        -3.728    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.241    -0.956    <hidden>
    SLICE_X42Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.103    -0.853 r  <hidden>
                         net (fo=1, routed)           0.339    -0.514    <hidden>
    SLICE_X42Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.179     4.423    <hidden>
    SLICE_X42Y61         FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.423    
    SLICE_X42Y61         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.109     4.532    <hidden>
  -------------------------------------------------------------------
                         data arrival                          -0.514    
                         clock arrival                          4.532    
  -------------------------------------------------------------------
                         relative delay                        -5.045    



Id: 12
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 5.000
Requirement: 5.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
riu_clk_mmcm_1        GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.769      4.231


Slack (MET) :             4.231ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -3.607ns
  Reference Relative Delay:  -5.087ns
  Relative CRPR:              0.712ns
  Actual Bus Skew:            0.769ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.502    -0.471    <hidden>
    SLICE_X34Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.357 r  <hidden>
                         net (fo=1, routed)           0.737     0.380    <hidden>
    SLICE_X34Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.917     3.927    <hidden>
    SLICE_X34Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.927    
    SLICE_X34Y57         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.987    <hidden>
  -------------------------------------------------------------------
                         data arrival                           0.380    
                         clock arrival                          3.987    
  -------------------------------------------------------------------
                         relative delay                        -3.607    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.240    -0.957    <hidden>
    SLICE_X33Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106    -0.851 r  <hidden>
                         net (fo=1, routed)           0.259    -0.592    <hidden>
    SLICE_X33Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.145     4.389    <hidden>
    SLICE_X33Y59         FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.389    
    SLICE_X33Y59         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     4.496    <hidden>
  -------------------------------------------------------------------
                         data arrival                          -0.592    
                         clock arrival                          4.496    
  -------------------------------------------------------------------
                         relative delay                        -5.087    



Id: 13
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 5.000
Requirement: 5.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
riu_clk_mmcm_1        GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.461      4.539


Slack (MET) :             4.539ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -3.682ns
  Reference Relative Delay:  -5.032ns
  Relative CRPR:              0.890ns
  Actual Bus Skew:            0.461ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.502    -0.471    <hidden>
    SLICE_X30Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.357 r  <hidden>
                         net (fo=1, routed)           0.636     0.279    <hidden>
    SLICE_X30Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.891     3.901    <hidden>
    SLICE_X30Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.901    
    SLICE_X30Y40         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.961    <hidden>
  -------------------------------------------------------------------
                         data arrival                           0.279    
                         clock arrival                          3.961    
  -------------------------------------------------------------------
                         relative delay                        -3.682    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.243    -0.954    <hidden>
    SLICE_X30Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107    -0.847 r  <hidden>
                         net (fo=1, routed)           0.319    -0.528    <hidden>
    SLICE_X30Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.152     4.396    <hidden>
    SLICE_X30Y41         FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.396    
    SLICE_X30Y41         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     4.505    <hidden>
  -------------------------------------------------------------------
                         data arrival                          -0.528    
                         clock arrival                          4.505    
  -------------------------------------------------------------------
                         relative delay                        -5.032    



Id: 14
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 5.000
Requirement: 5.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      riu_clk_mmcm_1        bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.589      4.411


Slack (MET) :             4.411ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    6.135ns
  Reference Relative Delay:   4.834ns
  Relative CRPR:              0.713ns
  Actual Bus Skew:            0.589ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.111     4.355    <hidden>
    SLICE_X30Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.472 r  <hidden>
                         net (fo=1, routed)           0.761     5.233    <hidden>
    SLICE_X30Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.233    -0.964    <hidden>
    SLICE_X30Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.964    
    SLICE_X30Y30         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    -0.903    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.233    
                         clock arrival                         -0.903    
  -------------------------------------------------------------------
                         relative delay                         6.135    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.883     3.893    <hidden>
    SLICE_X32Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     3.996 r  <hidden>
                         net (fo=1, routed)           0.461     4.457    <hidden>
    SLICE_X32Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.487    -0.486    <hidden>
    SLICE_X32Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.486    
    SLICE_X32Y30         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109    -0.377    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.457    
                         clock arrival                         -0.377    
  -------------------------------------------------------------------
                         relative delay                         4.834    



Id: 15
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 5.000
Requirement: 5.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
riu_clk_mmcm_1        GEN_PLL_IN_IP_US.pll0_clkout0
                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.747      4.253


Slack (MET) :             4.253ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -3.576ns
  Reference Relative Delay:  -5.035ns
  Relative CRPR:              0.713ns
  Actual Bus Skew:            0.747ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.487    -0.486    <hidden>
    SLICE_X32Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.369 r  <hidden>
                         net (fo=1, routed)           0.747     0.378    <hidden>
    SLICE_X32Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.883     3.893    <hidden>
    SLICE_X32Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.000     3.893    
    SLICE_X32Y30         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     3.954    <hidden>
  -------------------------------------------------------------------
                         data arrival                           0.378    
                         clock arrival                          3.954    
  -------------------------------------------------------------------
                         relative delay                        -3.576    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.229    -0.968    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103    -0.865 r  <hidden>
                         net (fo=1, routed)           0.301    -0.564    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.119     4.363    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.363    
    SLICE_X32Y28         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     4.472    <hidden>
  -------------------------------------------------------------------
                         data arrival                          -0.564    
                         clock arrival                          4.472    
  -------------------------------------------------------------------
                         relative delay                        -5.035    



Id: 16
set_bus_skew -from [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 5.000
Requirement: 5.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      riu_clk_mmcm_1        bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            bd_ref_design_i/lrx_hier/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.434      4.566


Slack (MET) :             4.566ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    5.947ns
  Reference Relative Delay:   4.674ns
  Relative CRPR:              0.840ns
  Actual Bus Skew:            0.434ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.126     4.370    <hidden>
    SLICE_X32Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.484 r  <hidden>
                         net (fo=1, routed)           0.572     5.056    <hidden>
    SLICE_X32Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.243    -0.954    <hidden>
    SLICE_X32Y41         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.954    
    SLICE_X32Y41         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    -0.892    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.056    
                         clock arrival                         -0.892    
  -------------------------------------------------------------------
                         relative delay                         5.947    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.899     3.909    <hidden>
    SLICE_X32Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     4.016 r  <hidden>
                         net (fo=1, routed)           0.289     4.305    <hidden>
    SLICE_X32Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.498    -0.475    <hidden>
    SLICE_X32Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.475    
    SLICE_X32Y42         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.106    -0.369    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.305    
                         clock arrival                         -0.369    
  -------------------------------------------------------------------
                         relative delay                         4.674    



Id: 17
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 5.000
Requirement: 5.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      GEN_PLL_IN_IP_US.pll0_clkout0
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.611      4.389


Slack (MET) :             4.389ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    4.739ns
  Reference Relative Delay:   2.468ns
  Relative CRPR:              1.660ns
  Actual Bus Skew:            0.611ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.914     7.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X29Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     8.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.726     8.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.920     3.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X29Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     3.930    
    SLICE_X29Y68         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           8.729    
                         clock arrival                          3.990    
  -------------------------------------------------------------------
                         relative delay                         4.739    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.610     6.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106     6.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.308     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.171     4.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X30Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     4.415    
    SLICE_X30Y66         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     4.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.992    
                         clock arrival                          4.524    
  -------------------------------------------------------------------
                         relative delay                         2.468    



Id: 18
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 5.000
Requirement: 5.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.644      4.356


Slack (MET) :             4.356ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.472ns
  Reference Relative Delay:  -3.650ns
  Relative CRPR:              1.534ns
  Actual Bus Skew:            0.644ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.162     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X31Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.660     5.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X31Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.621     6.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     6.589    
    SLICE_X31Y66         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.180    
                         clock arrival                          6.652    
  -------------------------------------------------------------------
                         relative delay                        -1.472    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.917     3.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X30Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.305     4.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.908     7.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     7.882    
    SLICE_X30Y65         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     7.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.339    
                         clock arrival                          7.989    
  -------------------------------------------------------------------
                         relative delay                        -3.650    



Id: 19
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 5.000
Requirement: 5.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEN_PLL_IN_IP_US.pll0_clkout0
                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.507      4.493


Slack (MET) :             4.493ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.556ns
  Reference Relative Delay:  -3.597ns
  Relative CRPR:              1.534ns
  Actual Bus Skew:            0.507ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.193     4.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.513     5.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.590     6.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     6.558    
    SLICE_X36Y73         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           5.063    
                         clock arrival                          6.619    
  -------------------------------------------------------------------
                         relative delay                        -1.556    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.933     3.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106     4.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.325     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X37Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.889     7.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X37Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     7.863    
    SLICE_X37Y72         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.108     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.374    
                         clock arrival                          7.971    
  -------------------------------------------------------------------
                         relative delay                        -3.597    



Id: 20
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 5.000
Requirement: 5.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      GEN_PLL_IN_IP_US.pll0_clkout0
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                                                            Slow         0.440      4.560


Slack (MET) :             4.560ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    4.526ns
  Reference Relative Delay:   2.426ns
  Relative CRPR:              1.660ns
  Actual Bus Skew:            0.440ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.892     7.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     7.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.555     8.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X36Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.942     3.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     3.952    
    SLICE_X36Y72         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           8.538    
                         clock arrival                          4.012    
  -------------------------------------------------------------------
                         relative delay                         4.526    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.590     6.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.104     6.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.310     6.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.193     4.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     4.437    
    SLICE_X36Y73         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     4.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           6.972    
                         clock arrival                          4.546    
  -------------------------------------------------------------------
                         relative delay                         2.426    



