Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto af01b9cd7e8744119f9aa08fb2b52e92 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mulsignd_tb_behav xil_defaultlib.mulsignd_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.F_add
Compiling module xil_defaultlib.rca
Compiling module xil_defaultlib.rca16
Compiling module xil_defaultlib.sub16
Compiling module xil_defaultlib.mulsignd
Compiling module xil_defaultlib.mulsignd_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mulsignd_tb_behav
