
<!--
This XML file (created on Tue Aug 15 16:42:54 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_202.xsd</schema>
<license>
	<host_id>0013d3f4cf33</host_id>
	<t_guard>T000092992</t_guard>
	<nic_id>0013d3f4cf33</nic_id>
	<cdrive_id>d86310c5</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 202</build>
	<service_pack_label>1</service_pack_label>
	<binary_type>32</binary_type>
	<module>quartus_tan</module>
	<edition>Web Edition</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Tue Aug 15 16:42:54 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">2193</cpu_freq>
	</cpu>
	<ram units="MB">960</ram>
</machine>
<project>C:/FPGA/Mercury/Mercury</project>
<revision>Mercury</revision>
<compilation_summary>
	<flow_status>Successful - Tue Aug 15 16:42:54 2006</flow_status>
	<quartus_ii_version>6.0 Build 202 06/20/2006 SP 1 SJ Web Edition</quartus_ii_version>
	<revision_name>Mercury</revision_name>
	<top_level_entity_name>Mercury</top_level_entity_name>
	<family>Cyclone II</family>
	<device>EP2C5Q208C8</device>
	<timing_models>Final</timing_models>
	<met_timing_requirements>No</met_timing_requirements>
	<total_logic_elements>658 / 4,608 ( 14 % )</total_logic_elements>
	<total_registers>573</total_registers>
	<total_pins>52 / 142 ( 37 % )</total_pins>
	<total_virtual_pins>0</total_virtual_pins>
	<total_memory_bits>32,768 / 119,808 ( 27 % )</total_memory_bits>
	<embedded_multiplier_9_bit_elements>0 / 26 ( 0 % )</embedded_multiplier_9_bit_elements>
	<total_plls>0 / 2 ( 0 % )</total_plls>
</compilation_summary>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off Mercury -c Mercury --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<messages>
	<warning>Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details</warning>
	<warning>Warning: Circuit may not operate. Detected 58 non-operational path(s) clocked by clock &quot;clock&quot; with clock skew larger than data delay. See Compilation Report for details.</warning>
	<warning>Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew</warning>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings</info>
	<info>Info: Elapsed time: 00:00:01</info>
	<info>Info: Processing ended: Tue Aug 15 16:42:54 2006</info>
	<info>Info: th for register &quot;temp_ADC[9]&quot; (data pin = &quot;ADC[9]&quot;, clock pin = &quot;clock&quot;) is -3.520 ns</info>
	<info>Info: - Shortest pin to register delay is 7.680 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name>IFCLK</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
	<row>
		<clock_node_name>clock</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
<performance>
	<nonclk>
		<type>Worst-case tsu</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>6.869 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case tco</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>13.434 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case tpd</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>11.774 ns</actual>
	</nonclk>
	<nonclk>
		<type>Worst-case th</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>-3.520 ns</actual>
	</nonclk>
	<clk>
		<name>clock</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>107.38 MHz ( period = 9.313 ns )</actual>
	</clk>
	<clk>
		<name>IFCLK</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>Restricted to 163.03 MHz ( period = 6.134 ns )</actual>
	</clk>
</performance>
</talkback>
