$date
	Mon Sep 27 18:18:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_decoders $end
$scope module UUT $end
$var wire 1 ! ena $end
$var wire 3 " in [2:0] $end
$var reg 8 # out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 #
b0 "
1!
$end
#1000
b10 #
b1 "
#2000
b100 #
b10 "
#3000
b1000 #
b11 "
#4000
b10000 #
b100 "
#5000
b100000 #
b101 "
#6000
b1000000 #
b110 "
#7000
b10000000 #
b111 "
#8000
b0 #
b0 "
0!
#9000
b1 "
#10000
b10 "
#11000
b11 "
#12000
b100 "
#13000
b101 "
#14000
b110 "
#15000
b111 "
#16000
