[VMEM] WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 2403 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2713307 heartbeat IPC: 3.686 cumulative IPC: 3.686 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5374417 heartbeat IPC: 3.758 cumulative IPC: 3.721 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 8035244 heartbeat IPC: 3.758 cumulative IPC: 3.734 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 40000002 cycles: 10699158 cumulative IPC: 3.739 (Simulation time: 00 hr 01 min 30 sec)
Warmup complete CPU 0 instructions: 40000002 cycles: 10699158 cumulative IPC: 3.739 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 10699159 heartbeat IPC: 3.754 cumulative IPC: 5 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 19154300 heartbeat IPC: 1.183 cumulative IPC: 1.183 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 27579726 heartbeat IPC: 1.187 cumulative IPC: 1.185 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 35786184 heartbeat IPC: 1.219 cumulative IPC: 1.196 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 43392569 heartbeat IPC: 1.315 cumulative IPC: 1.223 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 52020617 heartbeat IPC: 1.159 cumulative IPC: 1.21 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 59609410 heartbeat IPC: 1.318 cumulative IPC: 1.227 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 68780539 heartbeat IPC: 1.09 cumulative IPC: 1.205 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 120000021 cycles: 76784128 heartbeat IPC: 1.249 cumulative IPC: 1.211 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 130000023 cycles: 82803083 heartbeat IPC: 1.661 cumulative IPC: 1.248 (Simulation time: 00 hr 08 min 04 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 77461256 cumulative IPC: 1.291 (Simulation time: 00 hr 08 min 32 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 77461256 cumulative IPC: 1.291 (Simulation time: 00 hr 08 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/wzz/ChampSim/traces/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.291 instructions: 100000001 cycles: 77461256
CPU 0 Branch Prediction Accuracy: 97.36% MPKI: 3.889 Average ROB Occupancy at Mispredict: 93.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0304
BRANCH_INDIRECT: 0.00065
BRANCH_CONDITIONAL: 3.795
BRANCH_DIRECT_CALL: 0.00189
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.06037

cpu0->cpu0_STLB TOTAL        ACCESS:      45891 HIT:      40656 MISS:       5235 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      45891 HIT:      40656 MISS:       5235 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 322.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2582944 HIT:    1933983 MISS:     648961 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1109179 HIT:     707419 MISS:     401760 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     655533 HIT:     410811 MISS:     244722 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     813760 HIT:     813569 MISS:        191 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4472 HIT:       2184 MISS:       2288 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 221.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4958755 HIT:    4886576 MISS:      72179 MSHR_MERGE:      34508
cpu0->cpu0_L1I LOAD         ACCESS:    4958755 HIT:    4886576 MISS:      72179 MSHR_MERGE:      34508
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 46.04 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24135745 HIT:   19591676 MISS:    4544069 MSHR_MERGE:    2812486
cpu0->cpu0_L1D LOAD         ACCESS:   17416115 HIT:   15205290 MISS:    2210825 MSHR_MERGE:    1139290
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6713771 HIT:    4385043 MISS:    2328728 MSHR_MERGE:    1673152
cpu0->cpu0_L1D TRANSLATION  ACCESS:       5859 HIT:       1343 MISS:       4516 MSHR_MERGE:         44
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4144598 HIT:    4140591 MISS:       4007 MSHR_MERGE:       2426
cpu0->cpu0_ITLB LOAD         ACCESS:    4144598 HIT:    4140591 MISS:       4007 MSHR_MERGE:       2426
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 20.48 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23338804 HIT:   23228791 MISS:     110013 MSHR_MERGE:      65703
cpu0->cpu0_DTLB LOAD         ACCESS:   23338804 HIT:   23228791 MISS:     110013 MSHR_MERGE:      65703
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 42.71 cycles
cpu0->LLC TOTAL        ACCESS:     975633 HIT:     583251 MISS:     392382 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     401760 HIT:     191694 MISS:     210066 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     244722 HIT:      67330 MISS:     177392 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     326863 HIT:     323572 MISS:       3291 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2288 HIT:        655 MISS:       1633 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 326.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19230
  ROW_BUFFER_MISS:     369821
  AVG DBUS CONGESTED CYCLE: 18.8
Channel 0 WQ ROW_BUFFER_HIT:      22715
  ROW_BUFFER_MISS:     181649
  FULL:          0
Channel 0 REFRESHES ISSUED:       6454
