<stg><name>mmult_hw</name>


<trans_list>

<trans id="491" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="2" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="37" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_5), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_4), !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_3), !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_2), !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_1), !map !31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_5_0), !map !37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_5), !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_4), !map !48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_3), !map !53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_2), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_1), !map !63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_4_0), !map !68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_5), !map !73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_4), !map !78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_3), !map !83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_2), !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_1), !map !93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_3_0), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_5), !map !103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_4), !map !108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_3), !map !113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_2), !map !118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_1), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_2_0), !map !128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_5), !map !133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_4), !map !138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_3), !map !143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_2), !map !148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_1), !map !153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_1_0), !map !158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_5), !map !163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_4), !map !168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_3), !map !173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_2), !map !178

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_1), !map !183

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap(float* %b_0_0), !map !188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_5), !map !193

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_4), !map !199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_3), !map !204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_2), !map !209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_1), !map !214

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %out_0), !map !219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_5), !map !224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_4), !map !228

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_3), !map !232

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_2), !map !236

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_1), !map !240

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %a_0), !map !244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mmult_hw_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:49  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %ia = phi i3 [ 0, %0 ], [ %ia_1, %2 ]

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond2 = icmp eq i3 %ia, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %ia_1 = add i3 %ia, 1

]]></Node>
<StgValue><ssdm name="ia_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="3">
<![CDATA[
:3  %tmp = zext i3 %ia to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a_0_addr = getelementptr [6 x float]* %a_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="3">
<![CDATA[
:5  %a_0_load = load float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %b_0_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_0)

]]></Node>
<StgValue><ssdm name="b_0_0_read"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %b_1_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_0)

]]></Node>
<StgValue><ssdm name="b_1_0_read"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %b_2_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_0)

]]></Node>
<StgValue><ssdm name="b_2_0_read"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %b_3_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_0)

]]></Node>
<StgValue><ssdm name="b_3_0_read"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %b_4_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_0)

]]></Node>
<StgValue><ssdm name="b_4_0_read"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %b_5_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_0)

]]></Node>
<StgValue><ssdm name="b_5_0_read"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %b_0_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_1)

]]></Node>
<StgValue><ssdm name="b_0_1_read"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %b_1_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_1)

]]></Node>
<StgValue><ssdm name="b_1_1_read"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %b_2_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_1)

]]></Node>
<StgValue><ssdm name="b_2_1_read"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %b_3_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_1)

]]></Node>
<StgValue><ssdm name="b_3_1_read"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %b_4_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_1)

]]></Node>
<StgValue><ssdm name="b_4_1_read"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %b_5_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_1)

]]></Node>
<StgValue><ssdm name="b_5_1_read"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %b_0_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_2)

]]></Node>
<StgValue><ssdm name="b_0_2_read"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %b_1_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_2)

]]></Node>
<StgValue><ssdm name="b_1_2_read"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %b_2_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_2)

]]></Node>
<StgValue><ssdm name="b_2_2_read"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %b_3_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_2)

]]></Node>
<StgValue><ssdm name="b_3_2_read"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %b_4_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_2)

]]></Node>
<StgValue><ssdm name="b_4_2_read"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %b_5_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_2)

]]></Node>
<StgValue><ssdm name="b_5_2_read"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %b_0_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_3)

]]></Node>
<StgValue><ssdm name="b_0_3_read"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %b_1_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_3)

]]></Node>
<StgValue><ssdm name="b_1_3_read"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %b_2_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_3)

]]></Node>
<StgValue><ssdm name="b_2_3_read"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %b_3_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_3)

]]></Node>
<StgValue><ssdm name="b_3_3_read"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %b_4_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_3)

]]></Node>
<StgValue><ssdm name="b_4_3_read"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %b_5_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_3)

]]></Node>
<StgValue><ssdm name="b_5_3_read"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %b_0_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_4)

]]></Node>
<StgValue><ssdm name="b_0_4_read"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %b_1_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_4)

]]></Node>
<StgValue><ssdm name="b_1_4_read"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %b_2_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_4)

]]></Node>
<StgValue><ssdm name="b_2_4_read"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  %b_3_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_4)

]]></Node>
<StgValue><ssdm name="b_3_4_read"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %b_4_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_4)

]]></Node>
<StgValue><ssdm name="b_4_4_read"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %b_5_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_4)

]]></Node>
<StgValue><ssdm name="b_5_4_read"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116  %b_0_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_0_5)

]]></Node>
<StgValue><ssdm name="b_0_5_read"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %b_1_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_1_5)

]]></Node>
<StgValue><ssdm name="b_1_5_read"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %b_2_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_2_5)

]]></Node>
<StgValue><ssdm name="b_2_5_read"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  %b_3_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_3_5)

]]></Node>
<StgValue><ssdm name="b_3_5_read"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  %b_4_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_4_5)

]]></Node>
<StgValue><ssdm name="b_4_5_read"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %b_5_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %b_5_5)

]]></Node>
<StgValue><ssdm name="b_5_5_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="3">
<![CDATA[
:5  %a_0_load = load float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5 = fmul float %a_0_load, %b_0_0_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_5_1 = fmul float %a_0_load, %b_0_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_5_2 = fmul float %a_0_load, %b_0_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_5_3 = fmul float %a_0_load, %b_0_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_5_4 = fmul float %a_0_load, %b_0_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_5_5 = fmul float %a_0_load, %b_0_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5 = fmul float %a_0_load, %b_0_0_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_5_1 = fmul float %a_0_load, %b_0_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_5_2 = fmul float %a_0_load, %b_0_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_5_3 = fmul float %a_0_load, %b_0_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_5_4 = fmul float %a_0_load, %b_0_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_5_5 = fmul float %a_0_load, %b_0_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="146" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5 = fmul float %a_0_load, %b_0_0_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_5_1 = fmul float %a_0_load, %b_0_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_5_2 = fmul float %a_0_load, %b_0_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_5_3 = fmul float %a_0_load, %b_0_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_5_4 = fmul float %a_0_load, %b_0_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_5_5 = fmul float %a_0_load, %b_0_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="152" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5 = fmul float %a_0_load, %b_0_0_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_5_1 = fmul float %a_0_load, %b_0_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %tmp_5_2 = fmul float %a_0_load, %b_0_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %tmp_5_3 = fmul float %a_0_load, %b_0_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_5_4 = fmul float %a_0_load, %b_0_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_5_5 = fmul float %a_0_load, %b_0_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="158" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sum_1 = fadd float %tmp_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_1_addr = getelementptr [6 x float]* %a_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="3">
<![CDATA[
:10  %a_1_load = load float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %sum_1_1 = fadd float %tmp_5_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %sum_1_2 = fadd float %tmp_5_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %sum_1_3 = fadd float %tmp_5_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %sum_1_4 = fadd float %tmp_5_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %sum_1_5 = fadd float %tmp_5_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="166" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sum_1 = fadd float %tmp_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="3">
<![CDATA[
:10  %a_1_load = load float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5_0_1 = fmul float %a_1_load, %b_1_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %sum_1_1 = fadd float %tmp_5_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_5_1_1 = fmul float %a_1_load, %b_1_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %sum_1_2 = fadd float %tmp_5_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_5_2_1 = fmul float %a_1_load, %b_1_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %sum_1_3 = fadd float %tmp_5_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_5_3_1 = fmul float %a_1_load, %b_1_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %sum_1_4 = fadd float %tmp_5_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_5_4_1 = fmul float %a_1_load, %b_1_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %sum_1_5 = fadd float %tmp_5_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_5_5_1 = fmul float %a_1_load, %b_1_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="179" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sum_1 = fadd float %tmp_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5_0_1 = fmul float %a_1_load, %b_1_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %sum_1_1 = fadd float %tmp_5_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_5_1_1 = fmul float %a_1_load, %b_1_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %sum_1_2 = fadd float %tmp_5_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_5_2_1 = fmul float %a_1_load, %b_1_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %sum_1_3 = fadd float %tmp_5_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_5_3_1 = fmul float %a_1_load, %b_1_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %sum_1_4 = fadd float %tmp_5_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_5_4_1 = fmul float %a_1_load, %b_1_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %sum_1_5 = fadd float %tmp_5_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_5_5_1 = fmul float %a_1_load, %b_1_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="191" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sum_1 = fadd float %tmp_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5_0_1 = fmul float %a_1_load, %b_1_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %sum_1_1 = fadd float %tmp_5_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_5_1_1 = fmul float %a_1_load, %b_1_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %sum_1_2 = fadd float %tmp_5_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_5_2_1 = fmul float %a_1_load, %b_1_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %sum_1_3 = fadd float %tmp_5_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_5_3_1 = fmul float %a_1_load, %b_1_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %sum_1_4 = fadd float %tmp_5_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_5_4_1 = fmul float %a_1_load, %b_1_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %sum_1_5 = fadd float %tmp_5_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_5_5_1 = fmul float %a_1_load, %b_1_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="203" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sum_1 = fadd float %tmp_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5_0_1 = fmul float %a_1_load, %b_1_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %sum_1_1 = fadd float %tmp_5_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_5_1_1 = fmul float %a_1_load, %b_1_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_1"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %sum_1_2 = fadd float %tmp_5_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %tmp_5_2_1 = fmul float %a_1_load, %b_1_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_1"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %sum_1_3 = fadd float %tmp_5_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_5_3_1 = fmul float %a_1_load, %b_1_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %sum_1_4 = fadd float %tmp_5_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %tmp_5_4_1 = fmul float %a_1_load, %b_1_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_1"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %sum_1_5 = fadd float %tmp_5_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %tmp_5_5_1 = fmul float %a_1_load, %b_1_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="215" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_1_0_1 = fadd float %sum_1, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %a_2_addr = getelementptr [6 x float]* %a_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
:15  %a_2_load = load float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %sum_1_1_1 = fadd float %sum_1_1, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %sum_1_2_1 = fadd float %sum_1_2, %tmp_5_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %sum_1_3_1 = fadd float %sum_1_3, %tmp_5_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %sum_1_4_1 = fadd float %sum_1_4, %tmp_5_4_1

]]></Node>
<StgValue><ssdm name="sum_1_4_1"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %sum_1_5_1 = fadd float %sum_1_5, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="sum_1_5_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="223" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_1_0_1 = fadd float %sum_1, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
:15  %a_2_load = load float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_5_0_2 = fmul float %a_2_load, %b_2_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %sum_1_1_1 = fadd float %sum_1_1, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_1_2 = fmul float %a_2_load, %b_2_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %sum_1_2_1 = fadd float %sum_1_2, %tmp_5_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_5_2_2 = fmul float %a_2_load, %b_2_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %sum_1_3_1 = fadd float %sum_1_3, %tmp_5_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_5_3_2 = fmul float %a_2_load, %b_2_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %sum_1_4_1 = fadd float %sum_1_4, %tmp_5_4_1

]]></Node>
<StgValue><ssdm name="sum_1_4_1"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %tmp_5_4_2 = fmul float %a_2_load, %b_2_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %sum_1_5_1 = fadd float %sum_1_5, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="sum_1_5_1"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_5_5_2 = fmul float %a_2_load, %b_2_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="236" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_1_0_1 = fadd float %sum_1, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_5_0_2 = fmul float %a_2_load, %b_2_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %sum_1_1_1 = fadd float %sum_1_1, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_1_2 = fmul float %a_2_load, %b_2_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %sum_1_2_1 = fadd float %sum_1_2, %tmp_5_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_5_2_2 = fmul float %a_2_load, %b_2_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %sum_1_3_1 = fadd float %sum_1_3, %tmp_5_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_5_3_2 = fmul float %a_2_load, %b_2_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %sum_1_4_1 = fadd float %sum_1_4, %tmp_5_4_1

]]></Node>
<StgValue><ssdm name="sum_1_4_1"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %tmp_5_4_2 = fmul float %a_2_load, %b_2_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %sum_1_5_1 = fadd float %sum_1_5, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="sum_1_5_1"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_5_5_2 = fmul float %a_2_load, %b_2_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="248" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_1_0_1 = fadd float %sum_1, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_5_0_2 = fmul float %a_2_load, %b_2_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %sum_1_1_1 = fadd float %sum_1_1, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_1_2 = fmul float %a_2_load, %b_2_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %sum_1_2_1 = fadd float %sum_1_2, %tmp_5_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_5_2_2 = fmul float %a_2_load, %b_2_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %sum_1_3_1 = fadd float %sum_1_3, %tmp_5_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_5_3_2 = fmul float %a_2_load, %b_2_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %sum_1_4_1 = fadd float %sum_1_4, %tmp_5_4_1

]]></Node>
<StgValue><ssdm name="sum_1_4_1"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %tmp_5_4_2 = fmul float %a_2_load, %b_2_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %sum_1_5_1 = fadd float %sum_1_5, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="sum_1_5_1"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_5_5_2 = fmul float %a_2_load, %b_2_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="260" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_1_0_1 = fadd float %sum_1, %tmp_5_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_5_0_2 = fmul float %a_2_load, %b_2_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %sum_1_1_1 = fadd float %sum_1_1, %tmp_5_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_5_1_2 = fmul float %a_2_load, %b_2_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_2"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %sum_1_2_1 = fadd float %sum_1_2, %tmp_5_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %tmp_5_2_2 = fmul float %a_2_load, %b_2_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_2"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %sum_1_3_1 = fadd float %sum_1_3, %tmp_5_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_5_3_2 = fmul float %a_2_load, %b_2_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_2"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %sum_1_4_1 = fadd float %sum_1_4, %tmp_5_4_1

]]></Node>
<StgValue><ssdm name="sum_1_4_1"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %tmp_5_4_2 = fmul float %a_2_load, %b_2_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_2"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %sum_1_5_1 = fadd float %sum_1_5, %tmp_5_5_1

]]></Node>
<StgValue><ssdm name="sum_1_5_1"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_5_5_2 = fmul float %a_2_load, %b_2_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="272" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_1_0_2 = fadd float %sum_1_0_1, %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %a_3_addr = getelementptr [6 x float]* %a_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="3">
<![CDATA[
:20  %a_3_load = load float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %sum_1_1_2 = fadd float %sum_1_1_1, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %sum_1_2_2 = fadd float %sum_1_2_1, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %sum_1_3_2 = fadd float %sum_1_3_1, %tmp_5_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %sum_1_4_2 = fadd float %sum_1_4_1, %tmp_5_4_2

]]></Node>
<StgValue><ssdm name="sum_1_4_2"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %sum_1_5_2 = fadd float %sum_1_5_1, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="sum_1_5_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="280" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_1_0_2 = fadd float %sum_1_0_1, %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="3">
<![CDATA[
:20  %a_3_load = load float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_5_0_3 = fmul float %a_3_load, %b_3_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %sum_1_1_2 = fadd float %sum_1_1_1, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_5_1_3 = fmul float %a_3_load, %b_3_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %sum_1_2_2 = fadd float %sum_1_2_1, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_5_2_3 = fmul float %a_3_load, %b_3_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %sum_1_3_2 = fadd float %sum_1_3_1, %tmp_5_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_5_3_3 = fmul float %a_3_load, %b_3_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_3"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %sum_1_4_2 = fadd float %sum_1_4_1, %tmp_5_4_2

]]></Node>
<StgValue><ssdm name="sum_1_4_2"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_5_4_3 = fmul float %a_3_load, %b_3_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %sum_1_5_2 = fadd float %sum_1_5_1, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="sum_1_5_2"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %tmp_5_5_3 = fmul float %a_3_load, %b_3_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="293" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_1_0_2 = fadd float %sum_1_0_1, %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_5_0_3 = fmul float %a_3_load, %b_3_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %sum_1_1_2 = fadd float %sum_1_1_1, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_5_1_3 = fmul float %a_3_load, %b_3_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %sum_1_2_2 = fadd float %sum_1_2_1, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_5_2_3 = fmul float %a_3_load, %b_3_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %sum_1_3_2 = fadd float %sum_1_3_1, %tmp_5_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_5_3_3 = fmul float %a_3_load, %b_3_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_3"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %sum_1_4_2 = fadd float %sum_1_4_1, %tmp_5_4_2

]]></Node>
<StgValue><ssdm name="sum_1_4_2"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_5_4_3 = fmul float %a_3_load, %b_3_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %sum_1_5_2 = fadd float %sum_1_5_1, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="sum_1_5_2"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %tmp_5_5_3 = fmul float %a_3_load, %b_3_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="305" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_1_0_2 = fadd float %sum_1_0_1, %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_5_0_3 = fmul float %a_3_load, %b_3_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %sum_1_1_2 = fadd float %sum_1_1_1, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_5_1_3 = fmul float %a_3_load, %b_3_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %sum_1_2_2 = fadd float %sum_1_2_1, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_5_2_3 = fmul float %a_3_load, %b_3_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %sum_1_3_2 = fadd float %sum_1_3_1, %tmp_5_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_5_3_3 = fmul float %a_3_load, %b_3_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_3"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %sum_1_4_2 = fadd float %sum_1_4_1, %tmp_5_4_2

]]></Node>
<StgValue><ssdm name="sum_1_4_2"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_5_4_3 = fmul float %a_3_load, %b_3_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %sum_1_5_2 = fadd float %sum_1_5_1, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="sum_1_5_2"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %tmp_5_5_3 = fmul float %a_3_load, %b_3_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="317" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_1_0_2 = fadd float %sum_1_0_1, %tmp_5_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_5_0_3 = fmul float %a_3_load, %b_3_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_3"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %sum_1_1_2 = fadd float %sum_1_1_1, %tmp_5_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_5_1_3 = fmul float %a_3_load, %b_3_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_3"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %sum_1_2_2 = fadd float %sum_1_2_1, %tmp_5_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %tmp_5_2_3 = fmul float %a_3_load, %b_3_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_3"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %sum_1_3_2 = fadd float %sum_1_3_1, %tmp_5_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_5_3_3 = fmul float %a_3_load, %b_3_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_3"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %sum_1_4_2 = fadd float %sum_1_4_1, %tmp_5_4_2

]]></Node>
<StgValue><ssdm name="sum_1_4_2"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_5_4_3 = fmul float %a_3_load, %b_3_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_3"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %sum_1_5_2 = fadd float %sum_1_5_1, %tmp_5_5_2

]]></Node>
<StgValue><ssdm name="sum_1_5_2"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %tmp_5_5_3 = fmul float %a_3_load, %b_3_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="329" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sum_1_0_3 = fadd float %sum_1_0_2, %tmp_5_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %a_4_addr = getelementptr [6 x float]* %a_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
:25  %a_4_load = load float* %a_4_addr, align 4

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %sum_1_1_3 = fadd float %sum_1_1_2, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_3 = fadd float %sum_1_2_2, %tmp_5_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %sum_1_3_3 = fadd float %sum_1_3_2, %tmp_5_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %sum_1_4_3 = fadd float %sum_1_4_2, %tmp_5_4_3

]]></Node>
<StgValue><ssdm name="sum_1_4_3"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %sum_1_5_3 = fadd float %sum_1_5_2, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="sum_1_5_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="337" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sum_1_0_3 = fadd float %sum_1_0_2, %tmp_5_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
:25  %a_4_load = load float* %a_4_addr, align 4

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_5_0_4 = fmul float %a_4_load, %b_4_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %sum_1_1_3 = fadd float %sum_1_1_2, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_5_1_4 = fmul float %a_4_load, %b_4_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_3 = fadd float %sum_1_2_2, %tmp_5_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_5_2_4 = fmul float %a_4_load, %b_4_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %sum_1_3_3 = fadd float %sum_1_3_2, %tmp_5_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_5_3_4 = fmul float %a_4_load, %b_4_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %sum_1_4_3 = fadd float %sum_1_4_2, %tmp_5_4_3

]]></Node>
<StgValue><ssdm name="sum_1_4_3"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_5_4_4 = fmul float %a_4_load, %b_4_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_4"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %sum_1_5_3 = fadd float %sum_1_5_2, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="sum_1_5_3"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_5_5_4 = fmul float %a_4_load, %b_4_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="350" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sum_1_0_3 = fadd float %sum_1_0_2, %tmp_5_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_5_0_4 = fmul float %a_4_load, %b_4_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %sum_1_1_3 = fadd float %sum_1_1_2, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_5_1_4 = fmul float %a_4_load, %b_4_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_3 = fadd float %sum_1_2_2, %tmp_5_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_5_2_4 = fmul float %a_4_load, %b_4_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %sum_1_3_3 = fadd float %sum_1_3_2, %tmp_5_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_5_3_4 = fmul float %a_4_load, %b_4_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %sum_1_4_3 = fadd float %sum_1_4_2, %tmp_5_4_3

]]></Node>
<StgValue><ssdm name="sum_1_4_3"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_5_4_4 = fmul float %a_4_load, %b_4_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_4"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %sum_1_5_3 = fadd float %sum_1_5_2, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="sum_1_5_3"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_5_5_4 = fmul float %a_4_load, %b_4_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="362" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sum_1_0_3 = fadd float %sum_1_0_2, %tmp_5_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_5_0_4 = fmul float %a_4_load, %b_4_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %sum_1_1_3 = fadd float %sum_1_1_2, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_5_1_4 = fmul float %a_4_load, %b_4_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_3 = fadd float %sum_1_2_2, %tmp_5_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_5_2_4 = fmul float %a_4_load, %b_4_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %sum_1_3_3 = fadd float %sum_1_3_2, %tmp_5_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_5_3_4 = fmul float %a_4_load, %b_4_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %sum_1_4_3 = fadd float %sum_1_4_2, %tmp_5_4_3

]]></Node>
<StgValue><ssdm name="sum_1_4_3"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_5_4_4 = fmul float %a_4_load, %b_4_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_4"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %sum_1_5_3 = fadd float %sum_1_5_2, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="sum_1_5_3"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_5_5_4 = fmul float %a_4_load, %b_4_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="374" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sum_1_0_3 = fadd float %sum_1_0_2, %tmp_5_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_5_0_4 = fmul float %a_4_load, %b_4_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_4"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %sum_1_1_3 = fadd float %sum_1_1_2, %tmp_5_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_5_1_4 = fmul float %a_4_load, %b_4_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_4"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %sum_1_2_3 = fadd float %sum_1_2_2, %tmp_5_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_5_2_4 = fmul float %a_4_load, %b_4_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_4"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %sum_1_3_3 = fadd float %sum_1_3_2, %tmp_5_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_5_3_4 = fmul float %a_4_load, %b_4_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_4"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %sum_1_4_3 = fadd float %sum_1_4_2, %tmp_5_4_3

]]></Node>
<StgValue><ssdm name="sum_1_4_3"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109  %tmp_5_4_4 = fmul float %a_4_load, %b_4_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_4"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %sum_1_5_3 = fadd float %sum_1_5_2, %tmp_5_5_3

]]></Node>
<StgValue><ssdm name="sum_1_5_3"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_5_5_4 = fmul float %a_4_load, %b_4_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="386" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %sum_1_0_4 = fadd float %sum_1_0_3, %tmp_5_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %a_5_addr = getelementptr [6 x float]* %a_5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_5_addr"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="3">
<![CDATA[
:30  %a_5_load = load float* %a_5_addr, align 4

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %sum_1_1_4 = fadd float %sum_1_1_3, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum_1_2_4 = fadd float %sum_1_2_3, %tmp_5_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %sum_1_3_4 = fadd float %sum_1_3_3, %tmp_5_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %sum_1_4_4 = fadd float %sum_1_4_3, %tmp_5_4_4

]]></Node>
<StgValue><ssdm name="sum_1_4_4"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %sum_1_5_4 = fadd float %sum_1_5_3, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="sum_1_5_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="394" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %sum_1_0_4 = fadd float %sum_1_0_3, %tmp_5_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="3">
<![CDATA[
:30  %a_5_load = load float* %a_5_addr, align 4

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_5 = fmul float %a_5_load, %b_5_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %sum_1_1_4 = fadd float %sum_1_1_3, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_5_1_5 = fmul float %a_5_load, %b_5_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum_1_2_4 = fadd float %sum_1_2_3, %tmp_5_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_5_2_5 = fmul float %a_5_load, %b_5_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %sum_1_3_4 = fadd float %sum_1_3_3, %tmp_5_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_5_3_5 = fmul float %a_5_load, %b_5_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %sum_1_4_4 = fadd float %sum_1_4_3, %tmp_5_4_4

]]></Node>
<StgValue><ssdm name="sum_1_4_4"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_5_4_5 = fmul float %a_5_load, %b_5_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %sum_1_5_4 = fadd float %sum_1_5_3, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="sum_1_5_4"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %tmp_5_5_5 = fmul float %a_5_load, %b_5_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="407" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %sum_1_0_4 = fadd float %sum_1_0_3, %tmp_5_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_5 = fmul float %a_5_load, %b_5_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %sum_1_1_4 = fadd float %sum_1_1_3, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_5_1_5 = fmul float %a_5_load, %b_5_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum_1_2_4 = fadd float %sum_1_2_3, %tmp_5_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_5_2_5 = fmul float %a_5_load, %b_5_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %sum_1_3_4 = fadd float %sum_1_3_3, %tmp_5_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_5_3_5 = fmul float %a_5_load, %b_5_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %sum_1_4_4 = fadd float %sum_1_4_3, %tmp_5_4_4

]]></Node>
<StgValue><ssdm name="sum_1_4_4"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_5_4_5 = fmul float %a_5_load, %b_5_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %sum_1_5_4 = fadd float %sum_1_5_3, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="sum_1_5_4"/></StgValue>
</operation>

<operation id="418" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %tmp_5_5_5 = fmul float %a_5_load, %b_5_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="419" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %sum_1_0_4 = fadd float %sum_1_0_3, %tmp_5_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_5 = fmul float %a_5_load, %b_5_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %sum_1_1_4 = fadd float %sum_1_1_3, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="422" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_5_1_5 = fmul float %a_5_load, %b_5_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum_1_2_4 = fadd float %sum_1_2_3, %tmp_5_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_5_2_5 = fmul float %a_5_load, %b_5_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="425" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %sum_1_3_4 = fadd float %sum_1_3_3, %tmp_5_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="426" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_5_3_5 = fmul float %a_5_load, %b_5_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="427" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %sum_1_4_4 = fadd float %sum_1_4_3, %tmp_5_4_4

]]></Node>
<StgValue><ssdm name="sum_1_4_4"/></StgValue>
</operation>

<operation id="428" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_5_4_5 = fmul float %a_5_load, %b_5_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %sum_1_5_4 = fadd float %sum_1_5_3, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="sum_1_5_4"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %tmp_5_5_5 = fmul float %a_5_load, %b_5_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="431" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %sum_1_0_4 = fadd float %sum_1_0_3, %tmp_5_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_5_0_5 = fmul float %a_5_load, %b_5_0_read

]]></Node>
<StgValue><ssdm name="tmp_5_0_5"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %sum_1_1_4 = fadd float %sum_1_1_3, %tmp_5_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_5_1_5 = fmul float %a_5_load, %b_5_1_read

]]></Node>
<StgValue><ssdm name="tmp_5_1_5"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum_1_2_4 = fadd float %sum_1_2_3, %tmp_5_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %tmp_5_2_5 = fmul float %a_5_load, %b_5_2_read

]]></Node>
<StgValue><ssdm name="tmp_5_2_5"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %sum_1_3_4 = fadd float %sum_1_3_3, %tmp_5_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="438" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_5_3_5 = fmul float %a_5_load, %b_5_3_read

]]></Node>
<StgValue><ssdm name="tmp_5_3_5"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %sum_1_4_4 = fadd float %sum_1_4_3, %tmp_5_4_4

]]></Node>
<StgValue><ssdm name="sum_1_4_4"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %tmp_5_4_5 = fmul float %a_5_load, %b_5_4_read

]]></Node>
<StgValue><ssdm name="tmp_5_4_5"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %sum_1_5_4 = fadd float %sum_1_5_3, %tmp_5_5_4

]]></Node>
<StgValue><ssdm name="sum_1_5_4"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %tmp_5_5_5 = fmul float %a_5_load, %b_5_5_read

]]></Node>
<StgValue><ssdm name="tmp_5_5_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="443" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_0_5 = fadd float %sum_1_0_4, %tmp_5_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="444" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %sum_1_1_5 = fadd float %sum_1_1_4, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="445" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %sum_1_2_5 = fadd float %sum_1_2_4, %tmp_5_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="446" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %sum_1_3_5 = fadd float %sum_1_3_4, %tmp_5_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %sum_1_4_5 = fadd float %sum_1_4_4, %tmp_5_4_5

]]></Node>
<StgValue><ssdm name="sum_1_4_5"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %sum_1_5_5 = fadd float %sum_1_5_4, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="449" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_0_5 = fadd float %sum_1_0_4, %tmp_5_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="450" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %sum_1_1_5 = fadd float %sum_1_1_4, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="451" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %sum_1_2_5 = fadd float %sum_1_2_4, %tmp_5_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="452" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %sum_1_3_5 = fadd float %sum_1_3_4, %tmp_5_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="453" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %sum_1_4_5 = fadd float %sum_1_4_4, %tmp_5_4_5

]]></Node>
<StgValue><ssdm name="sum_1_4_5"/></StgValue>
</operation>

<operation id="454" st_id="33" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %sum_1_5_5 = fadd float %sum_1_5_4, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="455" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_0_5 = fadd float %sum_1_0_4, %tmp_5_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="456" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %sum_1_1_5 = fadd float %sum_1_1_4, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="457" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %sum_1_2_5 = fadd float %sum_1_2_4, %tmp_5_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="458" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %sum_1_3_5 = fadd float %sum_1_3_4, %tmp_5_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="459" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %sum_1_4_5 = fadd float %sum_1_4_4, %tmp_5_4_5

]]></Node>
<StgValue><ssdm name="sum_1_4_5"/></StgValue>
</operation>

<operation id="460" st_id="34" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %sum_1_5_5 = fadd float %sum_1_5_4, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="461" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_0_5 = fadd float %sum_1_0_4, %tmp_5_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="462" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %sum_1_1_5 = fadd float %sum_1_1_4, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="463" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %sum_1_2_5 = fadd float %sum_1_2_4, %tmp_5_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="464" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %sum_1_3_5 = fadd float %sum_1_3_4, %tmp_5_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="465" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %sum_1_4_5 = fadd float %sum_1_4_4, %tmp_5_4_5

]]></Node>
<StgValue><ssdm name="sum_1_4_5"/></StgValue>
</operation>

<operation id="466" st_id="35" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %sum_1_5_5 = fadd float %sum_1_5_4, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="467" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_0_5 = fadd float %sum_1_0_4, %tmp_5_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="468" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %sum_1_1_5 = fadd float %sum_1_1_4, %tmp_5_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="469" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %sum_1_2_5 = fadd float %sum_1_2_4, %tmp_5_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="470" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %sum_1_3_5 = fadd float %sum_1_3_4, %tmp_5_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="471" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %sum_1_4_5 = fadd float %sum_1_4_4, %tmp_5_4_5

]]></Node>
<StgValue><ssdm name="sum_1_4_5"/></StgValue>
</operation>

<operation id="472" st_id="36" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  %sum_1_5_5 = fadd float %sum_1_5_4, %tmp_5_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="473" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="475" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %out_0_addr = getelementptr [6 x float]* %out_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="477" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:35  store float %sum_1_0_5, float* %out_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %out_1_addr = getelementptr [6 x float]* %out_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_1_addr"/></StgValue>
</operation>

<operation id="479" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:55  store float %sum_1_1_5, float* %out_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %out_2_addr = getelementptr [6 x float]* %out_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_2_addr"/></StgValue>
</operation>

<operation id="481" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:75  store float %sum_1_2_5, float* %out_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %out_3_addr = getelementptr [6 x float]* %out_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_3_addr"/></StgValue>
</operation>

<operation id="483" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:95  store float %sum_1_3_5, float* %out_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %out_4_addr = getelementptr [6 x float]* %out_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_4_addr"/></StgValue>
</operation>

<operation id="485" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:115  store float %sum_1_4_5, float* %out_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %out_5_addr = getelementptr [6 x float]* %out_5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="out_5_addr"/></StgValue>
</operation>

<operation id="487" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:135  store float %sum_1_5_5, float* %out_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:136  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="489" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
:137  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="490" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
