// Copyright (C) 2020, 2021 Pedro Lamar√£o <pedro.lamarao@gmail.com>. All rights reserved.


#include <psys/integer.h>

#include <multiboot2/header.h>
#include <multiboot2/information.h>

#include <x86/cpuid.h>
#include <x86/gdt.h>
#include <x86/idt.h>
#include <x86/msr.h>
#include <x86/port.h>

#include <pc/pic.h>


//! Multiboot2

namespace multiboot2
{
    struct request_type
    {
        header_prologue prologue;
        end_request     end;
    };

    [[gnu::used, gnu::section(".multiboot2")]]
    constexpr request_type request =
    {
        { architecture_type::x86, sizeof(request), },
        { },
    };
}

//! x86

namespace x86
{
    void set_global_descriptor_table_register ();

    extern "C" [[gnu::used]] unsigned __x86_exception_counter {};
    extern "C" [[gnu::used]] unsigned __x86_interrupt_master_counter {};
    extern "C" [[gnu::used]] unsigned __x86_interrupt_slave_counter {};
    extern "C" [[gnu::used]] unsigned __x86_interrupt_counter {};

    void set_interrupt_descriptor_table_register ();
}

//! Psys test protocol

namespace
{
    extern "C" [[gnu::used]] unsigned volatile _test_control {};
    extern "C" [[gnu::used]] unsigned volatile _test_debug {};
}

//! Multiboot2 entry point

extern "C"
void main ( ps::size4 magic, multiboot2::information_list & mbi )
{
    using namespace multiboot2;
    using namespace x86;

    // test: verify boot sanity

    _test_control = 1;

    if (magic != multiboot2::information_magic) {
        _test_control = 0;
        return;
    }

    // set the GDT register and set segment registers

    _test_control = 2;

    set_global_descriptor_table_register();

    // set the IDT register

    _test_control = 3;

    set_interrupt_descriptor_table_register();

    // test: handle software interrupt

    _test_control = 4;

    x86::interrupt<0x30>();

    if (__x86_interrupt_counter == 0) {
        _test_control = 0;
        return;
    }

    // initialize PIC

    _test_control = 10;

    auto master = pc::master_pic<x86::port>::create();
    auto slave  = pc::slave_pic<x86::port>::create();

    master.icw1(true, false, true);
    slave.icw1(true, false, true);
    master.icw2(0x20);
    slave.icw2(0x28);
    master.icw3(4);
    slave.icw3(2);
    master.icw4(true, false, pc::pic_buffering::none, false);
    slave.icw4(true, false, pc::pic_buffering::none, false);

    // unmask PIC IRQ 0 and enable hardware interrupts

    _test_control = 12;

    master.ocw1(0xFE);
    slave.ocw1(0xFF);

    enable_interrupts();

    // test: hardware interrupt increments counter
    // assumption: PIT shall interrupt IRQ 0

    _test_control = 13;

    while (__x86_interrupt_master_counter == 0) {
        // wait!
    }

    // test: hardware interrupt increments counter
    // assumption: PIT shall interrupt IRQ 0 again

    _test_control = 14;

    disable_interrupts();

    __x86_interrupt_master_counter = 0;

    enable_interrupts();

    while (__x86_interrupt_master_counter == 0) {
        // wait!
    }

    _test_control = -1;
    return;
}

//! Definitions

namespace x86
{
    // GDT

    [[gnu::section(".gdt")]]
    constexpr segment_descriptor global_descriptor_table [5] =
    {
        { },
        { 0, 0xFFFFFFFF, code_segment_access(true, false, 0), segment_granularity(false, true, true) },
        { 0, 0xFFFFFFFF, data_segment_access(true, false, 0), segment_granularity(false, true, true) },
        { 0, 0xFFFFFFFF, code_segment_access(true, false, 3), segment_granularity(false, true, true) },
        { 0, 0xFFFFFFFF, data_segment_access(true, false, 3), segment_granularity(false, true, true) },
    };

    void set_global_descriptor_table_register ()
    {
        set_global_descriptor_table_register(global_descriptor_table);
        auto const cs = segment_selector(1, false, 0);
        set_code_segment_register(cs);
        auto const ds = segment_selector(2, false, 0).value();
        asm volatile ("mov %0, %%ds" : : "r"(ds));
        asm volatile ("mov %0, %%ss" : : "r"(ds));
        asm volatile ("mov %0, %%es" : : "r"(ds));
        asm volatile ("mov %0, %%fs" : : "r"(ds));
        asm volatile ("mov %0, %%gs" : : "r"(ds));
    }

    // IDT

    extern "C" void __x86_exception_00 ();
    extern "C" void __x86_exception_01 ();
    extern "C" void __x86_exception_02 ();
    extern "C" void __x86_exception_03 ();
    extern "C" void __x86_exception_04 ();
    extern "C" void __x86_exception_05 ();
    extern "C" void __x86_exception_06 ();
    extern "C" void __x86_exception_07 ();
    extern "C" void __x86_exception_08 ();
    extern "C" void __x86_exception_09 ();
    extern "C" void __x86_exception_0A ();
    extern "C" void __x86_exception_0B ();
    extern "C" void __x86_exception_0C ();
    extern "C" void __x86_exception_0D ();
    extern "C" void __x86_exception_0E ();
    extern "C" void __x86_exception_0F ();
    extern "C" void __x86_exception_10 ();
    extern "C" void __x86_exception_10 ();
    extern "C" void __x86_exception_11 ();
    extern "C" void __x86_exception_12 ();
    extern "C" void __x86_exception_13 ();
    extern "C" void __x86_exception_14 ();
    extern "C" void __x86_exception_15 ();
    extern "C" void __x86_exception_16 ();
    extern "C" void __x86_exception_17 ();
    extern "C" void __x86_exception_18 ();
    extern "C" void __x86_exception_19 ();
    extern "C" void __x86_exception_1A ();
    extern "C" void __x86_exception_1B ();
    extern "C" void __x86_exception_1C ();
    extern "C" void __x86_exception_1D ();
    extern "C" void __x86_exception_1E ();
    extern "C" void __x86_exception_1F ();
    extern "C" void __x86_interrupt_master ();
    extern "C" void __x86_interrupt_slave ();
    extern "C" void __x86_interrupt ();

    [[gnu::section(".idt")]]
    interrupt_gate_descriptor interrupt_descriptor_table [256];

    void set_interrupt_descriptor_table_register ()
    {
        auto const interrupt_segment = segment_selector(1, false, 0);
        auto const interrupt_access = interrupt_gate_access(true, 0);

        interrupt_descriptor_table[0x00] = { interrupt_segment, __x86_exception_00, interrupt_access };
        interrupt_descriptor_table[0x01] = { interrupt_segment, __x86_exception_01, interrupt_access };
        interrupt_descriptor_table[0x02] = { interrupt_segment, __x86_exception_02, interrupt_access };
        interrupt_descriptor_table[0x03] = { interrupt_segment, __x86_exception_03, interrupt_access };
        interrupt_descriptor_table[0x04] = { interrupt_segment, __x86_exception_04, interrupt_access };
        interrupt_descriptor_table[0x05] = { interrupt_segment, __x86_exception_05, interrupt_access };
        interrupt_descriptor_table[0x06] = { interrupt_segment, __x86_exception_06, interrupt_access };
        interrupt_descriptor_table[0x07] = { interrupt_segment, __x86_exception_07, interrupt_access };
        interrupt_descriptor_table[0x08] = { interrupt_segment, __x86_exception_08, interrupt_access };
        interrupt_descriptor_table[0x09] = { interrupt_segment, __x86_exception_09, interrupt_access };
        interrupt_descriptor_table[0x0A] = { interrupt_segment, __x86_exception_0A, interrupt_access };
        interrupt_descriptor_table[0x0B] = { interrupt_segment, __x86_exception_0B, interrupt_access };
        interrupt_descriptor_table[0x0C] = { interrupt_segment, __x86_exception_0C, interrupt_access };
        interrupt_descriptor_table[0x0D] = { interrupt_segment, __x86_exception_0D, interrupt_access };
        interrupt_descriptor_table[0x0E] = { interrupt_segment, __x86_exception_0E, interrupt_access };
        interrupt_descriptor_table[0x0F] = { interrupt_segment, __x86_exception_0F, interrupt_access };
        interrupt_descriptor_table[0x10] = { interrupt_segment, __x86_exception_10, interrupt_access };
        interrupt_descriptor_table[0x11] = { interrupt_segment, __x86_exception_11, interrupt_access };
        interrupt_descriptor_table[0x12] = { interrupt_segment, __x86_exception_12, interrupt_access };
        interrupt_descriptor_table[0x13] = { interrupt_segment, __x86_exception_13, interrupt_access };
        interrupt_descriptor_table[0x14] = { interrupt_segment, __x86_exception_14, interrupt_access };
        interrupt_descriptor_table[0x15] = { interrupt_segment, __x86_exception_15, interrupt_access };
        interrupt_descriptor_table[0x16] = { interrupt_segment, __x86_exception_16, interrupt_access };
        interrupt_descriptor_table[0x17] = { interrupt_segment, __x86_exception_17, interrupt_access };
        interrupt_descriptor_table[0x18] = { interrupt_segment, __x86_exception_18, interrupt_access };
        interrupt_descriptor_table[0x19] = { interrupt_segment, __x86_exception_19, interrupt_access };
        interrupt_descriptor_table[0x1A] = { interrupt_segment, __x86_exception_1A, interrupt_access };
        interrupt_descriptor_table[0x1B] = { interrupt_segment, __x86_exception_1B, interrupt_access };
        interrupt_descriptor_table[0x1C] = { interrupt_segment, __x86_exception_1C, interrupt_access };
        interrupt_descriptor_table[0x1D] = { interrupt_segment, __x86_exception_1D, interrupt_access };
        interrupt_descriptor_table[0x1E] = { interrupt_segment, __x86_exception_1E, interrupt_access };
        interrupt_descriptor_table[0x1F] = { interrupt_segment, __x86_exception_1F, interrupt_access };

        for (auto i = 32U, j = 40U; i != j; ++i) {
           interrupt_descriptor_table[i] = { interrupt_segment, __x86_interrupt_master, interrupt_access };
        }

        for (auto i = 40U, j = 48U; i != j; ++i) {
           interrupt_descriptor_table[i] = { interrupt_segment, __x86_interrupt_slave, interrupt_access };
        }

        for (auto i = 48U, j = 256U; i != j; ++i) {
           interrupt_descriptor_table[i] = { interrupt_segment, __x86_interrupt, interrupt_access };
        }

        set_interrupt_descriptor_table_register(interrupt_descriptor_table);
    }
}