<profile>

<section name = "Vitis HLS Report for 'Loop_realfft_be_descramble_proc4'" level="0">
<item name = "Date">Fri Oct 15 15:55:01 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">zynq_lab_2_2020_be</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.139 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">266, 266, 2.660 us, 2.660 us, 266, 266, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- realfft_be_descramble">263, 263, 9, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 886, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 107, -</column>
<column name="Register">-, -, 877, 224, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_15ns_31s_31_4_1_U11">mac_muladd_16s_15ns_31s_31_4_1, i0 + i1 * i2</column>
<column name="mac_mulsub_16s_16s_31s_31_4_1_U12">mac_mulsub_16s_16s_31s_31_4_1, i0 - i1 * i2</column>
<column name="mul_mul_16s_15ns_31_4_1_U9">mul_mul_16s_15ns_31_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_31_4_1_U10">mul_mul_16s_16s_31_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln703_fu_499_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln89_fu_214_p2">+, 0, 0, 14, 9, 1</column>
<column name="p_r_M_imag_V_1_fu_540_p2">+, 0, 0, 23, 16, 16</column>
<column name="p_r_M_real_V_1_fu_521_p2">+, 0, 0, 23, 16, 16</column>
<column name="ret_V_6_fu_416_p2">+, 0, 0, 24, 17, 17</column>
<column name="ret_V_7_fu_284_p2">+, 0, 0, 24, 17, 17</column>
<column name="r_V_5_fu_338_p2">-, 0, 0, 24, 1, 17</column>
<column name="ret_V_8_fu_278_p2">-, 0, 0, 24, 17, 17</column>
<column name="ret_V_9_fu_269_p2">-, 0, 0, 24, 17, 17</column>
<column name="sub_ln1148_10_fu_671_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1148_11_fu_693_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1148_12_fu_723_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1148_13_fu_745_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1148_14_fu_775_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1148_1_fu_454_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1148_2_fu_298_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1148_3_fu_324_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1148_4_fu_362_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1148_5_fu_468_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1148_6_fu_483_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1148_7_fu_589_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1148_8_fu_619_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1148_9_fu_641_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1148_fu_428_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln703_1_fu_252_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln703_2_fu_516_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln703_3_fu_535_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln703_4_fu_241_p2">-, 0, 0, 15, 1, 8</column>
<column name="sub_ln703_fu_503_p2">-, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln89_fu_220_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="icmp_ln93_fu_231_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="f_M_imag_V_fu_330_p3">select, 0, 0, 16, 1, 16</column>
<column name="f_M_real_V_fu_460_p3">select, 0, 0, 16, 1, 16</column>
<column name="g_M_imag_V_fu_489_p3">select, 0, 0, 16, 1, 16</column>
<column name="g_M_real_V_fu_378_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1148_3_fu_677_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1148_4_fu_729_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1148_5_fu_781_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1148_fu_625_p3">select, 0, 0, 16, 1, 16</column>
<column name="t_V_4_fu_560_p3">select, 0, 0, 16, 1, 16</column>
<column name="t_V_5_fu_555_p3">select, 0, 0, 16, 1, 16</column>
<column name="t_V_6_fu_550_p3">select, 0, 0, 16, 1, 16</column>
<column name="t_V_7_fu_545_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter8">9, 2, 1, 2</column>
<column name="descramble_buf_1_M_imag_V_address0">14, 3, 8, 24</column>
<column name="descramble_buf_1_M_real_V_address0">14, 3, 8, 24</column>
<column name="i_reg_203">9, 2, 9, 18</column>
<column name="real_spectrum_lo_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln703_reg_994">16, 0, 16, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="descramble_buf_0_M_imag_V_load_reg_890">16, 0, 16, 0</column>
<column name="descramble_buf_0_M_real_V_load_reg_917">16, 0, 16, 0</column>
<column name="descramble_buf_1_M_imag_V_load_reg_839">16, 0, 16, 0</column>
<column name="descramble_buf_1_M_real_V_load_reg_834">16, 0, 16, 0</column>
<column name="f_M_imag_V_reg_938">16, 0, 16, 0</column>
<column name="f_M_real_V_reg_972">16, 0, 16, 0</column>
<column name="i_reg_203">9, 0, 9, 0</column>
<column name="icmp_ln89_reg_849">1, 0, 1, 0</column>
<column name="icmp_ln93_reg_865">1, 0, 1, 0</column>
<column name="p_r_M_imag_V_1_reg_1019">16, 0, 16, 0</column>
<column name="p_r_M_real_V_1_reg_1009">16, 0, 16, 0</column>
<column name="ret_V_9_reg_933">17, 0, 17, 0</column>
<column name="select_ln1148_3_reg_1029">16, 0, 16, 0</column>
<column name="select_ln1148_4_reg_1034">16, 0, 16, 0</column>
<column name="select_ln1148_5_reg_1039">16, 0, 16, 0</column>
<column name="select_ln1148_reg_1024">16, 0, 16, 0</column>
<column name="sext_ln1118_2_reg_966">31, 0, 31, 0</column>
<column name="sext_ln1192_1_reg_923">17, 0, 17, 0</column>
<column name="sext_ln1192_reg_928">17, 0, 17, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sub_ln703_1_reg_897">16, 0, 16, 0</column>
<column name="sub_ln703_2_reg_1004">16, 0, 16, 0</column>
<column name="sub_ln703_3_reg_1014">16, 0, 16, 0</column>
<column name="sub_ln703_reg_999">16, 0, 16, 0</column>
<column name="tmp_5_reg_950">1, 0, 1, 0</column>
<column name="trunc_ln1148_3_reg_955">16, 0, 16, 0</column>
<column name="zext_ln1115_reg_960">15, 0, 31, 16</column>
<column name="zext_ln703_reg_873">8, 0, 64, 56</column>
<column name="zext_ln89_reg_853">9, 0, 64, 55</column>
<column name="descramble_buf_0_M_imag_V_load_reg_890">64, 32, 16, 0</column>
<column name="descramble_buf_0_M_real_V_load_reg_917">64, 32, 16, 0</column>
<column name="f_M_imag_V_reg_938">64, 32, 16, 0</column>
<column name="f_M_real_V_reg_972">64, 32, 16, 0</column>
<column name="icmp_ln89_reg_849">64, 32, 1, 0</column>
<column name="icmp_ln93_reg_865">64, 32, 1, 0</column>
<column name="zext_ln703_reg_873">64, 32, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc4, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc4, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc4, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc4, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_realfft_be_descramble_proc4, return value</column>
<column name="descramble_buf_1_M_real_V_address0">out, 8, ap_memory, descramble_buf_1_M_real_V, array</column>
<column name="descramble_buf_1_M_real_V_ce0">out, 1, ap_memory, descramble_buf_1_M_real_V, array</column>
<column name="descramble_buf_1_M_real_V_q0">in, 16, ap_memory, descramble_buf_1_M_real_V, array</column>
<column name="descramble_buf_1_M_imag_V_address0">out, 8, ap_memory, descramble_buf_1_M_imag_V, array</column>
<column name="descramble_buf_1_M_imag_V_ce0">out, 1, ap_memory, descramble_buf_1_M_imag_V, array</column>
<column name="descramble_buf_1_M_imag_V_q0">in, 16, ap_memory, descramble_buf_1_M_imag_V, array</column>
<column name="real_spectrum_lo_din">out, 32, ap_fifo, real_spectrum_lo, pointer</column>
<column name="real_spectrum_lo_full_n">in, 1, ap_fifo, real_spectrum_lo, pointer</column>
<column name="real_spectrum_lo_write">out, 1, ap_fifo, real_spectrum_lo, pointer</column>
<column name="real_spectrum_hi_buf_M_real_V_address0">out, 8, ap_memory, real_spectrum_hi_buf_M_real_V, array</column>
<column name="real_spectrum_hi_buf_M_real_V_ce0">out, 1, ap_memory, real_spectrum_hi_buf_M_real_V, array</column>
<column name="real_spectrum_hi_buf_M_real_V_we0">out, 1, ap_memory, real_spectrum_hi_buf_M_real_V, array</column>
<column name="real_spectrum_hi_buf_M_real_V_d0">out, 16, ap_memory, real_spectrum_hi_buf_M_real_V, array</column>
<column name="real_spectrum_hi_buf_M_imag_V_address0">out, 8, ap_memory, real_spectrum_hi_buf_M_imag_V, array</column>
<column name="real_spectrum_hi_buf_M_imag_V_ce0">out, 1, ap_memory, real_spectrum_hi_buf_M_imag_V, array</column>
<column name="real_spectrum_hi_buf_M_imag_V_we0">out, 1, ap_memory, real_spectrum_hi_buf_M_imag_V, array</column>
<column name="real_spectrum_hi_buf_M_imag_V_d0">out, 16, ap_memory, real_spectrum_hi_buf_M_imag_V, array</column>
<column name="descramble_buf_0_M_real_V_address0">out, 8, ap_memory, descramble_buf_0_M_real_V, array</column>
<column name="descramble_buf_0_M_real_V_ce0">out, 1, ap_memory, descramble_buf_0_M_real_V, array</column>
<column name="descramble_buf_0_M_real_V_q0">in, 16, ap_memory, descramble_buf_0_M_real_V, array</column>
<column name="descramble_buf_0_M_imag_V_address0">out, 8, ap_memory, descramble_buf_0_M_imag_V, array</column>
<column name="descramble_buf_0_M_imag_V_ce0">out, 1, ap_memory, descramble_buf_0_M_imag_V, array</column>
<column name="descramble_buf_0_M_imag_V_q0">in, 16, ap_memory, descramble_buf_0_M_imag_V, array</column>
<column name="twid_rom_M_real_V_address0">out, 8, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_ce0">out, 1, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_q0">in, 15, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_imag_V_address0">out, 8, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_ce0">out, 1, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_q0">in, 16, ap_memory, twid_rom_M_imag_V, array</column>
</table>
</item>
</section>
</profile>
