2018-06-21 11:55:19,808 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.5\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:19,820 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.5\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:19,823 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.5\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:19,823 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.5\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-06-21 11:55:19,824 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.5\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:19,824 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.5\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:19,825 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.5\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:19,825 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.5\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:19,826 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.5\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:19,826 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.5\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
