# single-cycle-verilog-processor
mips style processor written in verilog for Computer Architecture course
