

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               2 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 95374, -- Miss = 9847, rate = 0.1032, -- PendHits = 11, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 98 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 737, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94255, -- Miss = 10221, rate = 0.1084, -- PendHits = 22, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 176, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93971, -- Miss = 10361, rate = 0.1103, -- PendHits = 25, rate = 0.0003-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 103 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 96598, -- Miss = 9530, rate = 0.0987, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 95 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 734, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94736, -- Miss = 9983, rate = 0.1054, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 99 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 153, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95242, -- Miss = 10140, rate = 0.1065, -- PendHits = 1, rate = 0.0000-- ResFail = 788, rate = 0.0083
Error Per = 100 || Flushes = 101 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 97736, -- Miss = 10263, rate = 0.1050, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 740, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 97374, -- Miss = 10561, rate = 0.1085, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 157, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96545, -- Miss = 10767, rate = 0.1115, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 107 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 95396, -- Miss = 10444, rate = 0.1095, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 763, -- Miss = 4, rate = 0.0052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94591, -- Miss = 10575, rate = 0.1118, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 156, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94613, -- Miss = 10870, rate = 0.1149, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 108 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 95661, -- Miss = 10072, rate = 0.1053, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 100 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 723, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94231, -- Miss = 10375, rate = 0.1101, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 103 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 164, -- Miss = 2, rate = 0.0122, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94452, -- Miss = 10624, rate = 0.1125, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 106 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 6, rate = 0.0500, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 95812, -- Miss = 10028, rate = 0.1047, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 100 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 730, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95264, -- Miss = 10303, rate = 0.1082, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 103 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 155, -- Miss = 1, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95795, -- Miss = 10508, rate = 0.1097, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 1, rate = 0.0083, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 96583, -- Miss = 9862, rate = 0.1021, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 98 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 720, -- Miss = 4, rate = 0.0056, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96495, -- Miss = 10283, rate = 0.1066, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 151, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94658, -- Miss = 10500, rate = 0.1109, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 98567, -- Miss = 10151, rate = 0.1030, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 101 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 694, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96169, -- Miss = 10294, rate = 0.1070, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 152, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96508, -- Miss = 10451, rate = 0.1083, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 97785, -- Miss = 10594, rate = 0.1083, -- PendHits = 11, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 690, -- Miss = 2, rate = 0.0029, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95927, -- Miss = 10968, rate = 0.1143, -- PendHits = 23, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 109 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 149, -- Miss = 1, rate = 0.0067, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95984, -- Miss = 11230, rate = 0.1170, -- PendHits = 18, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 112 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 1, rate = 0.0083, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 98187, -- Miss = 10218, rate = 0.1041, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 693, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96864, -- Miss = 10576, rate = 0.1092, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 156, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 97161, -- Miss = 10883, rate = 0.1120, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 108 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 119, -- Miss = 1, rate = 0.0084, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 97266, -- Miss = 9657, rate = 0.0993, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 96 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 700, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94364, -- Miss = 10185, rate = 0.1079, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 101 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 134, -- Miss = 1, rate = 0.0075, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93531, -- Miss = 10297, rate = 0.1101, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 1, rate = 0.0086, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 94408, -- Miss = 9607, rate = 0.1018, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 96 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 668, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93792, -- Miss = 9933, rate = 0.1059, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 99 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 155, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93941, -- Miss = 10067, rate = 0.1072, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 100 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 94514, -- Miss = 11477, rate = 0.1214, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 114 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 686, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93534, -- Miss = 11605, rate = 0.1241, -- PendHits = 3, rate = 0.0000-- ResFail = 86, rate = 0.0009
Error Per = 100 || Flushes = 116 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 148, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93650, -- Miss = 11867, rate = 0.1267, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 118 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 97054, -- Miss = 10982, rate = 0.1132, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 109 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 669, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95699, -- Miss = 11397, rate = 0.1191, -- PendHits = 12, rate = 0.0001-- ResFail = 232, rate = 0.0024
Error Per = 100 || Flushes = 113 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 153, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96200, -- Miss = 11629, rate = 0.1209, -- PendHits = 2, rate = 0.0000-- ResFail = 4, rate = 0.0000
Error Per = 100 || Flushes = 116 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 96740, -- Miss = 9838, rate = 0.1017, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 98 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 780, -- Miss = 5, rate = 0.0064, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96058, -- Miss = 10238, rate = 0.1066, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 245, -- Miss = 4, rate = 0.0163, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95581, -- Miss = 10413, rate = 0.1089, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 149, -- Miss = 5, rate = 0.0336, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 95330, -- Miss = 9504, rate = 0.0997, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 95 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 784, -- Miss = 4, rate = 0.0051, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94862, -- Miss = 9984, rate = 0.1052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 99 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 174, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93723, -- Miss = 10063, rate = 0.1074, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 100 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 97034, -- Miss = 10699, rate = 0.1103, -- PendHits = 20, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 106 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 795, -- Miss = 4, rate = 0.0050, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95584, -- Miss = 10887, rate = 0.1139, -- PendHits = 21, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 108 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 166, -- Miss = 2, rate = 0.0120, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94885, -- Miss = 11262, rate = 0.1187, -- PendHits = 16, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 112 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 6, rate = 0.0500, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 96440, -- Miss = 10172, rate = 0.1055, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 101 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 796, -- Miss = 4, rate = 0.0050, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96465, -- Miss = 10551, rate = 0.1094, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 176, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95539, -- Miss = 10666, rate = 0.1116, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 106 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 96210, -- Miss = 10167, rate = 0.1057, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 101 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 823, -- Miss = 4, rate = 0.0049, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94769, -- Miss = 10590, rate = 0.1117, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 105 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 160, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94020, -- Miss = 10721, rate = 0.1140, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 107 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 96040, -- Miss = 11090, rate = 0.1155, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 110 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 766, -- Miss = 4, rate = 0.0052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95747, -- Miss = 11330, rate = 0.1183, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 113 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 159, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95631, -- Miss = 11632, rate = 0.1216, -- PendHits = 7, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 116 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 96682, -- Miss = 10073, rate = 0.1042, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 100 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 766, -- Miss = 5, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94844, -- Miss = 10409, rate = 0.1097, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 162, -- Miss = 5, rate = 0.0309, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95281, -- Miss = 10688, rate = 0.1122, -- PendHits = 0, rate = 0.0000-- ResFail = 1, rate = 0.0000
Error Per = 100 || Flushes = 106 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 95205, -- Miss = 9914, rate = 0.1041, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 99 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 773, -- Miss = 5, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94264, -- Miss = 10268, rate = 0.1089, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 102 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 150, -- Miss = 5, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94825, -- Miss = 10480, rate = 0.1105, -- PendHits = 3, rate = 0.0000-- ResFail = 32, rate = 0.0003
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 95430, -- Miss = 9878, rate = 0.1035, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 98 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 738, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94887, -- Miss = 10332, rate = 0.1089, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 103 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 148, -- Miss = 5, rate = 0.0338, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94566, -- Miss = 10489, rate = 0.1109, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 104 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 95012, -- Miss = 9295, rate = 0.0978, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 92 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 788, -- Miss = 4, rate = 0.0051, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93265, -- Miss = 9732, rate = 0.1043, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 97 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 150, -- Miss = 4, rate = 0.0267, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93372, -- Miss = 9790, rate = 0.1048, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 97 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
d846cbd643945699eb52f738a05d6191  /home/pars/Documents/expSetups/a7/cc_base_L2_100__socFBBerkeley13
Extracting PTX file and ptxas options    1: cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a7/cc_base_L2_100__socFBBerkeley13
self exe links to: /home/pars/Documents/expSetups/a7/cc_base_L2_100__socFBBerkeley13
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a7/cc_base_L2_100__socFBBerkeley13
Running md5sum using "md5sum /home/pars/Documents/expSetups/a7/cc_base_L2_100__socFBBerkeley13 "
self exe links to: /home/pars/Documents/expSetups/a7/cc_base_L2_100__socFBBerkeley13
Extracting specific PTX file named cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x563c7d8f404a, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x563c7d8f3ecf, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/socfb-Berkeley13.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 22900 |E| 1704838
This graph is symmetrized
Launching CUDA CC solver (90 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffdc7d76fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563c7d8f3ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1260196
gpu_sim_insn = 24714075
gpu_ipc =      19.6113
gpu_tot_sim_cycle = 1260196
gpu_tot_sim_insn = 24714075
gpu_tot_ipc =      19.6113
gpu_tot_issued_cta = 90
gpu_occupancy = 39.3558% 
gpu_tot_occupancy = 39.3558% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8339
partiton_level_parallism_total  =       1.8339
partiton_level_parallism_util =      10.7647
partiton_level_parallism_util_total  =      10.7647
L2_BW  =      80.1044 GB/Sec
L2_BW_total  =      80.1044 GB/Sec
gpu_total_sim_rate=6672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144673, Miss = 83448, Miss_rate = 0.577, Pending_hits = 2218, Reservation_fails = 135249
	L1D_cache_core[1]: Access = 127698, Miss = 76127, Miss_rate = 0.596, Pending_hits = 2190, Reservation_fails = 117450
	L1D_cache_core[2]: Access = 127622, Miss = 74917, Miss_rate = 0.587, Pending_hits = 2141, Reservation_fails = 119551
	L1D_cache_core[3]: Access = 141730, Miss = 81727, Miss_rate = 0.577, Pending_hits = 2323, Reservation_fails = 137143
	L1D_cache_core[4]: Access = 128035, Miss = 75942, Miss_rate = 0.593, Pending_hits = 2249, Reservation_fails = 117095
	L1D_cache_core[5]: Access = 133486, Miss = 78305, Miss_rate = 0.587, Pending_hits = 2304, Reservation_fails = 136847
	L1D_cache_core[6]: Access = 133195, Miss = 77656, Miss_rate = 0.583, Pending_hits = 2488, Reservation_fails = 127970
	L1D_cache_core[7]: Access = 129779, Miss = 74110, Miss_rate = 0.571, Pending_hits = 2172, Reservation_fails = 118726
	L1D_cache_core[8]: Access = 138611, Miss = 80024, Miss_rate = 0.577, Pending_hits = 2534, Reservation_fails = 134922
	L1D_cache_core[9]: Access = 124030, Miss = 71436, Miss_rate = 0.576, Pending_hits = 2206, Reservation_fails = 122341
	L1D_cache_core[10]: Access = 138535, Miss = 77465, Miss_rate = 0.559, Pending_hits = 2352, Reservation_fails = 127478
	L1D_cache_core[11]: Access = 140266, Miss = 81656, Miss_rate = 0.582, Pending_hits = 2559, Reservation_fails = 145920
	L1D_cache_core[12]: Access = 132811, Miss = 75020, Miss_rate = 0.565, Pending_hits = 2200, Reservation_fails = 126811
	L1D_cache_core[13]: Access = 129047, Miss = 75077, Miss_rate = 0.582, Pending_hits = 2345, Reservation_fails = 138514
	L1D_cache_core[14]: Access = 140410, Miss = 81573, Miss_rate = 0.581, Pending_hits = 2508, Reservation_fails = 154400
	L1D_cache_core[15]: Access = 132775, Miss = 75463, Miss_rate = 0.568, Pending_hits = 2385, Reservation_fails = 130625
	L1D_cache_core[16]: Access = 138122, Miss = 77971, Miss_rate = 0.565, Pending_hits = 2439, Reservation_fails = 141950
	L1D_cache_core[17]: Access = 133458, Miss = 75248, Miss_rate = 0.564, Pending_hits = 2448, Reservation_fails = 137346
	L1D_cache_core[18]: Access = 143733, Miss = 83340, Miss_rate = 0.580, Pending_hits = 2541, Reservation_fails = 162414
	L1D_cache_core[19]: Access = 139281, Miss = 79750, Miss_rate = 0.573, Pending_hits = 2466, Reservation_fails = 150992
	L1D_cache_core[20]: Access = 133674, Miss = 76552, Miss_rate = 0.573, Pending_hits = 2379, Reservation_fails = 139101
	L1D_cache_core[21]: Access = 128936, Miss = 74420, Miss_rate = 0.577, Pending_hits = 2464, Reservation_fails = 142342
	L1D_cache_core[22]: Access = 135793, Miss = 77107, Miss_rate = 0.568, Pending_hits = 2352, Reservation_fails = 142375
	L1D_cache_core[23]: Access = 125459, Miss = 71861, Miss_rate = 0.573, Pending_hits = 2356, Reservation_fails = 140300
	L1D_cache_core[24]: Access = 131037, Miss = 73487, Miss_rate = 0.561, Pending_hits = 2343, Reservation_fails = 134045
	L1D_cache_core[25]: Access = 135210, Miss = 76304, Miss_rate = 0.564, Pending_hits = 2414, Reservation_fails = 135988
	L1D_cache_core[26]: Access = 140649, Miss = 78497, Miss_rate = 0.558, Pending_hits = 2587, Reservation_fails = 147493
	L1D_cache_core[27]: Access = 143576, Miss = 78702, Miss_rate = 0.548, Pending_hits = 2405, Reservation_fails = 150062
	L1D_cache_core[28]: Access = 142634, Miss = 77443, Miss_rate = 0.543, Pending_hits = 2427, Reservation_fails = 138889
	L1D_cache_core[29]: Access = 108881, Miss = 60448, Miss_rate = 0.555, Pending_hits = 1972, Reservation_fails = 86641
	L1D_total_cache_accesses = 4023146
	L1D_total_cache_misses = 2301076
	L1D_total_cache_miss_rate = 0.5720
	L1D_total_cache_pending_hits = 70767
	L1D_total_cache_reservation_fails = 4040980
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1641315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1852245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4040684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 448792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 70767
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4013119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10027

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 196439
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3844245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 296
ctas_completed 90, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3902, 7286, 3964, 5850, 2340, 5256, 10972, 1908, 5142, 4362, 9154, 4482, 5686, 3526, 7184, 5864, 7782, 2982, 18034, 4604, 5922, 3404, 3282, 3882, 
gpgpu_n_tot_thrd_icount = 110473792
gpgpu_n_tot_w_icount = 3452306
gpgpu_n_stall_shd_mem = 2216513
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2301037
gpgpu_n_mem_write_global = 10027
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5168192
gpgpu_n_store_insn = 46756
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2114549
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72230	W0_Idle:12963059	W0_Scoreboard:31655253	W1:1057566	W2:382406	W3:248712	W4:184764	W5:148593	W6:116232	W7:106202	W8:98200	W9:85279	W10:74616	W11:70632	W12:61111	W13:63089	W14:59438	W15:49839	W16:51999	W17:49438	W18:45034	W19:41534	W20:43452	W21:43111	W22:42927	W23:40121	W24:39880	W25:36994	W26:37062	W27:36914	W28:34782	W29:29213	W30:25711	W31:17056	W32:30399
single_issue_nums: WS0:904939	WS1:848461	WS2:858729	WS3:840177	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18408296 {8:2301037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 401080 {40:10027,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92041480 {40:2301037,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 80216 {8:10027,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 440 
avg_icnt2mem_latency = 221 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:192028 	2755 	5357 	11402 	12293 	6466 	4547 	5430 	3010 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	381688 	1302162 	616430 	9954 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	498828 	147533 	572966 	1076761 	14903 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1184388 	746392 	323462 	53884 	2834 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	520 	677 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         7         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         6         4         6         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         7         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         4         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         7         5         5         7         7         6 
maximum service time to same row:
dram[0]:     84643     86069     39645     43527    156074    165557     71138     75196     54291     50655    108985    107981    101081     99727     60299     17256 
dram[1]:     87708     90562     46493     50743    167180    198422     77226     94666     48539     44848    110543    112179    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     10037     20786    114765    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     20627    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     24792    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    124714    127353     27349     25632    175037    175551    116881    151602     90150     90557 
dram[6]:    162718    164470    132747     28200     34691     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    162029     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     22904     43224    149481    152308     55426     58224     31124     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     80928     82417     38008     40043    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.163303  1.171429  1.178672  1.174294  1.196445  1.202742  1.153052  1.127341  1.111111  1.128397  1.142726  1.122115  1.109462  1.132576  1.117994  1.100678 
dram[1]:  1.168937  1.153444  1.161860  1.178473  1.170664  1.168717  1.161150  1.169957  1.111301  1.123077  1.122414  1.139456  1.134157  1.135040  1.118124  1.111213 
dram[2]:  1.159030  1.146451  1.169476  1.170391  1.190037  1.185357  1.176688  1.174152  1.090372  1.111017  1.118525  1.142582  1.106460  1.112014  1.129735  1.119334 
dram[3]:  1.177799  1.186284  1.192898  1.173346  1.197887  1.207530  1.169881  1.180909  1.105448  1.102342  1.122598  1.125333  1.115703  1.146654  1.117819  1.116236 
dram[4]:  1.205699  1.193945  1.166096  1.181153  1.193152  1.176262  1.160451  1.167451  1.094958  1.103685  1.114518  1.135352  1.131997  1.140946  1.113518  1.085566 
dram[5]:  1.167798  1.155794  1.181818  1.191426  1.210577  1.182975  1.173020  1.173871  1.108992  1.106691  1.137899  1.125933  1.110906  1.096981  1.105614  1.125725 
dram[6]:  1.150327  1.171980  1.170400  1.171007  1.165485  1.176809  1.171261  1.161454  1.116527  1.109277  1.126783  1.157168  1.127033  1.102058  1.134537  1.134632 
dram[7]:  1.171077  1.162135  1.188487  1.177043  1.182078  1.162476  1.163094  1.163516  1.115560  1.098709  1.134862  1.140097  1.116761  1.106464  1.118371  1.123563 
dram[8]:  1.172619  1.161752  1.176313  1.174863  1.175295  1.177122  1.195185  1.178672  1.105738  1.132404  1.144167  1.142483  1.103076  1.093228  1.113257  1.098165 
dram[9]:  1.185388  1.199156  1.180205  1.155423  1.184713  1.175941  1.152815  1.146104  1.113935  1.116406  1.141450  1.133065  1.108478  1.103973  1.137398  1.133106 
dram[10]:  1.170755  1.187617  1.173372  1.182665  1.173993  1.185399  1.150772  1.170193  1.128546  1.132906  1.149030  1.138713  1.091453  1.096715  1.114497  1.120379 
dram[11]:  1.161410  1.158984  1.161723  1.172244  1.189971  1.199166  1.155251  1.171311  1.126468  1.120837  1.108911  1.124640  1.109091  1.122075  1.156844  1.137412 
average row locality = 243387/212262 = 1.146635
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1267      1188      1260      1206      1279      1228      1228      1204      1240      1204      1241      1167      1195      1194      1137      1136 
dram[1]:      1286      1321      1249      1281      1269      1330      1333      1363      1298      1314      1302      1340      1284      1285      1239      1208 
dram[2]:      1288      1275      1249      1257      1290      1279      1272      1281      1291      1311      1274      1186      1215      1229      1193      1208 
dram[3]:      1251      1278      1243      1259      1247      1315      1274      1299      1258      1271      1227      1266      1214      1250      1148      1210 
dram[4]:      1352      1260      1362      1291      1359      1328      1338      1241      1303      1288      1236      1275      1353      1279      1283      1256 
dram[5]:      1204      1187      1196      1195      1259      1209      1200      1222      1221      1224      1213      1207      1202      1199      1162      1164 
dram[6]:      1407      1396      1463      1349      1479      1431      1402      1374      1466      1411      1422      1340      1454      1339      1382      1338 
dram[7]:      1239      1154      1280      1210      1240      1202      1248      1231      1226      1191      1237      1180      1183      1162      1179      1173 
dram[8]:      1376      1300      1321      1290      1294      1276      1390      1260      1349      1300      1373      1307      1326      1242      1267      1197 
dram[9]:      1298      1416      1264      1353      1302      1437      1290      1412      1271      1429      1275      1405      1215      1304      1248      1327 
dram[10]:      1241      1265      1225      1269      1282      1234      1267      1272      1273      1236      1303      1256      1275      1200      1207      1180 
dram[11]:      1252      1232      1214      1191      1234      1150      1265      1135      1247      1178      1232      1173      1218      1102      1216      1134 
total dram reads = 243312
bank skew: 1479/1102 = 1.34
chip skew: 22453/19173 = 1.17
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         4         5         0         4 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         4         8         0         8 
dram[3]:         4         8         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         0         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         4         0         4         8 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11         8         8         0 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         4         0 
dram[9]:         0        20         0         0         0         0         0         0         0         0         0         0         4         8         8         4 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         8         4         4         0 
total dram writes = 292
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4447      4645      2302      2522      2245      2396      2502      2477      2426      2636      2501      2698      6661      6674     11719     11819
dram[1]:       4526      4210      2486      2475      2411      2254      2169      2199      2502      2478      2464      2346      6520      6340     10667     10551
dram[2]:       4209      4472      2479      2433      2371      2377      2443      2363      2451      2206      2437      2645      6883      6556     10849     10945
dram[3]:       4420      4423      2485      2569      2375      2197      2446      2426      2388      2476      2455      2448      6548      6767     11989     11354
dram[4]:       4322      4377      2452      2553      2207      2210      2333      2499      2361      2387      2528      2530      5888      6459     10588     11040
dram[5]:       5051      4490      2547      2499      2311      2488      2520      2351      2546      2529      2536      2510      6869      6841     11411     11284
dram[6]:       3494      3603      2187      2320      2149      2299      2025      2167      2206      2352      2200      2425      5782      6386      9599     10189
dram[7]:       4365      4654      2386      2393      2566      2475      2431      2365      2719      2636      2607      2582      6895      7167     11076     10916
dram[8]:       3799      4074      2214      2369      2354      2425      2223      2632      2204      2489      2313      2474      6562      6731     10837     11081
dram[9]:       4076      3704      2408      2129      2384      2175      2472      2194      2614      2357      2455      2333      7064      6704     10060      9608
dram[10]:       4233      4271      2297      2150      2366      2370      2344      2289      2633      2670      2553      2570      6897      6833     10698     10806
dram[11]:       4023      4135      2261      2349      2456      2538      2425      2635      2716      2703      2591      2565      6936      7568     10710     11503
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3179962 n_act=16927 n_pre=16911 n_ref_event=4572360550251980812 n_req=19380 n_rd=19374 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02401
n_activity=521551 dram_eff=0.1487
bk0: 1267a 3162594i bk1: 1188a 3168397i bk2: 1260a 3164644i bk3: 1206a 3167124i bk4: 1279a 3163352i bk5: 1228a 3167025i bk6: 1228a 3165178i bk7: 1204a 3165396i bk8: 1240a 3161692i bk9: 1204a 3164840i bk10: 1241a 3163298i bk11: 1167a 3167208i bk12: 1195a 3164663i bk13: 1194a 3165606i bk14: 1137a 3168970i bk15: 1136a 3167299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127090
Row_Buffer_Locality_read = 0.127129
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.455276
Bank_Level_Parallism_Col = 1.633448
Bank_Level_Parallism_Ready = 1.084198
write_to_read_ratio_blp_rw_average = 0.000608
GrpLevelPara = 1.305104 

BW Util details:
bwutil = 0.024006 
total_CMD = 3231731 
util_bw = 77580 
Wasted_Col = 257123 
Wasted_Row = 108440 
Idle = 2788588 

BW Util Bottlenecks: 
RCDc_limit = 340602 
RCDWRc_limit = 64 
WTRc_limit = 203 
RTWc_limit = 160 
CCDLc_limit = 8226 
rwq = 0 
CCDLc_limit_alone = 8206 
WTRc_limit_alone = 185 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 3231731 
n_nop = 3179962 
Read = 19374 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 16927 
n_pre = 16911 
n_ref = 4572360550251980812 
n_req = 19380 
total_req = 19395 

Dual Bus Interface Util: 
issued_total_row = 33838 
issued_total_col = 19395 
Row_Bus_Util =  0.010471 
CoL_Bus_Util = 0.006001 
Either_Row_CoL_Bus_Util = 0.016019 
Issued_on_Two_Bus_Simul_Util = 0.000453 
issued_two_Eff = 0.028279 
queue_avg = 0.197041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176920 n_act=18095 n_pre=18079 n_ref_event=3908412411465448049 n_req=20709 n_rd=20702 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02566
n_activity=526774 dram_eff=0.1574
bk0: 1286a 3162252i bk1: 1321a 3158138i bk2: 1249a 3162018i bk3: 1281a 3161360i bk4: 1269a 3161367i bk5: 1330a 3157010i bk6: 1333a 3157884i bk7: 1363a 3155865i bk8: 1298a 3156954i bk9: 1314a 3154995i bk10: 1302a 3158306i bk11: 1340a 3154229i bk12: 1284a 3158524i bk13: 1285a 3157297i bk14: 1239a 3160832i bk15: 1208a 3161637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126853
Row_Buffer_Locality_read = 0.126896
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.675310
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.076815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025656 
total_CMD = 3231731 
util_bw = 82912 
Wasted_Col = 260480 
Wasted_Row = 104709 
Idle = 2783630 

BW Util Bottlenecks: 
RCDc_limit = 355547 
RCDWRc_limit = 60 
WTRc_limit = 576 
RTWc_limit = 172 
CCDLc_limit = 9718 
rwq = 0 
CCDLc_limit_alone = 9696 
WTRc_limit_alone = 564 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 3231731 
n_nop = 3176920 
Read = 20702 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 18095 
n_pre = 18079 
n_ref = 3908412411465448049 
n_req = 20709 
total_req = 20728 

Dual Bus Interface Util: 
issued_total_row = 36174 
issued_total_col = 20728 
Row_Bus_Util =  0.011193 
CoL_Bus_Util = 0.006414 
Either_Row_CoL_Bus_Util = 0.016960 
Issued_on_Two_Bus_Simul_Util = 0.000647 
issued_two_Eff = 0.038149 
queue_avg = 0.215412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178150 n_act=17599 n_pre=17583 n_ref_event=3908412411465448049 n_req=20106 n_rd=20098 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02492
n_activity=519166 dram_eff=0.1551
bk0: 1288a 3161252i bk1: 1275a 3159522i bk2: 1249a 3163266i bk3: 1257a 3162613i bk4: 1290a 3162415i bk5: 1279a 3163859i bk6: 1272a 3163250i bk7: 1281a 3163237i bk8: 1291a 3157954i bk9: 1311a 3156754i bk10: 1274a 3160271i bk11: 1186a 3165742i bk12: 1215a 3161791i bk13: 1229a 3162032i bk14: 1193a 3164529i bk15: 1208a 3163986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125286
Row_Buffer_Locality_read = 0.125336
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.586697
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.070227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024915 
total_CMD = 3231731 
util_bw = 80520 
Wasted_Col = 258029 
Wasted_Row = 103560 
Idle = 2789622 

BW Util Bottlenecks: 
RCDc_limit = 348594 
RCDWRc_limit = 71 
WTRc_limit = 513 
RTWc_limit = 211 
CCDLc_limit = 8890 
rwq = 0 
CCDLc_limit_alone = 8868 
WTRc_limit_alone = 497 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 3231731 
n_nop = 3178150 
Read = 20098 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 17599 
n_pre = 17583 
n_ref = 3908412411465448049 
n_req = 20106 
total_req = 20130 

Dual Bus Interface Util: 
issued_total_row = 35182 
issued_total_col = 20130 
Row_Bus_Util =  0.010886 
CoL_Bus_Util = 0.006229 
Either_Row_CoL_Bus_Util = 0.016580 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.032306 
queue_avg = 0.196448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178737 n_act=17388 n_pre=17372 n_ref_event=2891422515659624736 n_req=20015 n_rd=20010 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02479
n_activity=522569 dram_eff=0.1533
bk0: 1251a 3164943i bk1: 1278a 3162173i bk2: 1243a 3164530i bk3: 1259a 3162811i bk4: 1247a 3165216i bk5: 1315a 3161672i bk6: 1274a 3161295i bk7: 1299a 3160428i bk8: 1258a 3159942i bk9: 1271a 3158968i bk10: 1227a 3162864i bk11: 1266a 3160930i bk12: 1214a 3163474i bk13: 1250a 3162706i bk14: 1148a 3166977i bk15: 1210a 3163269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131851
Row_Buffer_Locality_read = 0.131884
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.561437
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.097283
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024792 
total_CMD = 3231731 
util_bw = 80120 
Wasted_Col = 257478 
Wasted_Row = 105277 
Idle = 2788856 

BW Util Bottlenecks: 
RCDc_limit = 345444 
RCDWRc_limit = 59 
WTRc_limit = 293 
RTWc_limit = 318 
CCDLc_limit = 8990 
rwq = 0 
CCDLc_limit_alone = 8960 
WTRc_limit_alone = 275 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 3231731 
n_nop = 3178737 
Read = 20010 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 17388 
n_pre = 17372 
n_ref = 2891422515659624736 
n_req = 20015 
total_req = 20030 

Dual Bus Interface Util: 
issued_total_row = 34760 
issued_total_col = 20030 
Row_Bus_Util =  0.010756 
CoL_Bus_Util = 0.006198 
Either_Row_CoL_Bus_Util = 0.016398 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.033891 
queue_avg = 0.212454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212454
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176662 n_act=18154 n_pre=18138 n_ref_event=2891422515659624736 n_req=20812 n_rd=20804 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02579
n_activity=519395 dram_eff=0.1605
bk0: 1352a 3158101i bk1: 1260a 3163098i bk2: 1362a 3155505i bk3: 1291a 3161668i bk4: 1359a 3158548i bk5: 1328a 3158551i bk6: 1338a 3156529i bk7: 1241a 3164116i bk8: 1303a 3156526i bk9: 1288a 3157998i bk10: 1236a 3162538i bk11: 1275a 3160609i bk12: 1353a 3155429i bk13: 1279a 3160041i bk14: 1283a 3158471i bk15: 1256a 3157863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128243
Row_Buffer_Locality_read = 0.128293
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.692909
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.084007
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025788 
total_CMD = 3231731 
util_bw = 83340 
Wasted_Col = 259086 
Wasted_Row = 100020 
Idle = 2789285 

BW Util Bottlenecks: 
RCDc_limit = 355615 
RCDWRc_limit = 75 
WTRc_limit = 711 
RTWc_limit = 283 
CCDLc_limit = 9928 
rwq = 0 
CCDLc_limit_alone = 9890 
WTRc_limit_alone = 685 
RTWc_limit_alone = 271 

Commands details: 
total_CMD = 3231731 
n_nop = 3176662 
Read = 20804 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 18154 
n_pre = 18138 
n_ref = 2891422515659624736 
n_req = 20812 
total_req = 20835 

Dual Bus Interface Util: 
issued_total_row = 36292 
issued_total_col = 20835 
Row_Bus_Util =  0.011230 
CoL_Bus_Util = 0.006447 
Either_Row_CoL_Bus_Util = 0.017040 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.037371 
queue_avg = 0.207784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180601 n_act=16817 n_pre=16801 n_ref_event=2891422515659624736 n_req=19264 n_rd=19264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02384
n_activity=523110 dram_eff=0.1473
bk0: 1204a 3166786i bk1: 1187a 3167213i bk2: 1196a 3167165i bk3: 1195a 3166851i bk4: 1259a 3164499i bk5: 1209a 3166343i bk6: 1200a 3165936i bk7: 1222a 3166768i bk8: 1221a 3163042i bk9: 1224a 3163370i bk10: 1213a 3164224i bk11: 1207a 3164841i bk12: 1202a 3164994i bk13: 1199a 3162926i bk14: 1162a 3164136i bk15: 1164a 3166248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127699
Row_Buffer_Locality_read = 0.127699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.476867
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023844 
total_CMD = 3231731 
util_bw = 77056 
Wasted_Col = 253847 
Wasted_Row = 109396 
Idle = 2791432 

BW Util Bottlenecks: 
RCDc_limit = 337153 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8305 
rwq = 0 
CCDLc_limit_alone = 8305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3231731 
n_nop = 3180601 
Read = 19264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16817 
n_pre = 16801 
n_ref = 2891422515659624736 
n_req = 19264 
total_req = 19264 

Dual Bus Interface Util: 
issued_total_row = 33618 
issued_total_col = 19264 
Row_Bus_Util =  0.010402 
CoL_Bus_Util = 0.005961 
Either_Row_CoL_Bus_Util = 0.015821 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.034266 
queue_avg = 0.199143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199143
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3173341 n_act=19606 n_pre=19590 n_ref_event=2891422515659624736 n_req=22459 n_rd=22453 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02782
n_activity=523108 dram_eff=0.1719
bk0: 1407a 3149070i bk1: 1396a 3147985i bk2: 1463a 3142371i bk3: 1349a 3151219i bk4: 1479a 3141252i bk5: 1431a 3145365i bk6: 1402a 3149166i bk7: 1374a 3149494i bk8: 1466a 3139357i bk9: 1411a 3143199i bk10: 1422a 3143289i bk11: 1340a 3151341i bk12: 1454a 3139367i bk13: 1339a 3146602i bk14: 1382a 3146600i bk15: 1338a 3149526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127566
Row_Buffer_Locality_read = 0.127600
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.154813
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.078195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027820 
total_CMD = 3231731 
util_bw = 89908 
Wasted_Col = 261661 
Wasted_Row = 94292 
Idle = 2785870 

BW Util Bottlenecks: 
RCDc_limit = 372460 
RCDWRc_limit = 41 
WTRc_limit = 610 
RTWc_limit = 527 
CCDLc_limit = 12380 
rwq = 0 
CCDLc_limit_alone = 12316 
WTRc_limit_alone = 588 
RTWc_limit_alone = 485 

Commands details: 
total_CMD = 3231731 
n_nop = 3173341 
Read = 22453 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 19606 
n_pre = 19590 
n_ref = 2891422515659624736 
n_req = 22459 
total_req = 22477 

Dual Bus Interface Util: 
issued_total_row = 39196 
issued_total_col = 22477 
Row_Bus_Util =  0.012128 
CoL_Bus_Util = 0.006955 
Either_Row_CoL_Bus_Util = 0.018068 
Issued_on_Two_Bus_Simul_Util = 0.001016 
issued_two_Eff = 0.056225 
queue_avg = 0.287048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287048
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180242 n_act=16903 n_pre=16887 n_ref_event=2891422515659624736 n_req=19342 n_rd=19335 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02396
n_activity=517416 dram_eff=0.1497
bk0: 1239a 3166112i bk1: 1154a 3168677i bk2: 1280a 3163724i bk3: 1210a 3167937i bk4: 1240a 3165384i bk5: 1202a 3165969i bk6: 1248a 3164887i bk7: 1231a 3164749i bk8: 1226a 3163827i bk9: 1191a 3164359i bk10: 1237a 3164088i bk11: 1180a 3168119i bk12: 1183a 3166010i bk13: 1162a 3166895i bk14: 1179a 3166865i bk15: 1173a 3165736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126667
Row_Buffer_Locality_read = 0.126713
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.466329
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.090378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023965 
total_CMD = 3231731 
util_bw = 77448 
Wasted_Col = 254183 
Wasted_Row = 107083 
Idle = 2793017 

BW Util Bottlenecks: 
RCDc_limit = 338424 
RCDWRc_limit = 68 
WTRc_limit = 342 
RTWc_limit = 181 
CCDLc_limit = 8482 
rwq = 0 
CCDLc_limit_alone = 8472 
WTRc_limit_alone = 342 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3231731 
n_nop = 3180242 
Read = 19335 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 16903 
n_pre = 16887 
n_ref = 2891422515659624736 
n_req = 19342 
total_req = 19362 

Dual Bus Interface Util: 
issued_total_row = 33790 
issued_total_col = 19362 
Row_Bus_Util =  0.010456 
CoL_Bus_Util = 0.005991 
Either_Row_CoL_Bus_Util = 0.015932 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.032298 
queue_avg = 0.179419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179419
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176800 n_act=18227 n_pre=18211 n_ref_event=2891422515659624736 n_req=20874 n_rd=20868 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02586
n_activity=514685 dram_eff=0.1624
bk0: 1376a 3155718i bk1: 1300a 3159117i bk2: 1321a 3159389i bk3: 1290a 3161093i bk4: 1294a 3159797i bk5: 1276a 3161383i bk6: 1390a 3154819i bk7: 1260a 3161602i bk8: 1349a 3151818i bk9: 1300a 3157044i bk10: 1373a 3152822i bk11: 1307a 3158528i bk12: 1326a 3153301i bk13: 1242a 3159695i bk14: 1267a 3158259i bk15: 1197a 3161007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127431
Row_Buffer_Locality_read = 0.127420
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.748439
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025857 
total_CMD = 3231731 
util_bw = 83564 
Wasted_Col = 258861 
Wasted_Row = 98521 
Idle = 2790785 

BW Util Bottlenecks: 
RCDc_limit = 356414 
RCDWRc_limit = 39 
WTRc_limit = 598 
RTWc_limit = 129 
CCDLc_limit = 10291 
rwq = 0 
CCDLc_limit_alone = 10247 
WTRc_limit_alone = 562 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 3231731 
n_nop = 3176800 
Read = 20868 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 18227 
n_pre = 18211 
n_ref = 2891422515659624736 
n_req = 20874 
total_req = 20891 

Dual Bus Interface Util: 
issued_total_row = 36438 
issued_total_col = 20891 
Row_Bus_Util =  0.011275 
CoL_Bus_Util = 0.006464 
Either_Row_CoL_Bus_Util = 0.016997 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.043655 
queue_avg = 0.219343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219343
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176294 n_act=18533 n_pre=18517 n_ref_event=3544670595274797939 n_req=21257 n_rd=21246 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02635
n_activity=511615 dram_eff=0.1665
bk0: 1298a 3156474i bk1: 1416a 3148998i bk2: 1264a 3160817i bk3: 1353a 3155354i bk4: 1302a 3157875i bk5: 1437a 3148562i bk6: 1290a 3155320i bk7: 1412a 3146403i bk8: 1271a 3154999i bk9: 1429a 3144271i bk10: 1275a 3155937i bk11: 1405a 3147477i bk12: 1215a 3157470i bk13: 1304a 3151009i bk14: 1248a 3156280i bk15: 1327a 3152785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128616
Row_Buffer_Locality_read = 0.128683
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.961527
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.087006
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026351 
total_CMD = 3231731 
util_bw = 85160 
Wasted_Col = 254939 
Wasted_Row = 95542 
Idle = 2796090 

BW Util Bottlenecks: 
RCDc_limit = 356332 
RCDWRc_limit = 81 
WTRc_limit = 1080 
RTWc_limit = 425 
CCDLc_limit = 11225 
rwq = 0 
CCDLc_limit_alone = 11157 
WTRc_limit_alone = 1042 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 3231731 
n_nop = 3176294 
Read = 21246 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 18533 
n_pre = 18517 
n_ref = 3544670595274797939 
n_req = 21257 
total_req = 21290 

Dual Bus Interface Util: 
issued_total_row = 37050 
issued_total_col = 21290 
Row_Bus_Util =  0.011464 
CoL_Bus_Util = 0.006588 
Either_Row_CoL_Bus_Util = 0.017154 
Issued_on_Two_Bus_Simul_Util = 0.000898 
issued_two_Eff = 0.052366 
queue_avg = 0.246510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24651
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178625 n_act=17436 n_pre=17420 n_ref_event=3544670595274797939 n_req=19992 n_rd=19985 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02477
n_activity=514532 dram_eff=0.1556
bk0: 1241a 3164673i bk1: 1265a 3164530i bk2: 1225a 3165922i bk3: 1269a 3165700i bk4: 1282a 3163413i bk5: 1234a 3166203i bk6: 1267a 3161976i bk7: 1272a 3162131i bk8: 1273a 3160227i bk9: 1236a 3162090i bk10: 1303a 3160007i bk11: 1256a 3162889i bk12: 1275a 3158782i bk13: 1200a 3162523i bk14: 1207a 3164703i bk15: 1180a 3166181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128451
Row_Buffer_Locality_read = 0.128496
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.552210
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.072129
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024771 
total_CMD = 3231731 
util_bw = 80052 
Wasted_Col = 257384 
Wasted_Row = 102768 
Idle = 2791527 

BW Util Bottlenecks: 
RCDc_limit = 346763 
RCDWRc_limit = 73 
WTRc_limit = 456 
RTWc_limit = 169 
CCDLc_limit = 8942 
rwq = 0 
CCDLc_limit_alone = 8918 
WTRc_limit_alone = 444 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 3231731 
n_nop = 3178625 
Read = 19985 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17436 
n_pre = 17420 
n_ref = 3544670595274797939 
n_req = 19992 
total_req = 20013 

Dual Bus Interface Util: 
issued_total_row = 34856 
issued_total_col = 20013 
Row_Bus_Util =  0.010786 
CoL_Bus_Util = 0.006193 
Either_Row_CoL_Bus_Util = 0.016433 
Issued_on_Two_Bus_Simul_Util = 0.000546 
issued_two_Eff = 0.033198 
queue_avg = 0.186001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186001
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180550 n_act=16715 n_pre=16699 n_ref_event=3544670595274797939 n_req=19177 n_rd=19173 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02375
n_activity=522939 dram_eff=0.1468
bk0: 1252a 3166261i bk1: 1232a 3165839i bk2: 1214a 3167251i bk3: 1191a 3169593i bk4: 1234a 3166970i bk5: 1150a 3172255i bk6: 1265a 3162654i bk7: 1135a 3170078i bk8: 1247a 3162947i bk9: 1178a 3166563i bk10: 1232a 3163598i bk11: 1173a 3168629i bk12: 1218a 3164572i bk13: 1102a 3170482i bk14: 1216a 3166443i bk15: 1134a 3171488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128852
Row_Buffer_Locality_read = 0.128879
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.397510
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023751 
total_CMD = 3231731 
util_bw = 76756 
Wasted_Col = 255048 
Wasted_Row = 110252 
Idle = 2789675 

BW Util Bottlenecks: 
RCDc_limit = 336453 
RCDWRc_limit = 46 
WTRc_limit = 192 
RTWc_limit = 89 
CCDLc_limit = 8125 
rwq = 0 
CCDLc_limit_alone = 8117 
WTRc_limit_alone = 192 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 3231731 
n_nop = 3180550 
Read = 19173 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16715 
n_pre = 16699 
n_ref = 3544670595274797939 
n_req = 19177 
total_req = 19189 

Dual Bus Interface Util: 
issued_total_row = 33414 
issued_total_col = 19189 
Row_Bus_Util =  0.010339 
CoL_Bus_Util = 0.005938 
Either_Row_CoL_Bus_Util = 0.015837 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.027784 
queue_avg = 0.180750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95374, Miss = 9847, Miss_rate = 0.103, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 96598, Miss = 9530, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 97736, Miss = 10263, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 95396, Miss = 10444, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95661, Miss = 10072, Miss_rate = 0.105, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 95812, Miss = 10028, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 96583, Miss = 9862, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 98567, Miss = 10151, Miss_rate = 0.103, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 97785, Miss = 10594, Miss_rate = 0.108, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 98187, Miss = 10218, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97266, Miss = 9657, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 94408, Miss = 9607, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 94514, Miss = 11477, Miss_rate = 0.121, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 97054, Miss = 10982, Miss_rate = 0.113, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 96740, Miss = 9838, Miss_rate = 0.102, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 95330, Miss = 9504, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 97034, Miss = 10699, Miss_rate = 0.110, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[17]: Access = 96440, Miss = 10172, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 96210, Miss = 10167, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 96040, Miss = 11090, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96682, Miss = 10073, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 95205, Miss = 9914, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 95430, Miss = 9878, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95012, Miss = 9295, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2311064
L2_total_cache_misses = 243362
L2_total_cache_miss_rate = 0.1053
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2057658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2301037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10027
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2311064
icnt_total_pkts_simt_to_mem=2311064
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2311064
Req_Network_cycles = 1260196
Req_Network_injected_packets_per_cycle =       1.8339 
Req_Network_conflicts_per_cycle =       1.3973
Req_Network_conflicts_per_cycle_util =       8.2020
Req_Bank_Level_Parallism =      10.7647
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.5339
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1182

Reply_Network_injected_packets_num = 2311064
Reply_Network_cycles = 1260196
Reply_Network_injected_packets_per_cycle =        1.8339
Reply_Network_conflicts_per_cycle =        0.8103
Reply_Network_conflicts_per_cycle_util =       4.7598
Reply_Bank_Level_Parallism =      10.7728
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2130
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0611
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 44 sec (3704 sec)
gpgpu_simulation_rate = 6672 (inst/sec)
gpgpu_simulation_rate = 340 (cycle/sec)
gpgpu_silicon_slowdown = 4014705x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffdc7d772c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d7720..

GPGPU-Sim PTX: cudaLaunch for 0x0x563c7d8f404a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 7049
gpu_sim_insn = 668131
gpu_ipc =      94.7838
gpu_tot_sim_cycle = 1267245
gpu_tot_sim_insn = 25382206
gpu_tot_ipc =      20.0294
gpu_tot_issued_cta = 180
gpu_occupancy = 64.6585% 
gpu_tot_occupancy = 39.4763% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5189
partiton_level_parallism_total  =       1.8377
partiton_level_parallism_util =      11.3602
partiton_level_parallism_util_total  =      10.7690
L2_BW  =     110.0272 GB/Sec
L2_BW_total  =      80.2709 GB/Sec
gpu_total_sim_rate=6810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 146060, Miss = 83729, Miss_rate = 0.573, Pending_hits = 2303, Reservation_fails = 135354
	L1D_cache_core[1]: Access = 129070, Miss = 76400, Miss_rate = 0.592, Pending_hits = 2532, Reservation_fails = 117561
	L1D_cache_core[2]: Access = 129105, Miss = 75196, Miss_rate = 0.582, Pending_hits = 2497, Reservation_fails = 119692
	L1D_cache_core[3]: Access = 143247, Miss = 82032, Miss_rate = 0.573, Pending_hits = 2705, Reservation_fails = 137313
	L1D_cache_core[4]: Access = 129533, Miss = 76246, Miss_rate = 0.589, Pending_hits = 2586, Reservation_fails = 117241
	L1D_cache_core[5]: Access = 135022, Miss = 78608, Miss_rate = 0.582, Pending_hits = 2661, Reservation_fails = 137024
	L1D_cache_core[6]: Access = 134759, Miss = 77976, Miss_rate = 0.579, Pending_hits = 2798, Reservation_fails = 128101
	L1D_cache_core[7]: Access = 131351, Miss = 74429, Miss_rate = 0.567, Pending_hits = 2529, Reservation_fails = 118896
	L1D_cache_core[8]: Access = 140064, Miss = 80351, Miss_rate = 0.574, Pending_hits = 2891, Reservation_fails = 135030
	L1D_cache_core[9]: Access = 125528, Miss = 71774, Miss_rate = 0.572, Pending_hits = 2578, Reservation_fails = 122562
	L1D_cache_core[10]: Access = 140094, Miss = 77809, Miss_rate = 0.555, Pending_hits = 2616, Reservation_fails = 127671
	L1D_cache_core[11]: Access = 141803, Miss = 81990, Miss_rate = 0.578, Pending_hits = 2924, Reservation_fails = 146107
	L1D_cache_core[12]: Access = 134365, Miss = 75368, Miss_rate = 0.561, Pending_hits = 2509, Reservation_fails = 127034
	L1D_cache_core[13]: Access = 130581, Miss = 75432, Miss_rate = 0.578, Pending_hits = 2622, Reservation_fails = 138720
	L1D_cache_core[14]: Access = 141914, Miss = 81917, Miss_rate = 0.577, Pending_hits = 2874, Reservation_fails = 154560
	L1D_cache_core[15]: Access = 134270, Miss = 75823, Miss_rate = 0.565, Pending_hits = 2713, Reservation_fails = 130844
	L1D_cache_core[16]: Access = 139661, Miss = 78321, Miss_rate = 0.561, Pending_hits = 2753, Reservation_fails = 142162
	L1D_cache_core[17]: Access = 135051, Miss = 75597, Miss_rate = 0.560, Pending_hits = 2710, Reservation_fails = 137513
	L1D_cache_core[18]: Access = 145230, Miss = 83690, Miss_rate = 0.576, Pending_hits = 2878, Reservation_fails = 162611
	L1D_cache_core[19]: Access = 140793, Miss = 80104, Miss_rate = 0.569, Pending_hits = 2766, Reservation_fails = 151233
	L1D_cache_core[20]: Access = 135280, Miss = 76938, Miss_rate = 0.569, Pending_hits = 2667, Reservation_fails = 139296
	L1D_cache_core[21]: Access = 130479, Miss = 74777, Miss_rate = 0.573, Pending_hits = 2783, Reservation_fails = 142547
	L1D_cache_core[22]: Access = 137359, Miss = 77466, Miss_rate = 0.564, Pending_hits = 2640, Reservation_fails = 142580
	L1D_cache_core[23]: Access = 126989, Miss = 72225, Miss_rate = 0.569, Pending_hits = 2691, Reservation_fails = 140454
	L1D_cache_core[24]: Access = 132615, Miss = 73861, Miss_rate = 0.557, Pending_hits = 2641, Reservation_fails = 134242
	L1D_cache_core[25]: Access = 136808, Miss = 76678, Miss_rate = 0.560, Pending_hits = 2709, Reservation_fails = 136191
	L1D_cache_core[26]: Access = 142144, Miss = 78854, Miss_rate = 0.555, Pending_hits = 2954, Reservation_fails = 147651
	L1D_cache_core[27]: Access = 145164, Miss = 79066, Miss_rate = 0.545, Pending_hits = 2723, Reservation_fails = 150270
	L1D_cache_core[28]: Access = 144223, Miss = 77818, Miss_rate = 0.540, Pending_hits = 2697, Reservation_fails = 139095
	L1D_cache_core[29]: Access = 110221, Miss = 60771, Miss_rate = 0.551, Pending_hits = 2300, Reservation_fails = 86810
	L1D_total_cache_accesses = 4068783
	L1D_total_cache_misses = 2311246
	L1D_total_cache_miss_rate = 0.5680
	L1D_total_cache_pending_hits = 80250
	L1D_total_cache_reservation_fails = 4046365
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1659713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 80250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1856859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4045981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 454348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 80250
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4051170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17613

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 201736
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3844245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 180, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3934, 7325, 4010, 5896, 2379, 5295, 11011, 1947, 5181, 4408, 9200, 4528, 5725, 3572, 7223, 5903, 7821, 3021, 18073, 4643, 5968, 3450, 3321, 3921, 
gpgpu_n_tot_thrd_icount = 111380512
gpgpu_n_tot_w_icount = 3480641
gpgpu_n_stall_shd_mem = 2228535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2311207
gpgpu_n_mem_write_global = 17613
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5259979
gpgpu_n_store_insn = 92743
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 161280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2124646
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 103889
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78825	W0_Idle:12995326	W0_Scoreboard:31818560	W1:1058651	W2:383302	W3:249545	W4:185555	W5:149258	W6:116645	W7:106454	W8:98389	W9:85370	W10:74644	W11:70653	W12:61118	W13:63110	W14:59438	W15:49853	W16:51999	W17:49459	W18:45062	W19:41569	W20:43481	W21:43118	W22:42934	W23:40128	W24:39908	W25:37092	W26:37293	W27:37537	W28:35615	W29:30522	W30:27706	W31:19611	W32:45622
single_issue_nums: WS0:912077	WS1:855494	WS2:865818	WS3:847252	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18489656 {8:2311207,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 704520 {40:17613,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92448280 {40:2311207,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 140904 {8:17613,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 439 
avg_icnt2mem_latency = 220 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:192052 	2755 	5359 	11430 	12304 	6466 	4547 	5430 	3010 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	387600 	1314006 	616430 	9954 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	505679 	154622 	576782 	1076761 	14903 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1195906 	750258 	325214 	54482 	2856 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	521 	679 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         7         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         6         4         6         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         7         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         4         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         7         5         5         7         7         6 
maximum service time to same row:
dram[0]:     84643     86069     39645     43527    156074    165557     71138     75196     54291     50655    108985    107981    101081     99727     60299     17256 
dram[1]:     87708     90562     46493     50743    167180    198422     77226     94666     48539     44848    110543    112179    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     10037     20786    114765    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     20627    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     24792    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    124714    127353     27349     25632    175037    175551    116881    151602     90150     90557 
dram[6]:    162718    164470    132747     28200     34691     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    162029     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     22904     43224    149481    152308     55426     58224     31124     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     80928     82417     38008     40043    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.163303  1.171429  1.178672  1.174294  1.196445  1.202742  1.153052  1.127341  1.111111  1.128397  1.142726  1.122115  1.112141  1.135289  1.117994  1.100678 
dram[1]:  1.168937  1.153444  1.161860  1.178473  1.170664  1.168717  1.161150  1.169957  1.111301  1.123077  1.122414  1.139456  1.136684  1.137566  1.118124  1.111213 
dram[2]:  1.159030  1.146451  1.169476  1.170391  1.190037  1.185357  1.176688  1.174152  1.090372  1.111017  1.118525  1.142582  1.106460  1.112014  1.129735  1.119334 
dram[3]:  1.177799  1.186284  1.192898  1.173346  1.197887  1.207530  1.169881  1.180909  1.105448  1.102342  1.122598  1.125333  1.118349  1.146654  1.117819  1.116236 
dram[4]:  1.205699  1.193945  1.166096  1.181153  1.193152  1.176262  1.160451  1.167451  1.094958  1.103685  1.114518  1.135352  1.132721  1.140946  1.113518  1.085566 
dram[5]:  1.167798  1.155794  1.181818  1.191426  1.210577  1.182975  1.173020  1.173871  1.108992  1.106691  1.137899  1.125933  1.110906  1.096981  1.105614  1.125725 
dram[6]:  1.150327  1.171980  1.170400  1.171007  1.165485  1.176809  1.171261  1.161454  1.116527  1.109277  1.126783  1.157168  1.127033  1.102058  1.134537  1.134632 
dram[7]:  1.171077  1.162135  1.188487  1.177043  1.182078  1.162476  1.163094  1.163516  1.115560  1.098709  1.134862  1.140097  1.120414  1.109212  1.118371  1.123563 
dram[8]:  1.172619  1.161752  1.176313  1.174863  1.175295  1.177122  1.195185  1.178672  1.105738  1.132404  1.144167  1.142483  1.105482  1.095782  1.113257  1.098165 
dram[9]:  1.185388  1.199156  1.180205  1.155423  1.184713  1.175941  1.152815  1.146104  1.113935  1.116406  1.141450  1.133065  1.111111  1.106419  1.137398  1.133106 
dram[10]:  1.170755  1.187617  1.173372  1.182665  1.173993  1.185399  1.150772  1.170193  1.128546  1.132906  1.149030  1.138713  1.094791  1.100273  1.114497  1.120379 
dram[11]:  1.161410  1.158984  1.161723  1.172244  1.189971  1.199166  1.155251  1.171311  1.126468  1.120837  1.108911  1.124640  1.111717  1.125000  1.156844  1.137412 
average row locality = 243452/212278 = 1.146855
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1267      1188      1260      1206      1279      1228      1228      1204      1240      1204      1241      1167      1199      1198      1137      1136 
dram[1]:      1286      1321      1249      1281      1269      1330      1333      1363      1298      1314      1302      1340      1288      1289      1239      1208 
dram[2]:      1288      1275      1249      1257      1290      1279      1272      1281      1291      1311      1274      1186      1215      1229      1193      1208 
dram[3]:      1251      1278      1243      1259      1247      1315      1274      1299      1258      1271      1227      1266      1218      1250      1148      1210 
dram[4]:      1352      1260      1362      1291      1359      1328      1338      1241      1303      1288      1236      1275      1355      1279      1283      1256 
dram[5]:      1204      1187      1196      1195      1259      1209      1200      1222      1221      1224      1213      1207      1202      1199      1162      1164 
dram[6]:      1407      1396      1463      1349      1479      1431      1402      1374      1466      1411      1422      1340      1454      1339      1382      1338 
dram[7]:      1239      1154      1280      1210      1240      1202      1248      1231      1226      1191      1237      1180      1188      1166      1179      1173 
dram[8]:      1376      1300      1321      1290      1294      1276      1390      1260      1349      1300      1373      1307      1330      1246      1267      1197 
dram[9]:      1298      1416      1264      1353      1302      1437      1290      1412      1271      1429      1275      1405      1219      1308      1248      1327 
dram[10]:      1241      1265      1225      1269      1282      1234      1267      1272      1273      1236      1303      1256      1280      1205      1207      1180 
dram[11]:      1252      1232      1214      1191      1234      1150      1265      1135      1247      1178      1232      1173      1222      1106      1216      1134 
total dram reads = 243377
bank skew: 1479/1106 = 1.34
chip skew: 22453/19181 = 1.17
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         4         5         0         4 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         4         8         0         8 
dram[3]:         4         8         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         0         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         4         0         4         8 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11         8         8         0 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         4         0 
dram[9]:         0        20         0         0         0         0         0         0         0         0         0         0         4         8         8         4 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         8         4         4         0 
total dram writes = 292
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4467      4665      2302      2522      2245      2396      2502      2477      2426      2636      2501      2698      6733      6748     11787     11883
dram[1]:       4546      4229      2486      2475      2411      2254      2169      2199      2502      2478      2464      2346      6585      6414     10729     10616
dram[2]:       4228      4492      2479      2433      2371      2377      2443      2363      2451      2206      2437      2645      6975      6648     10912     11007
dram[3]:       4439      4442      2485      2569      2375      2197      2446      2426      2388      2476      2455      2448      6622      6848     12053     11416
dram[4]:       4339      4396      2452      2553      2207      2210      2333      2499      2361      2387      2528      2530      5954      6533     10646     11104
dram[5]:       5070      4507      2547      2499      2311      2488      2520      2351      2546      2529      2536      2510      6958      6930     11475     11344
dram[6]:       3508      3618      2187      2320      2149      2299      2025      2167      2206      2352      2200      2425      5852      6463      9654     10243
dram[7]:       4380      4671      2386      2393      2566      2475      2431      2365      2719      2636      2607      2582      6976      7252     11138     10977
dram[8]:       3814      4091      2214      2369      2354      2425      2223      2632      2204      2489      2313      2474      6639      6811     10896     11145
dram[9]:       4093      3717      2408      2129      2384      2175      2472      2194      2614      2357      2455      2333      7151      6780     10123      9664
dram[10]:       4250      4287      2297      2150      2366      2370      2344      2289      2633      2670      2553      2570      6968      6914     10759     10867
dram[11]:       4041      4152      2261      2349      2456      2538      2425      2635      2716      2703      2591      2565      7012      7659     10770     11569
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198025 n_act=16929 n_pre=16913 n_ref_event=4572360550251980812 n_req=19388 n_rd=19382 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02388
n_activity=521684 dram_eff=0.1488
bk0: 1267a 3180668i bk1: 1188a 3186472i bk2: 1260a 3182719i bk3: 1206a 3185199i bk4: 1279a 3181427i bk5: 1228a 3185100i bk6: 1228a 3183253i bk7: 1204a 3183471i bk8: 1240a 3179767i bk9: 1204a 3182916i bk10: 1241a 3181374i bk11: 1167a 3185284i bk12: 1199a 3182675i bk13: 1198a 3183617i bk14: 1137a 3187043i bk15: 1136a 3185372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127347
Row_Buffer_Locality_read = 0.127386
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.455031
Bank_Level_Parallism_Col = 1.633333
Bank_Level_Parallism_Ready = 1.084165
write_to_read_ratio_blp_rw_average = 0.000608
GrpLevelPara = 1.305068 

BW Util details:
bwutil = 0.023882 
total_CMD = 3249806 
util_bw = 77612 
Wasted_Col = 257168 
Wasted_Row = 108464 
Idle = 2806562 

BW Util Bottlenecks: 
RCDc_limit = 340639 
RCDWRc_limit = 64 
WTRc_limit = 203 
RTWc_limit = 160 
CCDLc_limit = 8238 
rwq = 0 
CCDLc_limit_alone = 8218 
WTRc_limit_alone = 185 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 3249806 
n_nop = 3198025 
Read = 19382 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 16929 
n_pre = 16913 
n_ref = 4572360550251980812 
n_req = 19388 
total_req = 19403 

Dual Bus Interface Util: 
issued_total_row = 33842 
issued_total_col = 19403 
Row_Bus_Util =  0.010414 
CoL_Bus_Util = 0.005971 
Either_Row_CoL_Bus_Util = 0.015934 
Issued_on_Two_Bus_Simul_Util = 0.000450 
issued_two_Eff = 0.028273 
queue_avg = 0.196010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.19601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194983 n_act=18097 n_pre=18081 n_ref_event=3908412411465448049 n_req=20717 n_rd=20710 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02552
n_activity=526922 dram_eff=0.1574
bk0: 1286a 3180325i bk1: 1321a 3176212i bk2: 1249a 3180093i bk3: 1281a 3179435i bk4: 1269a 3179442i bk5: 1330a 3175085i bk6: 1333a 3175959i bk7: 1363a 3173940i bk8: 1298a 3175030i bk9: 1314a 3173071i bk10: 1302a 3176382i bk11: 1340a 3172306i bk12: 1288a 3176537i bk13: 1289a 3175308i bk14: 1239a 3178905i bk15: 1208a 3179710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127094
Row_Buffer_Locality_read = 0.127137
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.674927
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.076787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025523 
total_CMD = 3249806 
util_bw = 82944 
Wasted_Col = 260540 
Wasted_Row = 104733 
Idle = 2801589 

BW Util Bottlenecks: 
RCDc_limit = 355595 
RCDWRc_limit = 60 
WTRc_limit = 576 
RTWc_limit = 172 
CCDLc_limit = 9730 
rwq = 0 
CCDLc_limit_alone = 9708 
WTRc_limit_alone = 564 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 3249806 
n_nop = 3194983 
Read = 20710 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 18097 
n_pre = 18081 
n_ref = 3908412411465448049 
n_req = 20717 
total_req = 20736 

Dual Bus Interface Util: 
issued_total_row = 36178 
issued_total_col = 20736 
Row_Bus_Util =  0.011132 
CoL_Bus_Util = 0.006381 
Either_Row_CoL_Bus_Util = 0.016870 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.038141 
queue_avg = 0.214272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214272
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196225 n_act=17599 n_pre=17583 n_ref_event=3908412411465448049 n_req=20106 n_rd=20098 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02478
n_activity=519166 dram_eff=0.1551
bk0: 1288a 3179327i bk1: 1275a 3177597i bk2: 1249a 3181341i bk3: 1257a 3180688i bk4: 1290a 3180490i bk5: 1279a 3181934i bk6: 1272a 3181325i bk7: 1281a 3181312i bk8: 1291a 3176029i bk9: 1311a 3174829i bk10: 1274a 3178346i bk11: 1186a 3183817i bk12: 1215a 3179866i bk13: 1229a 3180107i bk14: 1193a 3182604i bk15: 1208a 3182061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125286
Row_Buffer_Locality_read = 0.125336
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.586697
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.070227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024777 
total_CMD = 3249806 
util_bw = 80520 
Wasted_Col = 258029 
Wasted_Row = 103560 
Idle = 2807697 

BW Util Bottlenecks: 
RCDc_limit = 348594 
RCDWRc_limit = 71 
WTRc_limit = 513 
RTWc_limit = 211 
CCDLc_limit = 8890 
rwq = 0 
CCDLc_limit_alone = 8868 
WTRc_limit_alone = 497 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 3249806 
n_nop = 3196225 
Read = 20098 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 17599 
n_pre = 17583 
n_ref = 3908412411465448049 
n_req = 20106 
total_req = 20130 

Dual Bus Interface Util: 
issued_total_row = 35182 
issued_total_col = 20130 
Row_Bus_Util =  0.010826 
CoL_Bus_Util = 0.006194 
Either_Row_CoL_Bus_Util = 0.016487 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.032306 
queue_avg = 0.195355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196806 n_act=17389 n_pre=17373 n_ref_event=2891422515659624736 n_req=20019 n_rd=20014 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02466
n_activity=522671 dram_eff=0.1533
bk0: 1251a 3183017i bk1: 1278a 3180247i bk2: 1243a 3182605i bk3: 1259a 3180886i bk4: 1247a 3183291i bk5: 1315a 3179747i bk6: 1274a 3179370i bk7: 1299a 3178503i bk8: 1258a 3178018i bk9: 1271a 3177044i bk10: 1227a 3180940i bk11: 1266a 3179006i bk12: 1218a 3181486i bk13: 1250a 3180780i bk14: 1148a 3185051i bk15: 1210a 3181343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131975
Row_Buffer_Locality_read = 0.132008
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.561197
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.097265
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024659 
total_CMD = 3249806 
util_bw = 80136 
Wasted_Col = 257508 
Wasted_Row = 105301 
Idle = 2806861 

BW Util Bottlenecks: 
RCDc_limit = 345468 
RCDWRc_limit = 59 
WTRc_limit = 293 
RTWc_limit = 318 
CCDLc_limit = 8996 
rwq = 0 
CCDLc_limit_alone = 8966 
WTRc_limit_alone = 275 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 3249806 
n_nop = 3196806 
Read = 20014 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 17389 
n_pre = 17373 
n_ref = 2891422515659624736 
n_req = 20019 
total_req = 20034 

Dual Bus Interface Util: 
issued_total_row = 34762 
issued_total_col = 20034 
Row_Bus_Util =  0.010697 
CoL_Bus_Util = 0.006165 
Either_Row_CoL_Bus_Util = 0.016309 
Issued_on_Two_Bus_Simul_Util = 0.000553 
issued_two_Eff = 0.033887 
queue_avg = 0.211293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194733 n_act=18155 n_pre=18139 n_ref_event=2891422515659624736 n_req=20814 n_rd=20806 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02565
n_activity=519497 dram_eff=0.1604
bk0: 1352a 3176175i bk1: 1260a 3181172i bk2: 1362a 3173580i bk3: 1291a 3179743i bk4: 1359a 3176623i bk5: 1328a 3176626i bk6: 1338a 3174604i bk7: 1241a 3182191i bk8: 1303a 3174602i bk9: 1288a 3176074i bk10: 1236a 3180614i bk11: 1275a 3178685i bk12: 1355a 3173456i bk13: 1279a 3178115i bk14: 1283a 3176545i bk15: 1256a 3175937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128279
Row_Buffer_Locality_read = 0.128328
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.692714
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.084000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025647 
total_CMD = 3249806 
util_bw = 83348 
Wasted_Col = 259110 
Wasted_Row = 100044 
Idle = 2807304 

BW Util Bottlenecks: 
RCDc_limit = 355639 
RCDWRc_limit = 75 
WTRc_limit = 711 
RTWc_limit = 283 
CCDLc_limit = 9928 
rwq = 0 
CCDLc_limit_alone = 9890 
WTRc_limit_alone = 685 
RTWc_limit_alone = 271 

Commands details: 
total_CMD = 3249806 
n_nop = 3194733 
Read = 20806 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 18155 
n_pre = 18139 
n_ref = 2891422515659624736 
n_req = 20814 
total_req = 20837 

Dual Bus Interface Util: 
issued_total_row = 36294 
issued_total_col = 20837 
Row_Bus_Util =  0.011168 
CoL_Bus_Util = 0.006412 
Either_Row_CoL_Bus_Util = 0.016947 
Issued_on_Two_Bus_Simul_Util = 0.000633 
issued_two_Eff = 0.037369 
queue_avg = 0.206628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198676 n_act=16817 n_pre=16801 n_ref_event=2891422515659624736 n_req=19264 n_rd=19264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02371
n_activity=523110 dram_eff=0.1473
bk0: 1204a 3184861i bk1: 1187a 3185288i bk2: 1196a 3185240i bk3: 1195a 3184926i bk4: 1259a 3182574i bk5: 1209a 3184418i bk6: 1200a 3184011i bk7: 1222a 3184843i bk8: 1221a 3181117i bk9: 1224a 3181445i bk10: 1213a 3182299i bk11: 1207a 3182916i bk12: 1202a 3183069i bk13: 1199a 3181001i bk14: 1162a 3182211i bk15: 1164a 3184323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127699
Row_Buffer_Locality_read = 0.127699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.476867
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023711 
total_CMD = 3249806 
util_bw = 77056 
Wasted_Col = 253847 
Wasted_Row = 109396 
Idle = 2809507 

BW Util Bottlenecks: 
RCDc_limit = 337153 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8305 
rwq = 0 
CCDLc_limit_alone = 8305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3249806 
n_nop = 3198676 
Read = 19264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16817 
n_pre = 16801 
n_ref = 2891422515659624736 
n_req = 19264 
total_req = 19264 

Dual Bus Interface Util: 
issued_total_row = 33618 
issued_total_col = 19264 
Row_Bus_Util =  0.010345 
CoL_Bus_Util = 0.005928 
Either_Row_CoL_Bus_Util = 0.015733 
Issued_on_Two_Bus_Simul_Util = 0.000539 
issued_two_Eff = 0.034266 
queue_avg = 0.198035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198035
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3191416 n_act=19606 n_pre=19590 n_ref_event=2891422515659624736 n_req=22459 n_rd=22453 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02767
n_activity=523108 dram_eff=0.1719
bk0: 1407a 3167145i bk1: 1396a 3166060i bk2: 1463a 3160446i bk3: 1349a 3169294i bk4: 1479a 3159327i bk5: 1431a 3163440i bk6: 1402a 3167241i bk7: 1374a 3167569i bk8: 1466a 3157432i bk9: 1411a 3161274i bk10: 1422a 3161364i bk11: 1340a 3169416i bk12: 1454a 3157442i bk13: 1339a 3164677i bk14: 1382a 3164675i bk15: 1338a 3167601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127566
Row_Buffer_Locality_read = 0.127600
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.154813
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.078195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027666 
total_CMD = 3249806 
util_bw = 89908 
Wasted_Col = 261661 
Wasted_Row = 94292 
Idle = 2803945 

BW Util Bottlenecks: 
RCDc_limit = 372460 
RCDWRc_limit = 41 
WTRc_limit = 610 
RTWc_limit = 527 
CCDLc_limit = 12380 
rwq = 0 
CCDLc_limit_alone = 12316 
WTRc_limit_alone = 588 
RTWc_limit_alone = 485 

Commands details: 
total_CMD = 3249806 
n_nop = 3191416 
Read = 22453 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 19606 
n_pre = 19590 
n_ref = 2891422515659624736 
n_req = 22459 
total_req = 22477 

Dual Bus Interface Util: 
issued_total_row = 39196 
issued_total_col = 22477 
Row_Bus_Util =  0.012061 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.017967 
Issued_on_Two_Bus_Simul_Util = 0.001010 
issued_two_Eff = 0.056225 
queue_avg = 0.285452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285452
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198304 n_act=16905 n_pre=16889 n_ref_event=2891422515659624736 n_req=19351 n_rd=19344 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02384
n_activity=517561 dram_eff=0.1497
bk0: 1239a 3184186i bk1: 1154a 3186751i bk2: 1280a 3181799i bk3: 1210a 3186012i bk4: 1240a 3183459i bk5: 1202a 3184044i bk6: 1248a 3182962i bk7: 1231a 3182824i bk8: 1226a 3181902i bk9: 1191a 3182434i bk10: 1237a 3182165i bk11: 1180a 3186196i bk12: 1188a 3184017i bk13: 1166a 3184905i bk14: 1179a 3184938i bk15: 1173a 3183809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126970
Row_Buffer_Locality_read = 0.127016
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.466026
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.090338
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023843 
total_CMD = 3249806 
util_bw = 77484 
Wasted_Col = 254236 
Wasted_Row = 107107 
Idle = 2810979 

BW Util Bottlenecks: 
RCDc_limit = 338465 
RCDWRc_limit = 68 
WTRc_limit = 342 
RTWc_limit = 181 
CCDLc_limit = 8496 
rwq = 0 
CCDLc_limit_alone = 8486 
WTRc_limit_alone = 342 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3249806 
n_nop = 3198304 
Read = 19344 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 16905 
n_pre = 16889 
n_ref = 2891422515659624736 
n_req = 19351 
total_req = 19371 

Dual Bus Interface Util: 
issued_total_row = 33794 
issued_total_col = 19371 
Row_Bus_Util =  0.010399 
CoL_Bus_Util = 0.005961 
Either_Row_CoL_Bus_Util = 0.015848 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.032290 
queue_avg = 0.178501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194863 n_act=18229 n_pre=18213 n_ref_event=2891422515659624736 n_req=20882 n_rd=20876 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02572
n_activity=514815 dram_eff=0.1624
bk0: 1376a 3173793i bk1: 1300a 3177192i bk2: 1321a 3177464i bk3: 1290a 3179168i bk4: 1294a 3177872i bk5: 1276a 3179458i bk6: 1390a 3172894i bk7: 1260a 3179677i bk8: 1349a 3169893i bk9: 1300a 3175119i bk10: 1373a 3170897i bk11: 1307a 3176603i bk12: 1330a 3171313i bk13: 1246a 3177706i bk14: 1267a 3176333i bk15: 1197a 3179082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127670
Row_Buffer_Locality_read = 0.127659
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.748146
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086187
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025723 
total_CMD = 3249806 
util_bw = 83596 
Wasted_Col = 258903 
Wasted_Row = 98545 
Idle = 2808762 

BW Util Bottlenecks: 
RCDc_limit = 356450 
RCDWRc_limit = 39 
WTRc_limit = 598 
RTWc_limit = 129 
CCDLc_limit = 10303 
rwq = 0 
CCDLc_limit_alone = 10259 
WTRc_limit_alone = 562 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 3249806 
n_nop = 3194863 
Read = 20876 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 18229 
n_pre = 18213 
n_ref = 2891422515659624736 
n_req = 20882 
total_req = 20899 

Dual Bus Interface Util: 
issued_total_row = 36442 
issued_total_col = 20899 
Row_Bus_Util =  0.011214 
CoL_Bus_Util = 0.006431 
Either_Row_CoL_Bus_Util = 0.016907 
Issued_on_Two_Bus_Simul_Util = 0.000738 
issued_two_Eff = 0.043645 
queue_avg = 0.218194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194357 n_act=18535 n_pre=18519 n_ref_event=3544670595274797939 n_req=21265 n_rd=21254 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02621
n_activity=511735 dram_eff=0.1665
bk0: 1298a 3174548i bk1: 1416a 3167072i bk2: 1264a 3178892i bk3: 1353a 3173429i bk4: 1302a 3175950i bk5: 1437a 3166637i bk6: 1290a 3173395i bk7: 1412a 3164478i bk8: 1271a 3173075i bk9: 1429a 3162347i bk10: 1275a 3174013i bk11: 1405a 3165553i bk12: 1219a 3175482i bk13: 1308a 3169016i bk14: 1248a 3174353i bk15: 1327a 3170859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128850
Row_Buffer_Locality_read = 0.128917
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.961233
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.087020
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026214 
total_CMD = 3249806 
util_bw = 85192 
Wasted_Col = 254975 
Wasted_Row = 95566 
Idle = 2814073 

BW Util Bottlenecks: 
RCDc_limit = 356368 
RCDWRc_limit = 81 
WTRc_limit = 1080 
RTWc_limit = 425 
CCDLc_limit = 11237 
rwq = 0 
CCDLc_limit_alone = 11169 
WTRc_limit_alone = 1042 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 3249806 
n_nop = 3194357 
Read = 21254 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 18535 
n_pre = 18519 
n_ref = 3544670595274797939 
n_req = 21265 
total_req = 21298 

Dual Bus Interface Util: 
issued_total_row = 37054 
issued_total_col = 21298 
Row_Bus_Util =  0.011402 
CoL_Bus_Util = 0.006554 
Either_Row_CoL_Bus_Util = 0.017062 
Issued_on_Two_Bus_Simul_Util = 0.000893 
issued_two_Eff = 0.052354 
queue_avg = 0.245219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245219
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196686 n_act=17438 n_pre=17422 n_ref_event=3544670595274797939 n_req=20002 n_rd=19995 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02465
n_activity=514805 dram_eff=0.1556
bk0: 1241a 3182748i bk1: 1265a 3182605i bk2: 1225a 3183997i bk3: 1269a 3183775i bk4: 1282a 3181488i bk5: 1234a 3184278i bk6: 1267a 3180051i bk7: 1272a 3180206i bk8: 1273a 3178302i bk9: 1236a 3180165i bk10: 1303a 3178082i bk11: 1256a 3180965i bk12: 1280a 3176810i bk13: 1205a 3180543i bk14: 1207a 3182775i bk15: 1180a 3184255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128787
Row_Buffer_Locality_read = 0.128832
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.551814
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.072095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024645 
total_CMD = 3249806 
util_bw = 80092 
Wasted_Col = 257434 
Wasted_Row = 102812 
Idle = 2809468 

BW Util Bottlenecks: 
RCDc_limit = 346811 
RCDWRc_limit = 73 
WTRc_limit = 456 
RTWc_limit = 169 
CCDLc_limit = 8944 
rwq = 0 
CCDLc_limit_alone = 8920 
WTRc_limit_alone = 444 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 3249806 
n_nop = 3196686 
Read = 19995 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17438 
n_pre = 17422 
n_ref = 3544670595274797939 
n_req = 20002 
total_req = 20023 

Dual Bus Interface Util: 
issued_total_row = 34860 
issued_total_col = 20023 
Row_Bus_Util =  0.010727 
CoL_Bus_Util = 0.006161 
Either_Row_CoL_Bus_Util = 0.016346 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.033189 
queue_avg = 0.184977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184977
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198613 n_act=16717 n_pre=16701 n_ref_event=3544670595274797939 n_req=19185 n_rd=19181 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02363
n_activity=523080 dram_eff=0.1468
bk0: 1252a 3184335i bk1: 1232a 3183914i bk2: 1214a 3185326i bk3: 1191a 3187668i bk4: 1234a 3185045i bk5: 1150a 3190330i bk6: 1265a 3180729i bk7: 1135a 3188153i bk8: 1247a 3181022i bk9: 1178a 3184638i bk10: 1232a 3181674i bk11: 1173a 3186706i bk12: 1222a 3182584i bk13: 1106a 3188493i bk14: 1216a 3184516i bk15: 1134a 3189561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129111
Row_Buffer_Locality_read = 0.129138
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.397232
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023628 
total_CMD = 3249806 
util_bw = 76788 
Wasted_Col = 255101 
Wasted_Row = 110276 
Idle = 2807641 

BW Util Bottlenecks: 
RCDc_limit = 336496 
RCDWRc_limit = 46 
WTRc_limit = 192 
RTWc_limit = 89 
CCDLc_limit = 8137 
rwq = 0 
CCDLc_limit_alone = 8129 
WTRc_limit_alone = 192 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 3249806 
n_nop = 3198613 
Read = 19181 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16717 
n_pre = 16701 
n_ref = 3544670595274797939 
n_req = 19185 
total_req = 19197 

Dual Bus Interface Util: 
issued_total_row = 33418 
issued_total_col = 19197 
Row_Bus_Util =  0.010283 
CoL_Bus_Util = 0.005907 
Either_Row_CoL_Bus_Util = 0.015753 
Issued_on_Two_Bus_Simul_Util = 0.000438 
issued_two_Eff = 0.027777 
queue_avg = 0.179799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96111, Miss = 9851, Miss_rate = 0.102, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 97332, Miss = 9534, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 98476, Miss = 10267, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 96159, Miss = 10448, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96384, Miss = 10072, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 96542, Miss = 10028, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 97303, Miss = 9866, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 99261, Miss = 10151, Miss_rate = 0.102, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 98475, Miss = 10596, Miss_rate = 0.108, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 98880, Miss = 10218, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97966, Miss = 9657, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 95076, Miss = 9607, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 95200, Miss = 11477, Miss_rate = 0.121, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 97723, Miss = 10982, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 97520, Miss = 9843, Miss_rate = 0.101, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 96114, Miss = 9508, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 97829, Miss = 10703, Miss_rate = 0.109, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[17]: Access = 97236, Miss = 10176, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 97033, Miss = 10171, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 96806, Miss = 11094, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 97448, Miss = 10078, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 95978, Miss = 9919, Miss_rate = 0.103, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 96168, Miss = 9882, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95800, Miss = 9299, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2328820
L2_total_cache_misses = 243427
L2_total_cache_miss_rate = 0.1045
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2067763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2311207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17613
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2328820
icnt_total_pkts_simt_to_mem=2328820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2328820
Req_Network_cycles = 1267245
Req_Network_injected_packets_per_cycle =       1.8377 
Req_Network_conflicts_per_cycle =       1.4018
Req_Network_conflicts_per_cycle_util =       8.2144
Req_Bank_Level_Parallism =      10.7690
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.5017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1181

Reply_Network_injected_packets_num = 2328820
Reply_Network_cycles = 1267245
Reply_Network_injected_packets_per_cycle =        1.8377
Reply_Network_conflicts_per_cycle =        0.8113
Reply_Network_conflicts_per_cycle_util =       4.7574
Reply_Bank_Level_Parallism =      10.7763
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2132
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0613
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 7 sec (3727 sec)
gpgpu_simulation_rate = 6810 (inst/sec)
gpgpu_simulation_rate = 340 (cycle/sec)
gpgpu_silicon_slowdown = 4014705x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffdc7d76fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563c7d8f3ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Simulation cycle for kernel 2 is = 945000
Simulation cycle for kernel 2 is = 950000
Simulation cycle for kernel 2 is = 955000
Simulation cycle for kernel 2 is = 960000
Simulation cycle for kernel 2 is = 965000
Simulation cycle for kernel 2 is = 970000
Simulation cycle for kernel 2 is = 975000
Simulation cycle for kernel 2 is = 980000
Simulation cycle for kernel 2 is = 985000
Simulation cycle for kernel 2 is = 990000
Simulation cycle for kernel 2 is = 995000
Simulation cycle for kernel 2 is = 1000000
Simulation cycle for kernel 2 is = 1005000
Simulation cycle for kernel 2 is = 1010000
Simulation cycle for kernel 2 is = 1015000
Simulation cycle for kernel 2 is = 1020000
Simulation cycle for kernel 2 is = 1025000
Simulation cycle for kernel 2 is = 1030000
Simulation cycle for kernel 2 is = 1035000
Simulation cycle for kernel 2 is = 1040000
Simulation cycle for kernel 2 is = 1045000
Simulation cycle for kernel 2 is = 1050000
Simulation cycle for kernel 2 is = 1055000
Simulation cycle for kernel 2 is = 1060000
Simulation cycle for kernel 2 is = 1065000
Simulation cycle for kernel 2 is = 1070000
Simulation cycle for kernel 2 is = 1075000
Simulation cycle for kernel 2 is = 1080000
Simulation cycle for kernel 2 is = 1085000
Simulation cycle for kernel 2 is = 1090000
Simulation cycle for kernel 2 is = 1095000
Simulation cycle for kernel 2 is = 1100000
Simulation cycle for kernel 2 is = 1105000
Simulation cycle for kernel 2 is = 1110000
Simulation cycle for kernel 2 is = 1115000
Simulation cycle for kernel 2 is = 1120000
Simulation cycle for kernel 2 is = 1125000
Simulation cycle for kernel 2 is = 1130000
Simulation cycle for kernel 2 is = 1135000
Simulation cycle for kernel 2 is = 1140000
Simulation cycle for kernel 2 is = 1145000
Simulation cycle for kernel 2 is = 1150000
Simulation cycle for kernel 2 is = 1155000
Simulation cycle for kernel 2 is = 1160000
Simulation cycle for kernel 2 is = 1165000
Simulation cycle for kernel 2 is = 1170000
Simulation cycle for kernel 2 is = 1175000
Simulation cycle for kernel 2 is = 1180000
Simulation cycle for kernel 2 is = 1185000
Simulation cycle for kernel 2 is = 1190000
Simulation cycle for kernel 2 is = 1195000
Simulation cycle for kernel 2 is = 1200000
Simulation cycle for kernel 2 is = 1205000
Simulation cycle for kernel 2 is = 1210000
Simulation cycle for kernel 2 is = 1215000
Simulation cycle for kernel 2 is = 1220000
Simulation cycle for kernel 2 is = 1225000
Simulation cycle for kernel 2 is = 1230000
Simulation cycle for kernel 2 is = 1235000
Simulation cycle for kernel 2 is = 1240000
Simulation cycle for kernel 2 is = 1245000
Simulation cycle for kernel 2 is = 1250000
Simulation cycle for kernel 2 is = 1255000
Simulation cycle for kernel 2 is = 1260000
Simulation cycle for kernel 2 is = 1265000
Simulation cycle for kernel 2 is = 1270000
Simulation cycle for kernel 2 is = 1275000
Simulation cycle for kernel 2 is = 1280000
Simulation cycle for kernel 2 is = 1285000
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1288468
gpu_sim_insn = 13468367
gpu_ipc =      10.4530
gpu_tot_sim_cycle = 2555713
gpu_tot_sim_insn = 38850573
gpu_tot_ipc =      15.2015
gpu_tot_issued_cta = 270
gpu_occupancy = 40.7660% 
gpu_tot_occupancy = 40.0770% 
max_total_param_size = 0
gpu_stall_dramfull = 39298
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7378
partiton_level_parallism_total  =       1.7873
partiton_level_parallism_util =      11.1182
partiton_level_parallism_util_total  =      10.9374
L2_BW  =      75.9054 GB/Sec
L2_BW_total  =      78.0700 GB/Sec
gpu_total_sim_rate=5881

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269845, Miss = 163386, Miss_rate = 0.605, Pending_hits = 4687, Reservation_fails = 296337
	L1D_cache_core[1]: Access = 238885, Miss = 148336, Miss_rate = 0.621, Pending_hits = 4869, Reservation_fails = 266450
	L1D_cache_core[2]: Access = 238520, Miss = 146460, Miss_rate = 0.614, Pending_hits = 4764, Reservation_fails = 257918
	L1D_cache_core[3]: Access = 265012, Miss = 160646, Miss_rate = 0.606, Pending_hits = 5370, Reservation_fails = 293811
	L1D_cache_core[4]: Access = 241055, Miss = 148669, Miss_rate = 0.617, Pending_hits = 5094, Reservation_fails = 249352
	L1D_cache_core[5]: Access = 250334, Miss = 154107, Miss_rate = 0.616, Pending_hits = 5184, Reservation_fails = 296971
	L1D_cache_core[6]: Access = 249824, Miss = 153314, Miss_rate = 0.614, Pending_hits = 5276, Reservation_fails = 283981
	L1D_cache_core[7]: Access = 242365, Miss = 146079, Miss_rate = 0.603, Pending_hits = 4794, Reservation_fails = 262678
	L1D_cache_core[8]: Access = 259377, Miss = 158459, Miss_rate = 0.611, Pending_hits = 5455, Reservation_fails = 295605
	L1D_cache_core[9]: Access = 232473, Miss = 141154, Miss_rate = 0.607, Pending_hits = 4765, Reservation_fails = 261724
	L1D_cache_core[10]: Access = 259311, Miss = 152530, Miss_rate = 0.588, Pending_hits = 4967, Reservation_fails = 271458
	L1D_cache_core[11]: Access = 263426, Miss = 161746, Miss_rate = 0.614, Pending_hits = 5442, Reservation_fails = 310391
	L1D_cache_core[12]: Access = 248643, Miss = 148285, Miss_rate = 0.596, Pending_hits = 4898, Reservation_fails = 269086
	L1D_cache_core[13]: Access = 242912, Miss = 149585, Miss_rate = 0.616, Pending_hits = 4960, Reservation_fails = 292607
	L1D_cache_core[14]: Access = 264220, Miss = 161630, Miss_rate = 0.612, Pending_hits = 5544, Reservation_fails = 327182
	L1D_cache_core[15]: Access = 249232, Miss = 149080, Miss_rate = 0.598, Pending_hits = 5007, Reservation_fails = 274347
	L1D_cache_core[16]: Access = 258825, Miss = 154400, Miss_rate = 0.597, Pending_hits = 5187, Reservation_fails = 295570
	L1D_cache_core[17]: Access = 249217, Miss = 149733, Miss_rate = 0.601, Pending_hits = 5138, Reservation_fails = 286933
	L1D_cache_core[18]: Access = 269980, Miss = 165629, Miss_rate = 0.613, Pending_hits = 5422, Reservation_fails = 332542
	L1D_cache_core[19]: Access = 261479, Miss = 158314, Miss_rate = 0.605, Pending_hits = 5285, Reservation_fails = 312994
	L1D_cache_core[20]: Access = 251446, Miss = 151967, Miss_rate = 0.604, Pending_hits = 5195, Reservation_fails = 290450
	L1D_cache_core[21]: Access = 243177, Miss = 147225, Miss_rate = 0.605, Pending_hits = 5164, Reservation_fails = 288409
	L1D_cache_core[22]: Access = 254640, Miss = 153529, Miss_rate = 0.603, Pending_hits = 5030, Reservation_fails = 292344
	L1D_cache_core[23]: Access = 236459, Miss = 142458, Miss_rate = 0.602, Pending_hits = 5032, Reservation_fails = 290775
	L1D_cache_core[24]: Access = 245698, Miss = 146166, Miss_rate = 0.595, Pending_hits = 4936, Reservation_fails = 279597
	L1D_cache_core[25]: Access = 253807, Miss = 151156, Miss_rate = 0.596, Pending_hits = 5138, Reservation_fails = 284991
	L1D_cache_core[26]: Access = 266522, Miss = 156005, Miss_rate = 0.585, Pending_hits = 5370, Reservation_fails = 306273
	L1D_cache_core[27]: Access = 267536, Miss = 156666, Miss_rate = 0.586, Pending_hits = 5106, Reservation_fails = 304233
	L1D_cache_core[28]: Access = 265782, Miss = 154238, Miss_rate = 0.580, Pending_hits = 5103, Reservation_fails = 290380
	L1D_cache_core[29]: Access = 205522, Miss = 119099, Miss_rate = 0.579, Pending_hits = 4164, Reservation_fails = 176172
	L1D_total_cache_accesses = 7545524
	L1D_total_cache_misses = 4550051
	L1D_total_cache_miss_rate = 0.6030
	L1D_total_cache_pending_hits = 152346
	L1D_total_cache_reservation_fails = 8541561
	L1D_cache_data_port_util = 0.126
	L1D_cache_fill_port_util = 0.201
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2825309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3622128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8541177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 927855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 152346
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7527638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17886

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 375231
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8165946
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 270, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6372, 11551, 6148, 9158, 3865, 8113, 17057, 3453, 8191, 6886, 14150, 7398, 8973, 5762, 11139, 9113, 12159, 4847, 27609, 7209, 9912, 5472, 5647, 6247, 
gpgpu_n_tot_thrd_icount = 179085536
gpgpu_n_tot_w_icount = 5596423
gpgpu_n_stall_shd_mem = 4629256
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4549983
gpgpu_n_mem_write_global = 17886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8824961
gpgpu_n_store_insn = 93023
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 276480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4427915
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201341
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:127425	W0_Idle:24249637	W0_Scoreboard:60579987	W1:1891767	W2:659216	W3:399347	W4:281851	W5:221041	W6:171479	W7:156460	W8:144305	W9:125317	W10:109646	W11:103535	W12:89593	W13:92673	W14:87432	W15:73184	W16:76528	W17:72729	W18:66450	W19:61021	W20:63811	W21:63479	W22:63445	W23:59345	W24:58920	W25:54906	W26:54965	W27:55255	W28:52427	W29:44613	W30:40507	W31:28179	W32:72997
single_issue_nums: WS0:1450972	WS1:1390653	WS2:1393007	WS3:1361791	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36399864 {8:4549983,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715440 {40:17886,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181999320 {40:4549983,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143088 {8:17886,}
maxmflatency = 3096 
max_icnt2mem_latency = 1515 
maxmrqlatency = 1737 
max_icnt2sh_latency = 77 
averagemflatency = 446 
avg_icnt2mem_latency = 224 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:383317 	5510 	10929 	23339 	25062 	13631 	10811 	13369 	8585 	450 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	749977 	2524162 	1272531 	18666 	2533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	990500 	260035 	1087572 	2193664 	35776 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2340187 	1476429 	638517 	107621 	5011 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1088 	1332 	120 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         5        13        12         5         6         7         5 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         4 
dram[3]:        64        64        64        64        64        64        49        48         5         5        12        12         6         8         6         6 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        49        47         5         4        12        12         6         8         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6        10        12        12         8         8        10         7 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         5         7         6 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     85642     87422     44691     50903    156074    165557    100254    107015     54291     50655    108985    111977    101081     99727     60299     17256 
dram[1]:     88308     90562     55549     57703    167180    198422    112021    129081     48539     44848    115754    118593    104663    105170     15061     15981 
dram[2]:    154334    150625     64674     63150    199035    199791    132728    136878     16553     20786    121982    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     62225     63818    200552    200918    146860    150326     20818     20627    176496    176902    102880     99834     90760    103358 
dram[4]:    170993    167909     67431     55460    203533    204528    154781    159289     23455     38754    176457    175645     97805    133436     89743     89541 
dram[5]:    165838    163973     54801     53517    206316     35301    168916    173922     39712     38229    175037    175551    138051    151602     90150     90557 
dram[6]:    162718    164470    132747     43954     35119     77635    179131    185761     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     39232     55165     78892     82296    191507    197178     32110     32712    175046    177076    159210    177597     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    203403    209629     35764     29100    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     58641     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     24357     49597    149481    152308     77957     82476     32905     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     81706     82922     42673     42226    154044    152655     88417     94438     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.164340  1.171059  1.174494  1.176134  1.202520  1.194137  1.148692  1.147648  1.108763  1.129799  1.132194  1.135211  1.111670  1.135223  1.119410  1.104789 
dram[1]:  1.168983  1.158148  1.169118  1.174324  1.185117  1.167829  1.161917  1.171721  1.125106  1.113845  1.127413  1.141414  1.146117  1.142230  1.122083  1.127442 
dram[2]:  1.162707  1.160471  1.174176  1.174115  1.185591  1.184283  1.178652  1.160594  1.098354  1.112138  1.127026  1.139730  1.108084  1.112000  1.134438  1.123383 
dram[3]:  1.175960  1.183541  1.206486  1.186598  1.204567  1.198994  1.168018  1.184294  1.108808  1.102816  1.122675  1.122090  1.110363  1.155220  1.116367  1.111773 
dram[4]:  1.208278  1.204091  1.173225  1.178429  1.196213  1.198377  1.173093  1.170184  1.102175  1.106365  1.121106  1.131112  1.125561  1.127595  1.121289  1.101637 
dram[5]:  1.175908  1.165072  1.179048  1.200491  1.203184  1.186750  1.160476  1.173004  1.107016  1.105450  1.141043  1.127806  1.123188  1.104813  1.108033  1.126916 
dram[6]:  1.153213  1.174854  1.186420  1.192291  1.167318  1.183007  1.177815  1.171019  1.135437  1.110342  1.136796  1.166242  1.130816  1.122649  1.149094  1.145709 
dram[7]:  1.179111  1.165120  1.193962  1.176471  1.191529  1.164474  1.162275  1.166358  1.105171  1.100913  1.140526  1.134858  1.104952  1.102388  1.120504  1.124002 
dram[8]:  1.185328  1.164450  1.180408  1.178200  1.176365  1.180238  1.194894  1.175799  1.112883  1.133248  1.150417  1.147906  1.112810  1.096746  1.125988  1.107062 
dram[9]:  1.195320  1.197418  1.184878  1.160000  1.177311  1.179414  1.152692  1.156553  1.113919  1.117396  1.150264  1.140168  1.114886  1.122269  1.145609  1.127463 
dram[10]:  1.174413  1.177523  1.170960  1.172509  1.172678  1.201412  1.162420  1.167266  1.133100  1.119185  1.153979  1.136828  1.095076  1.107046  1.113605  1.129077 
dram[11]:  1.162261  1.164390  1.163950  1.167068  1.197838  1.201013  1.165845  1.170149  1.132802  1.123606  1.117517  1.123769  1.117223  1.131488  1.154059  1.137303 
average row locality = 495046/430461 = 1.150037
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2584      2442      2551      2464      2577      2485      2503      2464      2518      2472      2518      2418      2428      2440      2353      2327 
dram[1]:      2606      2648      2544      2607      2580      2679      2691      2743      2644      2671      2628      2712      2611      2601      2498      2422 
dram[2]:      2590      2558      2528      2522      2600      2577      2606      2580      2602      2648      2573      2447      2479      2498      2463      2429 
dram[3]:      2570      2557      2530      2550      2532      2621      2593      2609      2568      2585      2535      2555      2474      2521      2360      2427 
dram[4]:      2711      2586      2743      2655      2780      2658      2738      2551      2686      2642      2555      2614      2757      2607      2640      2558 
dram[5]:      2459      2435      2476      2443      2570      2472      2437      2468      2493      2495      2516      2462      2479      2456      2400      2352 
dram[6]:      2798      2820      2953      2753      2986      2896      2835      2780      2951      2888      2867      2743      2963      2746      2787      2694 
dram[7]:      2495      2385      2610      2460      2532      2478      2514      2517      2522      2411      2516      2432      2427      2398      2396      2393 
dram[8]:      2759      2627      2663      2605      2628      2580      2808      2575      2721      2645      2761      2631      2691      2527      2563      2430 
dram[9]:      2656      2866      2570      2726      2636      2899      2612      2859      2601      2884      2618      2847      2493      2668      2552      2687 
dram[10]:      2552      2565      2500      2542      2601      2553      2555      2596      2588      2526      2668      2559      2576      2447      2430      2418 
dram[11]:      2548      2472      2499      2424      2549      2372      2601      2352      2559      2418      2520      2397      2474      2287      2500      2311 
total dram reads = 494903
bank skew: 2986/2287 = 1.31
chip skew: 45460/39283 = 1.16
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         4         9         0        12 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4         4         8         8 
dram[2]:        16         8         0         0         0         0         0         0         0         0         0         0         8        16         4         8 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0        16         0        16         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         8         0        12        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        12        12         0 
dram[8]:        15         0         0         0         0         0         0         0         0         0         0         0         8         4         8         0 
dram[9]:         0        36         0         0         0         0         0         0         0         0         0         0         4        12        20         8 
dram[10]:         0         8         0         0         0         0         0         0         0         0         0         0        16        16         4        20 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        16         8         8         0 
total dram writes = 560
min_bank_accesses = 0!
chip skew: 80/9 = 8.89
average mf latency per bank:
dram[0]:       4282      4427      2218      2405      2179      2318      2408      2383      2340      2537      2424      2588      6777      6620     11475     11621
dram[1]:       4425      4152      2422      2396      2343      2206      2118      2141      2445      2404      2419      2280      6535      6428     10773     10630
dram[2]:       4110      4413      2403      2366      2308      2328      2364      2306      2407      2155      2365      2535      6885      6615     10624     11107
dram[3]:       4263      4364      2401      2489      2297      2150      2368      2390      2313      2394      2365      2385      6759      6727     11650     11295
dram[4]:       4240      4210      2399      2458      2130      2147      2244      2399      2257      2298      2419      2441      5889      6450     10297     10961
dram[5]:       4525      4310      2413      2399      2226      2413      2451      2285      2467      2462      2422      2416      6808      6796     11187     11307
dram[6]:       3471      3515      2131      2229      2089      2244      1964      2116      2161      2288      2141      2352      5746      6318      9654     10222
dram[7]:       4321      4441      2304      2327      2470      2363      2379      2270      2614      2558      2551      2455      6950      7232     10986     10754
dram[8]:       3721      3957      2143      2305      2274      2353      2173      2548      2155      2412      2260      2419      6691      6913     10717     11051
dram[9]:       3927      3628      2335      2072      2329      2130      2409      2125      2532      2307      2376      2265      6999      6605      9922      9708
dram[10]:       4056      4161      2189      2111      2292      2253      2283      2209      2553      2592      2457      2487      6887      6831     10721     10700
dram[11]:       3916      4063      2162      2277      2346      2426      2335      2503      2625      2582      2510      2479      6996      7364     10500     11389
maximum mf latency per bank:
dram[0]:       2458      2345      2512      2422      2502      2428      2368      2163      2619      2390      2438      2389      2700      2763      2142      2473
dram[1]:       2254      2354      2499      2412      2504      2367      2528      2486      2569      2707      2610      2716      2803      2752      2677      2311
dram[2]:       2825      2583      2580      2326      2746      2437      2529      2455      2708      2891      2899      2674      2709      2532      2735      2529
dram[3]:       2706      2730      2509      2612      2850      2793      2906      2629      2499      2655      2888      2572      2720      2690      2770      2671
dram[4]:       2500      2581      2451      2642      2616      2753      2384      2660      2402      2662      2560      2676      2650      2929      2630      2565
dram[5]:       2502      2307      2385      2342      2847      2785      2761      2286      2395      2528      2710      2471      2787      2726      2517      2733
dram[6]:       2746      2850      2281      2460      2717      2802      2522      2854      2913      2951      2518      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2265      2322      2525      2543      2535      2540      2325      2400      2352      2339      2414      2275      2307      2571
dram[8]:       2583      2715      2569      2448      2707      2693      2587      2259      2864      2479      2648      2499      2661      2444      2770      2283
dram[9]:       2488      2525      1927      2226      2644      2610      2697      2681      2516      2407      2662      2748      2701      2598      2412      2515
dram[10]:       2282      2807      2114      2218      2193      2631      2386      2525      2704      2457      2493      2783      2172      2538      2058      2314
dram[11]:       2801      2342      2638      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2548      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6449146 n_act=34496 n_pre=34480 n_ref_event=4572360550251980812 n_req=39555 n_rd=39544 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.02416
n_activity=1017988 dram_eff=0.1555
bk0: 2584a 6410505i bk1: 2442a 6419696i bk2: 2551a 6415104i bk3: 2464a 6418988i bk4: 2577a 6414922i bk5: 2485a 6419642i bk6: 2503a 6413580i bk7: 2464a 6414894i bk8: 2518a 6407867i bk9: 2472a 6412983i bk10: 2518a 6410186i bk11: 2418a 6418258i bk12: 2428a 6415394i bk13: 2440a 6415950i bk14: 2353a 6420274i bk15: 2327a 6420066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128151
Row_Buffer_Locality_read = 0.128161
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.594971
Bank_Level_Parallism_Col = 1.531417
Bank_Level_Parallism_Ready = 1.085236
write_to_read_ratio_blp_rw_average = 0.000552
GrpLevelPara = 1.320264 

BW Util details:
bwutil = 0.024159 
total_CMD = 6554040 
util_bw = 158340 
Wasted_Col = 511813 
Wasted_Row = 205251 
Idle = 5678636 

BW Util Bottlenecks: 
RCDc_limit = 686717 
RCDWRc_limit = 106 
WTRc_limit = 643 
RTWc_limit = 360 
CCDLc_limit = 17796 
rwq = 0 
CCDLc_limit_alone = 17739 
WTRc_limit_alone = 594 
RTWc_limit_alone = 352 

Commands details: 
total_CMD = 6554040 
n_nop = 6449146 
Read = 39544 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 34496 
n_pre = 34480 
n_ref = 4572360550251980812 
n_req = 39555 
total_req = 39585 

Dual Bus Interface Util: 
issued_total_row = 68976 
issued_total_col = 39585 
Row_Bus_Util =  0.010524 
CoL_Bus_Util = 0.006040 
Either_Row_CoL_Bus_Util = 0.016004 
Issued_on_Two_Bus_Simul_Util = 0.000560 
issued_two_Eff = 0.034959 
queue_avg = 0.231603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6443643 n_act=36447 n_pre=36431 n_ref_event=3908412411465448049 n_req=41896 n_rd=41885 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02559
n_activity=1024714 dram_eff=0.1637
bk0: 2606a 6407970i bk1: 2648a 6403644i bk2: 2544a 6408303i bk3: 2607a 6405637i bk4: 2580a 6409229i bk5: 2679a 6397851i bk6: 2691a 6401524i bk7: 2743a 6396265i bk8: 2644a 6397892i bk9: 2671a 6391048i bk10: 2628a 6401383i bk11: 2712a 6392792i bk12: 2611a 6402009i bk13: 2601a 6399859i bk14: 2498a 6408792i bk15: 2422a 6410694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130370
Row_Buffer_Locality_read = 0.130405
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.827418
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.072474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025588 
total_CMD = 6554040 
util_bw = 167708 
Wasted_Col = 514749 
Wasted_Row = 198171 
Idle = 5673412 

BW Util Bottlenecks: 
RCDc_limit = 710410 
RCDWRc_limit = 90 
WTRc_limit = 922 
RTWc_limit = 977 
CCDLc_limit = 20284 
rwq = 0 
CCDLc_limit_alone = 20188 
WTRc_limit_alone = 892 
RTWc_limit_alone = 911 

Commands details: 
total_CMD = 6554040 
n_nop = 6443643 
Read = 41885 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 36447 
n_pre = 36431 
n_ref = 3908412411465448049 
n_req = 41896 
total_req = 41927 

Dual Bus Interface Util: 
issued_total_row = 72878 
issued_total_col = 41927 
Row_Bus_Util =  0.011120 
CoL_Bus_Util = 0.006397 
Either_Row_CoL_Bus_Util = 0.016844 
Issued_on_Two_Bus_Simul_Util = 0.000673 
issued_two_Eff = 0.039929 
queue_avg = 0.263817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6446122 n_act=35558 n_pre=35542 n_ref_event=3908412411465448049 n_req=40715 n_rd=40700 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.02488
n_activity=1015128 dram_eff=0.1606
bk0: 2590a 6407934i bk1: 2558a 6409623i bk2: 2528a 6411674i bk3: 2522a 6411830i bk4: 2600a 6409343i bk5: 2577a 6412066i bk6: 2606a 6408437i bk7: 2580a 6409536i bk8: 2602a 6400559i bk9: 2648a 6399493i bk10: 2573a 6406507i bk11: 2447a 6412837i bk12: 2479a 6407535i bk13: 2498a 6407773i bk14: 2463a 6411578i bk15: 2429a 6413190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126956
Row_Buffer_Locality_read = 0.127002
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.731707
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.078636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024876 
total_CMD = 6554040 
util_bw = 163040 
Wasted_Col = 512169 
Wasted_Row = 196858 
Idle = 5681973 

BW Util Bottlenecks: 
RCDc_limit = 699451 
RCDWRc_limit = 144 
WTRc_limit = 997 
RTWc_limit = 965 
CCDLc_limit = 18841 
rwq = 0 
CCDLc_limit_alone = 18744 
WTRc_limit_alone = 953 
RTWc_limit_alone = 912 

Commands details: 
total_CMD = 6554040 
n_nop = 6446122 
Read = 40700 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 35558 
n_pre = 35542 
n_ref = 3908412411465448049 
n_req = 40715 
total_req = 40760 

Dual Bus Interface Util: 
issued_total_row = 71100 
issued_total_col = 40760 
Row_Bus_Util =  0.010848 
CoL_Bus_Util = 0.006219 
Either_Row_CoL_Bus_Util = 0.016466 
Issued_on_Two_Bus_Simul_Util = 0.000601 
issued_two_Eff = 0.036528 
queue_avg = 0.253334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6447054 n_act=35225 n_pre=35209 n_ref_event=2891422515659624736 n_req=40596 n_rd=40587 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.02479
n_activity=1020059 dram_eff=0.1593
bk0: 2570a 6410343i bk1: 2557a 6409857i bk2: 2530a 6415453i bk3: 2550a 6411627i bk4: 2532a 6416018i bk5: 2621a 6409124i bk6: 2593a 6405974i bk7: 2609a 6407264i bk8: 2568a 6404678i bk9: 2585a 6401549i bk10: 2535a 6406940i bk11: 2555a 6407663i bk12: 2474a 6409201i bk13: 2521a 6411814i bk14: 2360a 6418258i bk15: 2427a 6411370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132599
Row_Buffer_Locality_read = 0.132604
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.708476
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086715
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024793 
total_CMD = 6554040 
util_bw = 162492 
Wasted_Col = 509789 
Wasted_Row = 201148 
Idle = 5680611 

BW Util Bottlenecks: 
RCDc_limit = 693103 
RCDWRc_limit = 87 
WTRc_limit = 644 
RTWc_limit = 408 
CCDLc_limit = 18879 
rwq = 0 
CCDLc_limit_alone = 18831 
WTRc_limit_alone = 616 
RTWc_limit_alone = 388 

Commands details: 
total_CMD = 6554040 
n_nop = 6447054 
Read = 40587 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 35225 
n_pre = 35209 
n_ref = 2891422515659624736 
n_req = 40596 
total_req = 40623 

Dual Bus Interface Util: 
issued_total_row = 70434 
issued_total_col = 40623 
Row_Bus_Util =  0.010747 
CoL_Bus_Util = 0.006198 
Either_Row_CoL_Bus_Util = 0.016324 
Issued_on_Two_Bus_Simul_Util = 0.000621 
issued_two_Eff = 0.038052 
queue_avg = 0.250712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250712
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6442359 n_act=36916 n_pre=36900 n_ref_event=2891422515659624736 n_req=42497 n_rd=42481 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.02596
n_activity=1014548 dram_eff=0.1677
bk0: 2711a 6402484i bk1: 2586a 6409423i bk2: 2743a 6396130i bk3: 2655a 6404017i bk4: 2780a 6400764i bk5: 2658a 6406259i bk6: 2738a 6396278i bk7: 2551a 6409840i bk8: 2686a 6395843i bk9: 2642a 6397954i bk10: 2555a 6405522i bk11: 2614a 6403118i bk12: 2757a 6390748i bk13: 2607a 6401330i bk14: 2640a 6398462i bk15: 2558a 6400063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131586
Row_Buffer_Locality_read = 0.131635
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.868032
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088573
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025964 
total_CMD = 6554040 
util_bw = 170172 
Wasted_Col = 515449 
Wasted_Row = 188203 
Idle = 5680216 

BW Util Bottlenecks: 
RCDc_limit = 716254 
RCDWRc_limit = 146 
WTRc_limit = 1384 
RTWc_limit = 1195 
CCDLc_limit = 21457 
rwq = 0 
CCDLc_limit_alone = 21339 
WTRc_limit_alone = 1322 
RTWc_limit_alone = 1139 

Commands details: 
total_CMD = 6554040 
n_nop = 6442359 
Read = 42481 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 36916 
n_pre = 36900 
n_ref = 2891422515659624736 
n_req = 42497 
total_req = 42543 

Dual Bus Interface Util: 
issued_total_row = 73816 
issued_total_col = 42543 
Row_Bus_Util =  0.011263 
CoL_Bus_Util = 0.006491 
Either_Row_CoL_Bus_Util = 0.017040 
Issued_on_Two_Bus_Simul_Util = 0.000714 
issued_two_Eff = 0.041887 
queue_avg = 0.260067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260067
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6449801 n_act=34335 n_pre=34319 n_ref_event=2891422515659624736 n_req=39416 n_rd=39413 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02406
n_activity=1023217 dram_eff=0.1541
bk0: 2459a 6417501i bk1: 2435a 6417950i bk2: 2476a 6415047i bk3: 2443a 6419054i bk4: 2570a 6411813i bk5: 2472a 6417220i bk6: 2437a 6416130i bk7: 2468a 6417737i bk8: 2493a 6409068i bk9: 2495a 6408834i bk10: 2516a 6411267i bk11: 2462a 6412831i bk12: 2479a 6411791i bk13: 2456a 6409354i bk14: 2400a 6411312i bk15: 2352a 6417445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129237
Row_Buffer_Locality_read = 0.129247
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.633324
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086858
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024060 
total_CMD = 6554040 
util_bw = 157688 
Wasted_Col = 506863 
Wasted_Row = 207924 
Idle = 5681565 

BW Util Bottlenecks: 
RCDc_limit = 681749 
RCDWRc_limit = 26 
WTRc_limit = 146 
RTWc_limit = 80 
CCDLc_limit = 17831 
rwq = 0 
CCDLc_limit_alone = 17811 
WTRc_limit_alone = 134 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 6554040 
n_nop = 6449801 
Read = 39413 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34335 
n_pre = 34319 
n_ref = 2891422515659624736 
n_req = 39416 
total_req = 39422 

Dual Bus Interface Util: 
issued_total_row = 68654 
issued_total_col = 39422 
Row_Bus_Util =  0.010475 
CoL_Bus_Util = 0.006015 
Either_Row_CoL_Bus_Util = 0.015905 
Issued_on_Two_Bus_Simul_Util = 0.000585 
issued_two_Eff = 0.036810 
queue_avg = 0.255319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255319
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6436787 n_act=39351 n_pre=39335 n_ref_event=2891422515659624736 n_req=45472 n_rd=45460 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.02777
n_activity=1019696 dram_eff=0.1785
bk0: 2798a 6383629i bk1: 2820a 6382747i bk2: 2953a 6370490i bk3: 2753a 6389646i bk4: 2986a 6366432i bk5: 2896a 6373549i bk6: 2835a 6380905i bk7: 2780a 6383253i bk8: 2951a 6365533i bk9: 2888a 6365867i bk10: 2867a 6370281i bk11: 2743a 6382648i bk12: 2963a 6360589i bk13: 2746a 6375938i bk14: 2787a 6375410i bk15: 2694a 6384071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134874
Row_Buffer_Locality_read = 0.134910
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.325362
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.078236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027774 
total_CMD = 6554040 
util_bw = 182032 
Wasted_Col = 516952 
Wasted_Row = 179902 
Idle = 5675154 

BW Util Bottlenecks: 
RCDc_limit = 741589 
RCDWRc_limit = 85 
WTRc_limit = 1091 
RTWc_limit = 1351 
CCDLc_limit = 25701 
rwq = 0 
CCDLc_limit_alone = 25557 
WTRc_limit_alone = 1041 
RTWc_limit_alone = 1257 

Commands details: 
total_CMD = 6554040 
n_nop = 6436787 
Read = 45460 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 39351 
n_pre = 39335 
n_ref = 2891422515659624736 
n_req = 45472 
total_req = 45508 

Dual Bus Interface Util: 
issued_total_row = 78686 
issued_total_col = 45508 
Row_Bus_Util =  0.012006 
CoL_Bus_Util = 0.006944 
Either_Row_CoL_Bus_Util = 0.017890 
Issued_on_Two_Bus_Simul_Util = 0.001059 
issued_two_Eff = 0.059197 
queue_avg = 0.370592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370592
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6449140 n_act=34495 n_pre=34479 n_ref_event=2891422515659624736 n_req=39497 n_rd=39486 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02412
n_activity=1009704 dram_eff=0.1566
bk0: 2495a 6419583i bk1: 2385a 6422203i bk2: 2610a 6411271i bk3: 2460a 6420376i bk4: 2532a 6416290i bk5: 2478a 6417928i bk6: 2514a 6415722i bk7: 2517a 6414558i bk8: 2522a 6408659i bk9: 2411a 6416102i bk10: 2516a 6413292i bk11: 2432a 6419727i bk12: 2427a 6414409i bk13: 2398a 6415603i bk14: 2396a 6418428i bk15: 2393a 6415828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126921
Row_Buffer_Locality_read = 0.126956
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.610546
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083687
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024125 
total_CMD = 6554040 
util_bw = 158116 
Wasted_Col = 505865 
Wasted_Row = 201827 
Idle = 5688232 

BW Util Bottlenecks: 
RCDc_limit = 684443 
RCDWRc_limit = 101 
WTRc_limit = 547 
RTWc_limit = 269 
CCDLc_limit = 17772 
rwq = 0 
CCDLc_limit_alone = 17756 
WTRc_limit_alone = 541 
RTWc_limit_alone = 259 

Commands details: 
total_CMD = 6554040 
n_nop = 6449140 
Read = 39486 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 34495 
n_pre = 34479 
n_ref = 2891422515659624736 
n_req = 39497 
total_req = 39529 

Dual Bus Interface Util: 
issued_total_row = 68974 
issued_total_col = 39529 
Row_Bus_Util =  0.010524 
CoL_Bus_Util = 0.006031 
Either_Row_CoL_Bus_Util = 0.016005 
Issued_on_Two_Bus_Simul_Util = 0.000550 
issued_two_Eff = 0.034347 
queue_avg = 0.211509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211509
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6443476 n_act=36696 n_pre=36680 n_ref_event=2891422515659624736 n_req=42223 n_rd=42214 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02579
n_activity=1003954 dram_eff=0.1683
bk0: 2759a 6396734i bk1: 2627a 6404433i bk2: 2663a 6404407i bk3: 2605a 6406682i bk4: 2628a 6404501i bk5: 2580a 6407139i bk6: 2808a 6393574i bk7: 2575a 6406255i bk8: 2721a 6391980i bk9: 2645a 6397959i bk10: 2761a 6392873i bk11: 2631a 6403695i bk12: 2691a 6391918i bk13: 2527a 6404843i bk14: 2563a 6401414i bk15: 2430a 6409307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131208
Row_Buffer_Locality_read = 0.131212
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.886809
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088590
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025785 
total_CMD = 6554040 
util_bw = 168996 
Wasted_Col = 511800 
Wasted_Row = 187424 
Idle = 5685820 

BW Util Bottlenecks: 
RCDc_limit = 712072 
RCDWRc_limit = 57 
WTRc_limit = 843 
RTWc_limit = 2330 
CCDLc_limit = 21838 
rwq = 0 
CCDLc_limit_alone = 21598 
WTRc_limit_alone = 782 
RTWc_limit_alone = 2151 

Commands details: 
total_CMD = 6554040 
n_nop = 6443476 
Read = 42214 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 36696 
n_pre = 36680 
n_ref = 2891422515659624736 
n_req = 42223 
total_req = 42249 

Dual Bus Interface Util: 
issued_total_row = 73376 
issued_total_col = 42249 
Row_Bus_Util =  0.011196 
CoL_Bus_Util = 0.006446 
Either_Row_CoL_Bus_Util = 0.016870 
Issued_on_Two_Bus_Simul_Util = 0.000772 
issued_two_Eff = 0.045774 
queue_avg = 0.283360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28336
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6442030 n_act=37510 n_pre=37494 n_ref_event=3544670595274797939 n_req=43194 n_rd=43174 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.0264
n_activity=999275 dram_eff=0.1731
bk0: 2656a 6396661i bk1: 2866a 6380426i bk2: 2570a 6404360i bk3: 2726a 6395523i bk4: 2636a 6395149i bk5: 2899a 6380329i bk6: 2612a 6395057i bk7: 2859a 6376330i bk8: 2601a 6391550i bk9: 2884a 6370998i bk10: 2618a 6393566i bk11: 2847a 6377600i bk12: 2493a 6396984i bk13: 2668a 6386769i bk14: 2552a 6392489i bk15: 2687a 6388584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131824
Row_Buffer_Locality_read = 0.131839
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 3.146879
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083171
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026398 
total_CMD = 6554040 
util_bw = 173016 
Wasted_Col = 505639 
Wasted_Row = 181691 
Idle = 5693694 

BW Util Bottlenecks: 
RCDc_limit = 714703 
RCDWRc_limit = 124 
WTRc_limit = 1737 
RTWc_limit = 4725 
CCDLc_limit = 23683 
rwq = 0 
CCDLc_limit_alone = 23272 
WTRc_limit_alone = 1661 
RTWc_limit_alone = 4390 

Commands details: 
total_CMD = 6554040 
n_nop = 6442030 
Read = 43174 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 37510 
n_pre = 37494 
n_ref = 3544670595274797939 
n_req = 43194 
total_req = 43254 

Dual Bus Interface Util: 
issued_total_row = 75004 
issued_total_col = 43254 
Row_Bus_Util =  0.011444 
CoL_Bus_Util = 0.006600 
Either_Row_CoL_Bus_Util = 0.017090 
Issued_on_Two_Bus_Simul_Util = 0.000953 
issued_two_Eff = 0.055781 
queue_avg = 0.336369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.336369
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6446537 n_act=35436 n_pre=35420 n_ref_event=3544670595274797939 n_req=40692 n_rd=40676 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.02486
n_activity=1006536 dram_eff=0.1619
bk0: 2552a 6411606i bk1: 2565a 6412483i bk2: 2500a 6416079i bk3: 2542a 6416517i bk4: 2601a 6410905i bk5: 2553a 6414649i bk6: 2555a 6409172i bk7: 2596a 6407392i bk8: 2588a 6405052i bk9: 2526a 6404584i bk10: 2668a 6402108i bk11: 2559a 6407083i bk12: 2576a 6403655i bk13: 2447a 6409974i bk14: 2430a 6414208i bk15: 2418a 6415395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129460
Row_Buffer_Locality_read = 0.129487
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 2.713446
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.078132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024864 
total_CMD = 6554040 
util_bw = 162960 
Wasted_Col = 511221 
Wasted_Row = 195493 
Idle = 5684366 

BW Util Bottlenecks: 
RCDc_limit = 697568 
RCDWRc_limit = 165 
WTRc_limit = 886 
RTWc_limit = 366 
CCDLc_limit = 19217 
rwq = 0 
CCDLc_limit_alone = 19175 
WTRc_limit_alone = 860 
RTWc_limit_alone = 350 

Commands details: 
total_CMD = 6554040 
n_nop = 6446537 
Read = 40676 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 35436 
n_pre = 35420 
n_ref = 3544670595274797939 
n_req = 40692 
total_req = 40740 

Dual Bus Interface Util: 
issued_total_row = 70856 
issued_total_col = 40740 
Row_Bus_Util =  0.010811 
CoL_Bus_Util = 0.006216 
Either_Row_CoL_Bus_Util = 0.016403 
Issued_on_Two_Bus_Simul_Util = 0.000625 
issued_two_Eff = 0.038073 
queue_avg = 0.242399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242399
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6554040 n_nop=6449659 n_act=34134 n_pre=34118 n_ref_event=3544670595274797939 n_req=39293 n_rd=39283 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.024
n_activity=1021697 dram_eff=0.154
bk0: 2548a 6414846i bk1: 2472a 6418952i bk2: 2499a 6417924i bk3: 2424a 6422303i bk4: 2549a 6416888i bk5: 2372a 6427174i bk6: 2601a 6408819i bk7: 2352a 6423098i bk8: 2559a 6408526i bk9: 2418a 6415535i bk10: 2520a 6411559i bk11: 2397a 6418870i bk12: 2474a 6414162i bk13: 2287a 6423388i bk14: 2500a 6413292i bk15: 2311a 6425251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131525
Row_Buffer_Locality_read = 0.131558
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.562870
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023999 
total_CMD = 6554040 
util_bw = 157292 
Wasted_Col = 507587 
Wasted_Row = 209179 
Idle = 5679982 

BW Util Bottlenecks: 
RCDc_limit = 679910 
RCDWRc_limit = 104 
WTRc_limit = 482 
RTWc_limit = 833 
CCDLc_limit = 17193 
rwq = 0 
CCDLc_limit_alone = 17125 
WTRc_limit_alone = 466 
RTWc_limit_alone = 781 

Commands details: 
total_CMD = 6554040 
n_nop = 6449659 
Read = 39283 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 34134 
n_pre = 34118 
n_ref = 3544670595274797939 
n_req = 39293 
total_req = 39323 

Dual Bus Interface Util: 
issued_total_row = 68252 
issued_total_col = 39323 
Row_Bus_Util =  0.010414 
CoL_Bus_Util = 0.006000 
Either_Row_CoL_Bus_Util = 0.015926 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.030599 
queue_avg = 0.231917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231917

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188498, Miss = 20032, Miss_rate = 0.106, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[1]: Access = 190362, Miss = 19515, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 193946, Miss = 20805, Miss_rate = 0.107, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 189098, Miss = 21085, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 188763, Miss = 20441, Miss_rate = 0.108, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 189942, Miss = 20261, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 191892, Miss = 20162, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 193626, Miss = 20428, Miss_rate = 0.106, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 192262, Miss = 21618, Miss_rate = 0.112, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[9]: Access = 193923, Miss = 20871, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 190384, Miss = 19830, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 187015, Miss = 19583, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 186679, Miss = 23142, Miss_rate = 0.124, Pending_hits = 7, Reservation_fails = 86
L2_cache_bank[13]: Access = 191594, Miss = 22324, Miss_rate = 0.117, Pending_hits = 2, Reservation_fails = 22
L2_cache_bank[14]: Access = 191838, Miss = 20018, Miss_rate = 0.104, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 188993, Miss = 19475, Miss_rate = 0.103, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 191364, Miss = 21597, Miss_rate = 0.113, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[17]: Access = 191795, Miss = 20620, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 189924, Miss = 20742, Miss_rate = 0.109, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 190609, Miss = 22443, Miss_rate = 0.118, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[20]: Access = 190397, Miss = 20470, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 188395, Miss = 20208, Miss_rate = 0.107, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 189167, Miss = 20250, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 187403, Miss = 19033, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4567869
L2_total_cache_misses = 494953
L2_total_cache_miss_rate = 0.1084
L2_total_cache_pending_hits = 162
L2_total_cache_reservation_fails = 108
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4054919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 161
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4549983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17886
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 108
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4567869
icnt_total_pkts_simt_to_mem=4567869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4567869
Req_Network_cycles = 2555713
Req_Network_injected_packets_per_cycle =       1.7873 
Req_Network_conflicts_per_cycle =       1.3524
Req_Network_conflicts_per_cycle_util =       8.2737
Req_Bank_Level_Parallism =      10.9344
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.3576
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1146

Reply_Network_injected_packets_num = 4567869
Reply_Network_cycles = 2555713
Reply_Network_injected_packets_per_cycle =        1.7873
Reply_Network_conflicts_per_cycle =        0.7926
Reply_Network_conflicts_per_cycle_util =       4.8519
Reply_Bank_Level_Parallism =      10.9416
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2075
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0596
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 6 sec (6606 sec)
gpgpu_simulation_rate = 5881 (inst/sec)
gpgpu_simulation_rate = 386 (cycle/sec)
gpgpu_silicon_slowdown = 3536269x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffdc7d772c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d7720..

GPGPU-Sim PTX: cudaLaunch for 0x0x563c7d8f404a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 6305
gpu_sim_insn = 394998
gpu_ipc =      62.6484
gpu_tot_sim_cycle = 2562018
gpu_tot_sim_insn = 39245571
gpu_tot_ipc =      15.3182
gpu_tot_issued_cta = 360
gpu_occupancy = 60.7532% 
gpu_tot_occupancy = 40.1056% 
max_total_param_size = 0
gpu_stall_dramfull = 39298
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6105
partiton_level_parallism_total  =       1.7844
partiton_level_parallism_util =       6.4043
partiton_level_parallism_util_total  =      10.9309
L2_BW  =      26.6652 GB/Sec
L2_BW_total  =      77.9435 GB/Sec
gpu_total_sim_rate=5930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 270015, Miss = 163483, Miss_rate = 0.605, Pending_hits = 4693, Reservation_fails = 296442
	L1D_cache_core[1]: Access = 239068, Miss = 148440, Miss_rate = 0.621, Pending_hits = 4895, Reservation_fails = 266559
	L1D_cache_core[2]: Access = 238691, Miss = 146562, Miss_rate = 0.614, Pending_hits = 4794, Reservation_fails = 258027
	L1D_cache_core[3]: Access = 265207, Miss = 160749, Miss_rate = 0.606, Pending_hits = 5399, Reservation_fails = 293914
	L1D_cache_core[4]: Access = 241249, Miss = 148774, Miss_rate = 0.617, Pending_hits = 5129, Reservation_fails = 249460
	L1D_cache_core[5]: Access = 250502, Miss = 154210, Miss_rate = 0.616, Pending_hits = 5214, Reservation_fails = 297074
	L1D_cache_core[6]: Access = 250009, Miss = 153416, Miss_rate = 0.614, Pending_hits = 5312, Reservation_fails = 284086
	L1D_cache_core[7]: Access = 242532, Miss = 146181, Miss_rate = 0.603, Pending_hits = 4821, Reservation_fails = 262783
	L1D_cache_core[8]: Access = 259546, Miss = 158562, Miss_rate = 0.611, Pending_hits = 5486, Reservation_fails = 295713
	L1D_cache_core[9]: Access = 232646, Miss = 141261, Miss_rate = 0.607, Pending_hits = 4792, Reservation_fails = 261829
	L1D_cache_core[10]: Access = 259489, Miss = 152631, Miss_rate = 0.588, Pending_hits = 4995, Reservation_fails = 271555
	L1D_cache_core[11]: Access = 263605, Miss = 161853, Miss_rate = 0.614, Pending_hits = 5471, Reservation_fails = 310499
	L1D_cache_core[12]: Access = 248816, Miss = 148386, Miss_rate = 0.596, Pending_hits = 4928, Reservation_fails = 269194
	L1D_cache_core[13]: Access = 243094, Miss = 149688, Miss_rate = 0.616, Pending_hits = 4990, Reservation_fails = 292710
	L1D_cache_core[14]: Access = 264401, Miss = 161735, Miss_rate = 0.612, Pending_hits = 5580, Reservation_fails = 327290
	L1D_cache_core[15]: Access = 249407, Miss = 149183, Miss_rate = 0.598, Pending_hits = 5039, Reservation_fails = 274452
	L1D_cache_core[16]: Access = 259001, Miss = 154500, Miss_rate = 0.597, Pending_hits = 5219, Reservation_fails = 295678
	L1D_cache_core[17]: Access = 249410, Miss = 149841, Miss_rate = 0.601, Pending_hits = 5170, Reservation_fails = 287038
	L1D_cache_core[18]: Access = 270164, Miss = 165733, Miss_rate = 0.613, Pending_hits = 5456, Reservation_fails = 332651
	L1D_cache_core[19]: Access = 261658, Miss = 158418, Miss_rate = 0.605, Pending_hits = 5318, Reservation_fails = 313097
	L1D_cache_core[20]: Access = 251610, Miss = 152072, Miss_rate = 0.604, Pending_hits = 5218, Reservation_fails = 290558
	L1D_cache_core[21]: Access = 243368, Miss = 147331, Miss_rate = 0.605, Pending_hits = 5198, Reservation_fails = 288518
	L1D_cache_core[22]: Access = 254820, Miss = 153634, Miss_rate = 0.603, Pending_hits = 5059, Reservation_fails = 292452
	L1D_cache_core[23]: Access = 236645, Miss = 142563, Miss_rate = 0.602, Pending_hits = 5064, Reservation_fails = 290878
	L1D_cache_core[24]: Access = 245869, Miss = 146269, Miss_rate = 0.595, Pending_hits = 4965, Reservation_fails = 279694
	L1D_cache_core[25]: Access = 253981, Miss = 151262, Miss_rate = 0.596, Pending_hits = 5169, Reservation_fails = 285099
	L1D_cache_core[26]: Access = 266693, Miss = 156109, Miss_rate = 0.585, Pending_hits = 5399, Reservation_fails = 306381
	L1D_cache_core[27]: Access = 267711, Miss = 156770, Miss_rate = 0.586, Pending_hits = 5136, Reservation_fails = 304341
	L1D_cache_core[28]: Access = 265954, Miss = 154340, Miss_rate = 0.580, Pending_hits = 5134, Reservation_fails = 290483
	L1D_cache_core[29]: Access = 205665, Miss = 119183, Miss_rate = 0.580, Pending_hits = 4189, Reservation_fails = 176257
	L1D_total_cache_accesses = 7550826
	L1D_total_cache_misses = 4553139
	L1D_total_cache_miss_rate = 0.6030
	L1D_total_cache_pending_hits = 153232
	L1D_total_cache_reservation_fails = 8544712
	L1D_cache_data_port_util = 0.125
	L1D_cache_fill_port_util = 0.201
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2825876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 153232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3623007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8544328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 930064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 153232
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7532179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 378382
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8165946
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6397, 11569, 6166, 9183, 3883, 8138, 17082, 3478, 8216, 6904, 14175, 7423, 8998, 5787, 11157, 9131, 12184, 4872, 27634, 7234, 9937, 5497, 5672, 6272, 
gpgpu_n_tot_thrd_icount = 179614592
gpgpu_n_tot_w_icount = 5612956
gpgpu_n_stall_shd_mem = 4629310
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4553071
gpgpu_n_mem_write_global = 18647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8871619
gpgpu_n_store_insn = 93881
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 322560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4427969
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201341
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:131903	W0_Idle:24276262	W0_Scoreboard:60657923	W1:1893678	W2:660350	W3:399788	W4:281942	W5:221069	W6:171479	W7:156460	W8:144305	W9:125317	W10:109646	W11:103535	W12:89593	W13:92673	W14:87432	W15:73184	W16:76528	W17:72729	W18:66450	W19:61021	W20:63819	W21:63479	W22:63445	W23:59345	W24:58920	W25:54906	W26:54965	W27:55255	W28:52427	W29:44613	W30:40507	W31:28179	W32:85917
single_issue_nums: WS0:1455030	WS1:1394816	WS2:1397177	WS3:1365933	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36424568 {8:4553071,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745880 {40:18647,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 182122840 {40:4553071,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149176 {8:18647,}
maxmflatency = 3096 
max_icnt2mem_latency = 1515 
maxmrqlatency = 1737 
max_icnt2sh_latency = 77 
averagemflatency = 445 
avg_icnt2mem_latency = 224 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:383331 	5511 	10932 	23346 	25067 	13631 	10811 	13369 	8585 	450 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	751234 	2526754 	1272531 	18666 	2533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	991867 	261080 	1089009 	2193664 	35776 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2342407 	1477192 	639181 	107823 	5011 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1089 	1333 	120 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         5        13        12         5         6         7         5 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         4 
dram[3]:        64        64        64        64        64        64        49        48         5         5        12        12         6         8         6         6 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        49        47         5         4        12        12         6         8         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6        10        12        12         8         8        10         7 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         5         7         6 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     85642     87422     44691     50903    156074    165557    100254    107015     54291     50655    108985    111977    101081     99727     60299     17256 
dram[1]:     88308     90562     55549     57703    167180    198422    112021    129081     48539     44848    115754    118593    104663    105170     15061     15981 
dram[2]:    154334    150625     64674     63150    199035    199791    132728    136878     16553     20786    121982    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     62225     63818    200552    200918    146860    150326     20818     20627    176496    176902    102880     99834     90760    103358 
dram[4]:    170993    167909     67431     55460    203533    204528    154781    159289     23455     38754    176457    175645     97805    133436     89743     89541 
dram[5]:    165838    163973     54801     53517    206316     35301    168916    173922     39712     38229    175037    175551    138051    151602     90150     90557 
dram[6]:    162718    164470    132747     43954     35119     77635    179131    185761     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     39232     55165     78892     82296    191507    197178     32110     32712    175046    177076    159210    177597     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    203403    209629     35764     29100    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     58641     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     24357     49597    149481    152308     77957     82476     32905     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     81706     82922     42673     42226    154044    152655     88417     94438     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.164340  1.171059  1.174494  1.176134  1.202520  1.194137  1.148692  1.147648  1.108763  1.129799  1.132194  1.135211  1.111670  1.135223  1.119410  1.104789 
dram[1]:  1.168983  1.158148  1.169118  1.174324  1.185117  1.167829  1.161917  1.171721  1.125106  1.113845  1.127413  1.141414  1.146117  1.142230  1.122083  1.127442 
dram[2]:  1.162707  1.160471  1.174176  1.174115  1.185591  1.184283  1.178652  1.160594  1.098354  1.112138  1.127026  1.139730  1.108482  1.111950  1.134438  1.123383 
dram[3]:  1.175960  1.183541  1.206486  1.186598  1.204567  1.198994  1.168018  1.184294  1.108808  1.102816  1.122675  1.122090  1.110363  1.155220  1.116367  1.111773 
dram[4]:  1.208278  1.204091  1.173225  1.178429  1.196213  1.198377  1.173093  1.170184  1.102175  1.106365  1.121106  1.131112  1.125509  1.127595  1.121289  1.101637 
dram[5]:  1.175908  1.165072  1.179048  1.200491  1.203184  1.186750  1.160476  1.173004  1.107016  1.105450  1.141043  1.127806  1.123133  1.104813  1.108033  1.126916 
dram[6]:  1.153213  1.174854  1.186420  1.192291  1.167318  1.183007  1.177815  1.171019  1.135437  1.110342  1.136796  1.166242  1.130816  1.122649  1.149094  1.145709 
dram[7]:  1.179111  1.165120  1.193962  1.176471  1.191529  1.164474  1.162275  1.166358  1.105171  1.100913  1.140526  1.134858  1.106267  1.102388  1.120504  1.124002 
dram[8]:  1.185328  1.164450  1.180408  1.178200  1.176365  1.180238  1.194894  1.175799  1.112883  1.133248  1.150417  1.147906  1.113176  1.096746  1.125988  1.107062 
dram[9]:  1.195320  1.197418  1.184878  1.160000  1.177311  1.179414  1.152692  1.156553  1.113919  1.117396  1.150264  1.140168  1.114886  1.122269  1.145609  1.127463 
dram[10]:  1.174413  1.177523  1.170960  1.172509  1.172678  1.201412  1.162420  1.167266  1.133100  1.119185  1.153979  1.136828  1.096733  1.108804  1.113605  1.129077 
dram[11]:  1.162261  1.164390  1.163950  1.167068  1.197838  1.201013  1.165845  1.170149  1.132802  1.123606  1.117517  1.123769  1.118973  1.132905  1.154059  1.137303 
average row locality = 495076/430471 = 1.150080
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2584      2442      2551      2464      2577      2485      2503      2464      2518      2472      2518      2418      2428      2440      2353      2327 
dram[1]:      2606      2648      2544      2607      2580      2679      2691      2743      2644      2671      2628      2712      2611      2601      2498      2422 
dram[2]:      2590      2558      2528      2522      2600      2577      2606      2580      2602      2648      2573      2447      2481      2499      2463      2429 
dram[3]:      2570      2557      2530      2550      2532      2621      2593      2609      2568      2585      2535      2555      2474      2521      2360      2427 
dram[4]:      2711      2586      2743      2655      2780      2658      2738      2551      2686      2642      2555      2614      2758      2607      2640      2558 
dram[5]:      2459      2435      2476      2443      2570      2472      2437      2468      2493      2495      2516      2462      2480      2456      2400      2352 
dram[6]:      2798      2820      2953      2753      2986      2896      2835      2780      2951      2888      2867      2743      2963      2746      2787      2694 
dram[7]:      2495      2385      2610      2460      2532      2478      2514      2517      2522      2411      2516      2432      2431      2398      2396      2393 
dram[8]:      2759      2627      2663      2605      2628      2580      2808      2575      2721      2645      2761      2631      2693      2527      2563      2430 
dram[9]:      2656      2866      2570      2726      2636      2899      2612      2859      2601      2884      2618      2847      2493      2668      2552      2687 
dram[10]:      2552      2565      2500      2542      2601      2553      2555      2596      2588      2526      2668      2559      2581      2452      2430      2418 
dram[11]:      2548      2472      2499      2424      2549      2372      2601      2352      2559      2418      2520      2397      2479      2291      2500      2311 
total dram reads = 494933
bank skew: 2986/2291 = 1.30
chip skew: 45460/39292 = 1.16
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         4         9         0        12 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4         4         8         8 
dram[2]:        16         8         0         0         0         0         0         0         0         0         0         0         8        16         4         8 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0        16         0        16         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         8         0        12        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        12        12         0 
dram[8]:        15         0         0         0         0         0         0         0         0         0         0         0         8         4         8         0 
dram[9]:         0        36         0         0         0         0         0         0         0         0         0         0         4        12        20         8 
dram[10]:         0         8         0         0         0         0         0         0         0         0         0         0        16        16         4        20 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        16         8         8         0 
total dram writes = 560
min_bank_accesses = 0!
chip skew: 80/9 = 8.89
average mf latency per bank:
dram[0]:       4286      4431      2218      2405      2179      2318      2408      2383      2340      2537      2424      2588      6783      6624     11486     11632
dram[1]:       4429      4156      2422      2396      2343      2206      2118      2141      2445      2404      2419      2280      6540      6433     10783     10641
dram[2]:       4114      4417      2403      2366      2308      2328      2364      2306      2407      2155      2365      2535      6885      6618     10636     11119
dram[3]:       4267      4368      2401      2489      2297      2150      2368      2390      2313      2394      2365      2385      6764      6732     11660     11306
dram[4]:       4243      4213      2399      2458      2130      2147      2244      2399      2257      2298      2419      2441      5891      6454     10306     10972
dram[5]:       4528      4313      2413      2399      2226      2413      2451      2285      2467      2462      2422      2416      6810      6801     11197     11318
dram[6]:       3474      3518      2131      2229      2089      2244      1964      2116      2161      2288      2141      2352      5750      6323      9663     10231
dram[7]:       4324      4444      2304      2327      2470      2363      2379      2270      2614      2558      2551      2455      6953      7239     10996     10765
dram[8]:       3723      3960      2143      2305      2274      2353      2173      2548      2155      2412      2260      2419      6691      6920     10727     11061
dram[9]:       3930      3630      2335      2072      2329      2130      2409      2125      2532      2307      2376      2265      7005      6611      9933      9718
dram[10]:       4059      4164      2189      2111      2292      2253      2283      2209      2553      2592      2457      2487      6880      6823     10731     10710
dram[11]:       3919      4066      2162      2277      2346      2426      2335      2503      2625      2582      2510      2479      6987      7357     10510     11400
maximum mf latency per bank:
dram[0]:       2458      2345      2512      2422      2502      2428      2368      2163      2619      2390      2438      2389      2700      2763      2142      2473
dram[1]:       2254      2354      2499      2412      2504      2367      2528      2486      2569      2707      2610      2716      2803      2752      2677      2311
dram[2]:       2825      2583      2580      2326      2746      2437      2529      2455      2708      2891      2899      2674      2709      2532      2735      2529
dram[3]:       2706      2730      2509      2612      2850      2793      2906      2629      2499      2655      2888      2572      2720      2690      2770      2671
dram[4]:       2500      2581      2451      2642      2616      2753      2384      2660      2402      2662      2560      2676      2650      2929      2630      2565
dram[5]:       2502      2307      2385      2342      2847      2785      2761      2286      2395      2528      2710      2471      2787      2726      2517      2733
dram[6]:       2746      2850      2281      2460      2717      2802      2522      2854      2913      2951      2518      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2265      2322      2525      2543      2535      2540      2325      2400      2352      2339      2414      2275      2307      2571
dram[8]:       2583      2715      2569      2448      2707      2693      2587      2259      2864      2479      2648      2499      2661      2444      2770      2283
dram[9]:       2488      2525      1927      2226      2644      2610      2697      2681      2516      2407      2662      2748      2701      2598      2412      2515
dram[10]:       2282      2807      2114      2218      2193      2631      2386      2525      2704      2457      2493      2783      2172      2538      2058      2314
dram[11]:       2801      2342      2638      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2548      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6465313 n_act=34496 n_pre=34480 n_ref_event=4572360550251980812 n_req=39555 n_rd=39544 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.0241
n_activity=1017988 dram_eff=0.1555
bk0: 2584a 6426672i bk1: 2442a 6435863i bk2: 2551a 6431271i bk3: 2464a 6435155i bk4: 2577a 6431089i bk5: 2485a 6435809i bk6: 2503a 6429747i bk7: 2464a 6431061i bk8: 2518a 6424034i bk9: 2472a 6429150i bk10: 2518a 6426353i bk11: 2418a 6434425i bk12: 2428a 6431561i bk13: 2440a 6432117i bk14: 2353a 6436441i bk15: 2327a 6436233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128151
Row_Buffer_Locality_read = 0.128161
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 2.594971
Bank_Level_Parallism_Col = 1.531417
Bank_Level_Parallism_Ready = 1.085236
write_to_read_ratio_blp_rw_average = 0.000552
GrpLevelPara = 1.320264 

BW Util details:
bwutil = 0.024100 
total_CMD = 6570207 
util_bw = 158340 
Wasted_Col = 511813 
Wasted_Row = 205251 
Idle = 5694803 

BW Util Bottlenecks: 
RCDc_limit = 686717 
RCDWRc_limit = 106 
WTRc_limit = 643 
RTWc_limit = 360 
CCDLc_limit = 17796 
rwq = 0 
CCDLc_limit_alone = 17739 
WTRc_limit_alone = 594 
RTWc_limit_alone = 352 

Commands details: 
total_CMD = 6570207 
n_nop = 6465313 
Read = 39544 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 34496 
n_pre = 34480 
n_ref = 4572360550251980812 
n_req = 39555 
total_req = 39585 

Dual Bus Interface Util: 
issued_total_row = 68976 
issued_total_col = 39585 
Row_Bus_Util =  0.010498 
CoL_Bus_Util = 0.006025 
Either_Row_CoL_Bus_Util = 0.015965 
Issued_on_Two_Bus_Simul_Util = 0.000558 
issued_two_Eff = 0.034959 
queue_avg = 0.231033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231033
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6459810 n_act=36447 n_pre=36431 n_ref_event=3908412411465448049 n_req=41896 n_rd=41885 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02553
n_activity=1024714 dram_eff=0.1637
bk0: 2606a 6424137i bk1: 2648a 6419811i bk2: 2544a 6424470i bk3: 2607a 6421804i bk4: 2580a 6425396i bk5: 2679a 6414018i bk6: 2691a 6417691i bk7: 2743a 6412432i bk8: 2644a 6414059i bk9: 2671a 6407215i bk10: 2628a 6417550i bk11: 2712a 6408959i bk12: 2611a 6418176i bk13: 2601a 6416026i bk14: 2498a 6424959i bk15: 2422a 6426861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130370
Row_Buffer_Locality_read = 0.130405
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.827418
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.072474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025526 
total_CMD = 6570207 
util_bw = 167708 
Wasted_Col = 514749 
Wasted_Row = 198171 
Idle = 5689579 

BW Util Bottlenecks: 
RCDc_limit = 710410 
RCDWRc_limit = 90 
WTRc_limit = 922 
RTWc_limit = 977 
CCDLc_limit = 20284 
rwq = 0 
CCDLc_limit_alone = 20188 
WTRc_limit_alone = 892 
RTWc_limit_alone = 911 

Commands details: 
total_CMD = 6570207 
n_nop = 6459810 
Read = 41885 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 36447 
n_pre = 36431 
n_ref = 3908412411465448049 
n_req = 41896 
total_req = 41927 

Dual Bus Interface Util: 
issued_total_row = 72878 
issued_total_col = 41927 
Row_Bus_Util =  0.011092 
CoL_Bus_Util = 0.006381 
Either_Row_CoL_Bus_Util = 0.016803 
Issued_on_Two_Bus_Simul_Util = 0.000671 
issued_two_Eff = 0.039929 
queue_avg = 0.263167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263167
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6462282 n_act=35560 n_pre=35544 n_ref_event=3908412411465448049 n_req=40718 n_rd=40703 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.02482
n_activity=1015248 dram_eff=0.1606
bk0: 2590a 6424100i bk1: 2558a 6425789i bk2: 2528a 6427840i bk3: 2522a 6427996i bk4: 2600a 6425510i bk5: 2577a 6428233i bk6: 2606a 6424604i bk7: 2580a 6425703i bk8: 2602a 6416727i bk9: 2648a 6415661i bk10: 2573a 6422675i bk11: 2447a 6429006i bk12: 2481a 6423650i bk13: 2499a 6423892i bk14: 2463a 6427742i bk15: 2429a 6429356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126971
Row_Buffer_Locality_read = 0.127018
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.731596
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.078630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024817 
total_CMD = 6570207 
util_bw = 163052 
Wasted_Col = 512209 
Wasted_Row = 196882 
Idle = 5698064 

BW Util Bottlenecks: 
RCDc_limit = 699495 
RCDWRc_limit = 144 
WTRc_limit = 997 
RTWc_limit = 965 
CCDLc_limit = 18843 
rwq = 0 
CCDLc_limit_alone = 18746 
WTRc_limit_alone = 953 
RTWc_limit_alone = 912 

Commands details: 
total_CMD = 6570207 
n_nop = 6462282 
Read = 40703 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 35560 
n_pre = 35544 
n_ref = 3908412411465448049 
n_req = 40718 
total_req = 40763 

Dual Bus Interface Util: 
issued_total_row = 71104 
issued_total_col = 40763 
Row_Bus_Util =  0.010822 
CoL_Bus_Util = 0.006204 
Either_Row_CoL_Bus_Util = 0.016426 
Issued_on_Two_Bus_Simul_Util = 0.000600 
issued_two_Eff = 0.036525 
queue_avg = 0.252715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252715
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6463221 n_act=35225 n_pre=35209 n_ref_event=2891422515659624736 n_req=40596 n_rd=40587 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.02473
n_activity=1020059 dram_eff=0.1593
bk0: 2570a 6426510i bk1: 2557a 6426024i bk2: 2530a 6431620i bk3: 2550a 6427794i bk4: 2532a 6432185i bk5: 2621a 6425291i bk6: 2593a 6422141i bk7: 2609a 6423431i bk8: 2568a 6420845i bk9: 2585a 6417716i bk10: 2535a 6423107i bk11: 2555a 6423830i bk12: 2474a 6425368i bk13: 2521a 6427981i bk14: 2360a 6434425i bk15: 2427a 6427537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132599
Row_Buffer_Locality_read = 0.132604
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.708476
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086715
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024732 
total_CMD = 6570207 
util_bw = 162492 
Wasted_Col = 509789 
Wasted_Row = 201148 
Idle = 5696778 

BW Util Bottlenecks: 
RCDc_limit = 693103 
RCDWRc_limit = 87 
WTRc_limit = 644 
RTWc_limit = 408 
CCDLc_limit = 18879 
rwq = 0 
CCDLc_limit_alone = 18831 
WTRc_limit_alone = 616 
RTWc_limit_alone = 388 

Commands details: 
total_CMD = 6570207 
n_nop = 6463221 
Read = 40587 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 35225 
n_pre = 35209 
n_ref = 2891422515659624736 
n_req = 40596 
total_req = 40623 

Dual Bus Interface Util: 
issued_total_row = 70434 
issued_total_col = 40623 
Row_Bus_Util =  0.010720 
CoL_Bus_Util = 0.006183 
Either_Row_CoL_Bus_Util = 0.016284 
Issued_on_Two_Bus_Simul_Util = 0.000620 
issued_two_Eff = 0.038052 
queue_avg = 0.250095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6458523 n_act=36917 n_pre=36901 n_ref_event=2891422515659624736 n_req=42498 n_rd=42482 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.0259
n_activity=1014650 dram_eff=0.1677
bk0: 2711a 6418650i bk1: 2586a 6425589i bk2: 2743a 6412297i bk3: 2655a 6420184i bk4: 2780a 6416931i bk5: 2658a 6422426i bk6: 2738a 6412445i bk7: 2551a 6426007i bk8: 2686a 6412011i bk9: 2642a 6414122i bk10: 2555a 6421690i bk11: 2614a 6419286i bk12: 2758a 6406867i bk13: 2607a 6417496i bk14: 2640a 6414628i bk15: 2558a 6416229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131583
Row_Buffer_Locality_read = 0.131632
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.867926
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025901 
total_CMD = 6570207 
util_bw = 170176 
Wasted_Col = 515473 
Wasted_Row = 188227 
Idle = 5696331 

BW Util Bottlenecks: 
RCDc_limit = 716278 
RCDWRc_limit = 146 
WTRc_limit = 1384 
RTWc_limit = 1195 
CCDLc_limit = 21457 
rwq = 0 
CCDLc_limit_alone = 21339 
WTRc_limit_alone = 1322 
RTWc_limit_alone = 1139 

Commands details: 
total_CMD = 6570207 
n_nop = 6458523 
Read = 42482 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 36917 
n_pre = 36901 
n_ref = 2891422515659624736 
n_req = 42498 
total_req = 42544 

Dual Bus Interface Util: 
issued_total_row = 73818 
issued_total_col = 42544 
Row_Bus_Util =  0.011235 
CoL_Bus_Util = 0.006475 
Either_Row_CoL_Bus_Util = 0.016999 
Issued_on_Two_Bus_Simul_Util = 0.000712 
issued_two_Eff = 0.041886 
queue_avg = 0.259427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259427
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6465965 n_act=34336 n_pre=34320 n_ref_event=2891422515659624736 n_req=39417 n_rd=39414 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.024
n_activity=1023319 dram_eff=0.1541
bk0: 2459a 6433667i bk1: 2435a 6434116i bk2: 2476a 6431213i bk3: 2443a 6435220i bk4: 2570a 6427979i bk5: 2472a 6433388i bk6: 2437a 6432298i bk7: 2468a 6433905i bk8: 2493a 6425236i bk9: 2495a 6425002i bk10: 2516a 6427435i bk11: 2462a 6428999i bk12: 2480a 6427910i bk13: 2456a 6425520i bk14: 2400a 6427478i bk15: 2352a 6433611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129234
Row_Buffer_Locality_read = 0.129243
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.633231
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086856
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024001 
total_CMD = 6570207 
util_bw = 157692 
Wasted_Col = 506887 
Wasted_Row = 207948 
Idle = 5697680 

BW Util Bottlenecks: 
RCDc_limit = 681773 
RCDWRc_limit = 26 
WTRc_limit = 146 
RTWc_limit = 80 
CCDLc_limit = 17831 
rwq = 0 
CCDLc_limit_alone = 17811 
WTRc_limit_alone = 134 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 6570207 
n_nop = 6465965 
Read = 39414 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34336 
n_pre = 34320 
n_ref = 2891422515659624736 
n_req = 39417 
total_req = 39423 

Dual Bus Interface Util: 
issued_total_row = 68656 
issued_total_col = 39423 
Row_Bus_Util =  0.010450 
CoL_Bus_Util = 0.006000 
Either_Row_CoL_Bus_Util = 0.015866 
Issued_on_Two_Bus_Simul_Util = 0.000584 
issued_two_Eff = 0.036809 
queue_avg = 0.254691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254691
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6452954 n_act=39351 n_pre=39335 n_ref_event=2891422515659624736 n_req=45472 n_rd=45460 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.02771
n_activity=1019696 dram_eff=0.1785
bk0: 2798a 6399796i bk1: 2820a 6398914i bk2: 2953a 6386657i bk3: 2753a 6405813i bk4: 2986a 6382599i bk5: 2896a 6389716i bk6: 2835a 6397072i bk7: 2780a 6399420i bk8: 2951a 6381700i bk9: 2888a 6382034i bk10: 2867a 6386448i bk11: 2743a 6398815i bk12: 2963a 6376756i bk13: 2746a 6392105i bk14: 2787a 6391577i bk15: 2694a 6400238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134874
Row_Buffer_Locality_read = 0.134910
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.325362
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.078236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027706 
total_CMD = 6570207 
util_bw = 182032 
Wasted_Col = 516952 
Wasted_Row = 179902 
Idle = 5691321 

BW Util Bottlenecks: 
RCDc_limit = 741589 
RCDWRc_limit = 85 
WTRc_limit = 1091 
RTWc_limit = 1351 
CCDLc_limit = 25701 
rwq = 0 
CCDLc_limit_alone = 25557 
WTRc_limit_alone = 1041 
RTWc_limit_alone = 1257 

Commands details: 
total_CMD = 6570207 
n_nop = 6452954 
Read = 45460 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 39351 
n_pre = 39335 
n_ref = 2891422515659624736 
n_req = 45472 
total_req = 45508 

Dual Bus Interface Util: 
issued_total_row = 78686 
issued_total_col = 45508 
Row_Bus_Util =  0.011976 
CoL_Bus_Util = 0.006926 
Either_Row_CoL_Bus_Util = 0.017846 
Issued_on_Two_Bus_Simul_Util = 0.001056 
issued_two_Eff = 0.059197 
queue_avg = 0.369681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.369681
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6465301 n_act=34496 n_pre=34480 n_ref_event=2891422515659624736 n_req=39501 n_rd=39490 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02407
n_activity=1009806 dram_eff=0.1566
bk0: 2495a 6435750i bk1: 2385a 6438370i bk2: 2610a 6427438i bk3: 2460a 6436543i bk4: 2532a 6432457i bk5: 2478a 6434095i bk6: 2514a 6431889i bk7: 2517a 6430725i bk8: 2522a 6424826i bk9: 2411a 6432269i bk10: 2516a 6429460i bk11: 2432a 6435895i bk12: 2431a 6430513i bk13: 2398a 6431769i bk14: 2396a 6434594i bk15: 2393a 6431994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126984
Row_Buffer_Locality_read = 0.127019
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.610419
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083679
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024068 
total_CMD = 6570207 
util_bw = 158132 
Wasted_Col = 505895 
Wasted_Row = 201851 
Idle = 5704329 

BW Util Bottlenecks: 
RCDc_limit = 684467 
RCDWRc_limit = 101 
WTRc_limit = 547 
RTWc_limit = 269 
CCDLc_limit = 17778 
rwq = 0 
CCDLc_limit_alone = 17762 
WTRc_limit_alone = 541 
RTWc_limit_alone = 259 

Commands details: 
total_CMD = 6570207 
n_nop = 6465301 
Read = 39490 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 34496 
n_pre = 34480 
n_ref = 2891422515659624736 
n_req = 39501 
total_req = 39533 

Dual Bus Interface Util: 
issued_total_row = 68976 
issued_total_col = 39533 
Row_Bus_Util =  0.010498 
CoL_Bus_Util = 0.006017 
Either_Row_CoL_Bus_Util = 0.015967 
Issued_on_Two_Bus_Simul_Util = 0.000548 
issued_two_Eff = 0.034345 
queue_avg = 0.211011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211011
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6459639 n_act=36697 n_pre=36681 n_ref_event=2891422515659624736 n_req=42225 n_rd=42216 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02572
n_activity=1004056 dram_eff=0.1683
bk0: 2759a 6412901i bk1: 2627a 6420600i bk2: 2663a 6420574i bk3: 2605a 6422849i bk4: 2628a 6420668i bk5: 2580a 6423306i bk6: 2808a 6409741i bk7: 2575a 6422422i bk8: 2721a 6408147i bk9: 2645a 6414126i bk10: 2761a 6409040i bk11: 2631a 6419862i bk12: 2693a 6408032i bk13: 2527a 6421009i bk14: 2563a 6417581i bk15: 2430a 6425474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131226
Row_Buffer_Locality_read = 0.131230
Row_Buffer_Locality_write = 0.111111
Bank_Level_Parallism = 2.886688
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088586
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025723 
total_CMD = 6570207 
util_bw = 169004 
Wasted_Col = 511826 
Wasted_Row = 187448 
Idle = 5701929 

BW Util Bottlenecks: 
RCDc_limit = 712096 
RCDWRc_limit = 57 
WTRc_limit = 843 
RTWc_limit = 2330 
CCDLc_limit = 21840 
rwq = 0 
CCDLc_limit_alone = 21600 
WTRc_limit_alone = 782 
RTWc_limit_alone = 2151 

Commands details: 
total_CMD = 6570207 
n_nop = 6459639 
Read = 42216 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 36697 
n_pre = 36681 
n_ref = 2891422515659624736 
n_req = 42225 
total_req = 42251 

Dual Bus Interface Util: 
issued_total_row = 73378 
issued_total_col = 42251 
Row_Bus_Util =  0.011168 
CoL_Bus_Util = 0.006431 
Either_Row_CoL_Bus_Util = 0.016829 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.045773 
queue_avg = 0.282668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282668
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6458197 n_act=37510 n_pre=37494 n_ref_event=3544670595274797939 n_req=43194 n_rd=43174 n_rd_L2_A=0 n_write=0 n_wr_bk=80 bw_util=0.02633
n_activity=999275 dram_eff=0.1731
bk0: 2656a 6412828i bk1: 2866a 6396593i bk2: 2570a 6420527i bk3: 2726a 6411690i bk4: 2636a 6411316i bk5: 2899a 6396496i bk6: 2612a 6411224i bk7: 2859a 6392497i bk8: 2601a 6407717i bk9: 2884a 6387165i bk10: 2618a 6409733i bk11: 2847a 6393767i bk12: 2493a 6413151i bk13: 2668a 6402936i bk14: 2552a 6408656i bk15: 2687a 6404751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131824
Row_Buffer_Locality_read = 0.131839
Row_Buffer_Locality_write = 0.100000
Bank_Level_Parallism = 3.146879
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083171
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026333 
total_CMD = 6570207 
util_bw = 173016 
Wasted_Col = 505639 
Wasted_Row = 181691 
Idle = 5709861 

BW Util Bottlenecks: 
RCDc_limit = 714703 
RCDWRc_limit = 124 
WTRc_limit = 1737 
RTWc_limit = 4725 
CCDLc_limit = 23683 
rwq = 0 
CCDLc_limit_alone = 23272 
WTRc_limit_alone = 1661 
RTWc_limit_alone = 4390 

Commands details: 
total_CMD = 6570207 
n_nop = 6458197 
Read = 43174 
Write = 0 
L2_Alloc = 0 
L2_WB = 80 
n_act = 37510 
n_pre = 37494 
n_ref = 3544670595274797939 
n_req = 43194 
total_req = 43254 

Dual Bus Interface Util: 
issued_total_row = 75004 
issued_total_col = 43254 
Row_Bus_Util =  0.011416 
CoL_Bus_Util = 0.006583 
Either_Row_CoL_Bus_Util = 0.017048 
Issued_on_Two_Bus_Simul_Util = 0.000951 
issued_two_Eff = 0.055781 
queue_avg = 0.335542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335542
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6462690 n_act=35438 n_pre=35422 n_ref_event=3544670595274797939 n_req=40702 n_rd=40686 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.02481
n_activity=1006723 dram_eff=0.1619
bk0: 2552a 6427773i bk1: 2565a 6428650i bk2: 2500a 6432246i bk3: 2542a 6432684i bk4: 2601a 6427072i bk5: 2553a 6430816i bk6: 2555a 6425339i bk7: 2596a 6423559i bk8: 2588a 6421219i bk9: 2526a 6420751i bk10: 2668a 6418275i bk11: 2559a 6423251i bk12: 2581a 6419757i bk13: 2452a 6426081i bk14: 2430a 6430373i bk15: 2418a 6431562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129625
Row_Buffer_Locality_read = 0.129651
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 2.713349
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.078114
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024809 
total_CMD = 6570207 
util_bw = 163000 
Wasted_Col = 511249 
Wasted_Row = 195517 
Idle = 5700441 

BW Util Bottlenecks: 
RCDc_limit = 697605 
RCDWRc_limit = 165 
WTRc_limit = 886 
RTWc_limit = 366 
CCDLc_limit = 19221 
rwq = 0 
CCDLc_limit_alone = 19179 
WTRc_limit_alone = 860 
RTWc_limit_alone = 350 

Commands details: 
total_CMD = 6570207 
n_nop = 6462690 
Read = 40686 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 35438 
n_pre = 35422 
n_ref = 3544670595274797939 
n_req = 40702 
total_req = 40750 

Dual Bus Interface Util: 
issued_total_row = 70860 
issued_total_col = 40750 
Row_Bus_Util =  0.010785 
CoL_Bus_Util = 0.006202 
Either_Row_CoL_Bus_Util = 0.016364 
Issued_on_Two_Bus_Simul_Util = 0.000623 
issued_two_Eff = 0.038068 
queue_avg = 0.241826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241826
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6570207 n_nop=6465813 n_act=34136 n_pre=34120 n_ref_event=3544670595274797939 n_req=39302 n_rd=39292 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.02395
n_activity=1021872 dram_eff=0.154
bk0: 2548a 6431012i bk1: 2472a 6435118i bk2: 2499a 6434091i bk3: 2424a 6438470i bk4: 2549a 6433055i bk5: 2372a 6443341i bk6: 2601a 6424986i bk7: 2352a 6439265i bk8: 2559a 6424693i bk9: 2418a 6431702i bk10: 2520a 6427728i bk11: 2397a 6435039i bk12: 2479a 6430262i bk13: 2291a 6439490i bk14: 2500a 6429457i bk15: 2311a 6441416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131673
Row_Buffer_Locality_read = 0.131706
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.562616
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083197
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023946 
total_CMD = 6570207 
util_bw = 157328 
Wasted_Col = 507649 
Wasted_Row = 209224 
Idle = 5696006 

BW Util Bottlenecks: 
RCDc_limit = 679958 
RCDWRc_limit = 104 
WTRc_limit = 482 
RTWc_limit = 833 
CCDLc_limit = 17207 
rwq = 0 
CCDLc_limit_alone = 17139 
WTRc_limit_alone = 466 
RTWc_limit_alone = 781 

Commands details: 
total_CMD = 6570207 
n_nop = 6465813 
Read = 39292 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 34136 
n_pre = 34120 
n_ref = 3544670595274797939 
n_req = 39302 
total_req = 39332 

Dual Bus Interface Util: 
issued_total_row = 68256 
issued_total_col = 39332 
Row_Bus_Util =  0.010389 
CoL_Bus_Util = 0.005986 
Either_Row_CoL_Bus_Util = 0.015889 
Issued_on_Two_Bus_Simul_Util = 0.000486 
issued_two_Eff = 0.030596 
queue_avg = 0.231368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188674, Miss = 20032, Miss_rate = 0.106, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[1]: Access = 190515, Miss = 19515, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 194103, Miss = 20805, Miss_rate = 0.107, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 189254, Miss = 21085, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 188927, Miss = 20443, Miss_rate = 0.108, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 190097, Miss = 20262, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 192043, Miss = 20162, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 193778, Miss = 20428, Miss_rate = 0.105, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 192411, Miss = 21619, Miss_rate = 0.112, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[9]: Access = 194079, Miss = 20871, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 190518, Miss = 19831, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 187170, Miss = 19583, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 186827, Miss = 23142, Miss_rate = 0.124, Pending_hits = 7, Reservation_fails = 86
L2_cache_bank[13]: Access = 191747, Miss = 22324, Miss_rate = 0.116, Pending_hits = 2, Reservation_fails = 22
L2_cache_bank[14]: Access = 192083, Miss = 20022, Miss_rate = 0.104, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 189167, Miss = 19475, Miss_rate = 0.103, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 191530, Miss = 21599, Miss_rate = 0.113, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[17]: Access = 191971, Miss = 20620, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 190084, Miss = 20742, Miss_rate = 0.109, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 190768, Miss = 22443, Miss_rate = 0.118, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[20]: Access = 190559, Miss = 20475, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 188545, Miss = 20213, Miss_rate = 0.107, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 189315, Miss = 20255, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 187553, Miss = 19037, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4571718
L2_total_cache_misses = 494983
L2_total_cache_miss_rate = 0.1083
L2_total_cache_pending_hits = 162
L2_total_cache_reservation_fails = 108
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4057977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 161
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4553071
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 108
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4571718
icnt_total_pkts_simt_to_mem=4571718
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4571718
Req_Network_cycles = 2562018
Req_Network_injected_packets_per_cycle =       1.7844 
Req_Network_conflicts_per_cycle =       1.3504
Req_Network_conflicts_per_cycle_util =       8.2701
Req_Bank_Level_Parallism =      10.9279
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.3368
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1144

Reply_Network_injected_packets_num = 4571718
Reply_Network_cycles = 2562018
Reply_Network_injected_packets_per_cycle =        1.7844
Reply_Network_conflicts_per_cycle =        0.7914
Reply_Network_conflicts_per_cycle_util =       4.8494
Reply_Bank_Level_Parallism =      10.9345
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2072
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0595
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 18 sec (6618 sec)
gpgpu_simulation_rate = 5930 (inst/sec)
gpgpu_simulation_rate = 387 (cycle/sec)
gpgpu_silicon_slowdown = 3527131x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffdc7d76fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d76d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563c7d8f3ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Simulation cycle for kernel 4 is = 945000
Simulation cycle for kernel 4 is = 950000
Simulation cycle for kernel 4 is = 955000
Simulation cycle for kernel 4 is = 960000
Simulation cycle for kernel 4 is = 965000
Simulation cycle for kernel 4 is = 970000
Simulation cycle for kernel 4 is = 975000
Simulation cycle for kernel 4 is = 980000
Simulation cycle for kernel 4 is = 985000
Simulation cycle for kernel 4 is = 990000
Simulation cycle for kernel 4 is = 995000
Simulation cycle for kernel 4 is = 1000000
Simulation cycle for kernel 4 is = 1005000
Simulation cycle for kernel 4 is = 1010000
Simulation cycle for kernel 4 is = 1015000
Simulation cycle for kernel 4 is = 1020000
Simulation cycle for kernel 4 is = 1025000
Simulation cycle for kernel 4 is = 1030000
Simulation cycle for kernel 4 is = 1035000
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 1037799
gpu_sim_insn = 12861985
gpu_ipc =      12.3935
gpu_tot_sim_cycle = 3599817
gpu_tot_sim_insn = 52107556
gpu_tot_ipc =      14.4751
gpu_tot_issued_cta = 450
gpu_occupancy = 41.9760% 
gpu_tot_occupancy = 40.6848% 
max_total_param_size = 0
gpu_stall_dramfull = 61298
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1962
partiton_level_parallism_total  =       1.9031
partiton_level_parallism_util =      11.3860
partiton_level_parallism_util_total  =      11.0782
L2_BW  =      95.9286 GB/Sec
L2_BW_total  =      83.1285 GB/Sec
gpu_total_sim_rate=5665

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 392180, Miss = 244742, Miss_rate = 0.624, Pending_hits = 7359, Reservation_fails = 476675
	L1D_cache_core[1]: Access = 347061, Miss = 221856, Miss_rate = 0.639, Pending_hits = 7494, Reservation_fails = 434808
	L1D_cache_core[2]: Access = 346123, Miss = 219524, Miss_rate = 0.634, Pending_hits = 7532, Reservation_fails = 419848
	L1D_cache_core[3]: Access = 383923, Miss = 241194, Miss_rate = 0.628, Pending_hits = 8548, Reservation_fails = 477709
	L1D_cache_core[4]: Access = 350154, Miss = 222153, Miss_rate = 0.634, Pending_hits = 7808, Reservation_fails = 407901
	L1D_cache_core[5]: Access = 363700, Miss = 231035, Miss_rate = 0.635, Pending_hits = 7941, Reservation_fails = 472646
	L1D_cache_core[6]: Access = 363168, Miss = 229830, Miss_rate = 0.633, Pending_hits = 7941, Reservation_fails = 455606
	L1D_cache_core[7]: Access = 351996, Miss = 219138, Miss_rate = 0.623, Pending_hits = 7420, Reservation_fails = 422425
	L1D_cache_core[8]: Access = 377178, Miss = 238400, Miss_rate = 0.632, Pending_hits = 8382, Reservation_fails = 475477
	L1D_cache_core[9]: Access = 337722, Miss = 211625, Miss_rate = 0.627, Pending_hits = 7231, Reservation_fails = 420654
	L1D_cache_core[10]: Access = 376756, Miss = 228607, Miss_rate = 0.607, Pending_hits = 7627, Reservation_fails = 433927
	L1D_cache_core[11]: Access = 383289, Miss = 242733, Miss_rate = 0.633, Pending_hits = 8142, Reservation_fails = 494996
	L1D_cache_core[12]: Access = 361080, Miss = 222471, Miss_rate = 0.616, Pending_hits = 7443, Reservation_fails = 431650
	L1D_cache_core[13]: Access = 352768, Miss = 224402, Miss_rate = 0.636, Pending_hits = 7619, Reservation_fails = 462435
	L1D_cache_core[14]: Access = 384129, Miss = 243031, Miss_rate = 0.633, Pending_hits = 8481, Reservation_fails = 517775
	L1D_cache_core[15]: Access = 361931, Miss = 223568, Miss_rate = 0.618, Pending_hits = 7522, Reservation_fails = 433004
	L1D_cache_core[16]: Access = 376076, Miss = 231946, Miss_rate = 0.617, Pending_hits = 7819, Reservation_fails = 466312
	L1D_cache_core[17]: Access = 361730, Miss = 225179, Miss_rate = 0.623, Pending_hits = 7695, Reservation_fails = 455465
	L1D_cache_core[18]: Access = 392676, Miss = 248787, Miss_rate = 0.634, Pending_hits = 8152, Reservation_fails = 525049
	L1D_cache_core[19]: Access = 379652, Miss = 237918, Miss_rate = 0.627, Pending_hits = 8053, Reservation_fails = 490994
	L1D_cache_core[20]: Access = 365658, Miss = 228944, Miss_rate = 0.626, Pending_hits = 7827, Reservation_fails = 461402
	L1D_cache_core[21]: Access = 353854, Miss = 221453, Miss_rate = 0.626, Pending_hits = 7736, Reservation_fails = 459394
	L1D_cache_core[22]: Access = 370081, Miss = 230975, Miss_rate = 0.624, Pending_hits = 7696, Reservation_fails = 466383
	L1D_cache_core[23]: Access = 343911, Miss = 213964, Miss_rate = 0.622, Pending_hits = 7558, Reservation_fails = 457122
	L1D_cache_core[24]: Access = 357178, Miss = 219581, Miss_rate = 0.615, Pending_hits = 7520, Reservation_fails = 439624
	L1D_cache_core[25]: Access = 368785, Miss = 227762, Miss_rate = 0.618, Pending_hits = 7769, Reservation_fails = 450466
	L1D_cache_core[26]: Access = 385457, Miss = 234742, Miss_rate = 0.609, Pending_hits = 8063, Reservation_fails = 484512
	L1D_cache_core[27]: Access = 387781, Miss = 235516, Miss_rate = 0.607, Pending_hits = 7691, Reservation_fails = 477619
	L1D_cache_core[28]: Access = 385197, Miss = 231856, Miss_rate = 0.602, Pending_hits = 7684, Reservation_fails = 455382
	L1D_cache_core[29]: Access = 299366, Miss = 179388, Miss_rate = 0.599, Pending_hits = 6286, Reservation_fails = 292500
	L1D_total_cache_accesses = 10960560
	L1D_total_cache_misses = 6832320
	L1D_total_cache_miss_rate = 0.6234
	L1D_total_cache_pending_hits = 232039
	L1D_total_cache_reservation_fails = 13619760
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.208
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3877622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 232039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5412031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13619376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1420221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 232039
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10941913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 491465
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13127911
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 450, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8571, 15451, 8088, 11973, 5049, 10676, 22280, 4392, 10642, 8966, 18477, 9541, 11676, 7457, 14535, 11893, 15842, 6290, 36080, 9408, 12727, 7111, 7230, 8110, 
gpgpu_n_tot_thrd_icount = 231798016
gpgpu_n_tot_w_icount = 7243688
gpgpu_n_stall_shd_mem = 7413189
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6832252
gpgpu_n_mem_write_global = 18647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12349995
gpgpu_n_store_insn = 93881
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 437760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7114732
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 298457
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:177536	W0_Idle:34559079	W0_Scoreboard:89373689	W1:2386142	W2:838826	W3:515542	W4:368382	W5:290436	W6:225785	W7:206354	W8:190221	W9:165264	W10:144648	W11:136417	W12:118068	W13:122236	W14:115426	W15:96515	W16:101057	W17:95999	W18:87838	W19:80473	W20:84149	W21:83840	W22:83956	W23:78562	W24:77932	W25:72720	W26:72637	W27:72973	W28:69239	W29:58704	W30:53308	W31:36747	W32:113292
single_issue_nums: WS0:1882383	WS1:1795933	WS2:1802662	WS3:1762710	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54658016 {8:6832252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745880 {40:18647,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 273290080 {40:6832252,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149176 {8:18647,}
maxmflatency = 3512 
max_icnt2mem_latency = 1550 
maxmrqlatency = 1737 
max_icnt2sh_latency = 77 
averagemflatency = 453 
avg_icnt2mem_latency = 231 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:576628 	8485 	16699 	35497 	38741 	21534 	17603 	21675 	14411 	939 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1088487 	3680936 	2049219 	28109 	4148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1442530 	340908 	1537004 	3463428 	66453 	576 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3513138 	2223004 	950569 	157338 	6744 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1492 	1886 	196 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         7        13        12         5         6         8         7 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         5 
dram[3]:        64        64        64        64        64        64        49        48         5         5        12        12         7         8         6         6 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         6         6         6 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         6         7 
dram[7]:        64        64        64        64        64        64        50        47         6         6        12        12         6         8         7         8 
dram[8]:        64        64        64        64        64        64        46        44         6        10        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         5         8         6 
dram[10]:        64        64        64        64        64        64        44        44        10        10        12        16         5         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     85642     87422     46151     50903    156074    165557    100254    107015     54291     50655    108985    111977    101081     99727     60299     17256 
dram[1]:     88308     90562     55549     57703    167180    198422    112021    129081     48539     44848    115754    118593    104663    105170     15061     17500 
dram[2]:    154334    150625     64674     63150    199035    199791    132728    136878     16553     20786    121982    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     62225     63818    200552    200918    146860    150326     23175     24023    176496    176902    102880     99834     90760    103358 
dram[4]:    170993    167909     67431     55460    203533    204528    154781    159289     33750     38754    176457    175645     97805    136941     89743     89541 
dram[5]:    165838    163973     54801     53517    206316     35301    168916    173922     39712     38229    175037    175551    138051    151602     90150     90557 
dram[6]:    162718    164470    132747     53194     35119     77635    179131    185761     44430     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     50862     55165     78892     82296    191507    197178     32110     32712    175046    177076    159210    181547     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    203403    209629     35764     29100    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     58641     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     24357     49597    149481    152308     77957     82476     32905     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     81706     82922     42673     42226    154044    152655     88417     94438     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.168599  1.168183  1.171809  1.175086  1.199877  1.189753  1.150949  1.150508  1.104348  1.129831  1.132283  1.137423  1.112017  1.130661  1.120501  1.111672 
dram[1]:  1.164955  1.152455  1.165714  1.172975  1.179464  1.168345  1.162216  1.164087  1.125522  1.117306  1.129060  1.142502  1.144502  1.142157  1.122455  1.131279 
dram[2]:  1.154975  1.153207  1.172603  1.167730  1.181900  1.183932  1.178730  1.160177  1.097826  1.111605  1.123853  1.138762  1.104495  1.117389  1.138644  1.119055 
dram[3]:  1.178582  1.182707  1.199626  1.191444  1.200000  1.195586  1.165875  1.181029  1.101642  1.096594  1.120879  1.121449  1.106902  1.152476  1.122680  1.113740 
dram[4]:  1.207470  1.199149  1.178944  1.181447  1.191874  1.196848  1.168448  1.169476  1.104324  1.105379  1.120863  1.127226  1.126745  1.129392  1.126013  1.102987 
dram[5]:  1.175616  1.169734  1.183475  1.199546  1.198452  1.184610  1.163510  1.173476  1.106308  1.104631  1.143623  1.132236  1.125670  1.111542  1.114669  1.127024 
dram[6]:  1.151998  1.171811  1.187533  1.188615  1.176364  1.185314  1.177098  1.169707  1.137240  1.113825  1.143572  1.164437  1.137670  1.129860  1.154075  1.146424 
dram[7]:  1.170988  1.166398  1.194712  1.177771  1.188058  1.164494  1.153519  1.165090  1.103181  1.104034  1.135343  1.134315  1.101307  1.104946  1.128863  1.123377 
dram[8]:  1.185102  1.161356  1.178987  1.170219  1.168134  1.180451  1.198198  1.177174  1.108108  1.131646  1.155855  1.147914  1.116992  1.096654  1.129069  1.103943 
dram[9]:  1.198278  1.195976  1.187197  1.154472  1.176592  1.180768  1.156030  1.155663  1.119102  1.113711  1.153109  1.141460  1.120024  1.127865  1.149911  1.126940 
dram[10]:  1.176239  1.175619  1.165090  1.173675  1.173772  1.197466  1.161502  1.168789  1.130472  1.129477  1.150028  1.141317  1.093820  1.107527  1.115907  1.136839 
dram[11]:  1.163560  1.168543  1.165699  1.164070  1.195645  1.193122  1.166910  1.162232  1.132323  1.128189  1.118145  1.123616  1.115007  1.132835  1.153707  1.139701 
average row locality = 752265/654173 = 1.149948
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3927      3720      3874      3745      3908      3762      3820      3738      3810      3742      3809      3708      3681      3691      3580      3519 
dram[1]:      3965      4010      3876      3967      3917      4060      4091      4136      4044      4048      3998      4137      3974      3959      3801      3667 
dram[2]:      3930      3882      3852      3843      3944      3920      3990      3933      3939      4004      3920      3734      3781      3811      3743      3691 
dram[3]:      3904      3867      3846      3871      3834      3955      3929      3947      3891      3928      3876      3869      3767      3814      3569      3672 
dram[4]:      4133      3940      4177      4050      4224      4025      4155      3885      4086      4028      3895      3987      4190      3953      4024      3877 
dram[5]:      3721      3687      3767      3697      3871      3741      3686      3734      3788      3769      3838      3716      3779      3726      3655      3547 
dram[6]:      4264      4287      4496      4197      4529      4439      4307      4232      4483      4423      4341      4178      4509      4184      4257      4083 
dram[7]:      3794      3624      3976      3730      3860      3752      3802      3818      3849      3640      3842      3699      3699      3659      3648      3633 
dram[8]:      4195      4009      4051      3953      3981      3925      4256      3940      4141      4023      4205      3989      4112      3833      3915      3695 
dram[9]:      4037      4328      3913      4118      3991      4396      3949      4306      3937      4378      3969      4317      3796      4079      3882      4064 
dram[10]:      3890      3894      3818      3852      3965      3875      3898      3947      3925      3847      4055      3917      3923      3702      3696      3690 
dram[11]:      3867      3737      3813      3661      3899      3608      3992      3582      3885      3670      3833      3654      3746      3486      3810      3508 
total dram reads = 752053
bank skew: 4529/3486 = 1.30
chip skew: 69209/59722 = 1.16
number of total write accesses:
dram[0]:        10         9         0         0         0         0         0         0         0         0         0         0         8        10         0        17 
dram[1]:        15        12         0         0         0         0         0         0         0         0         0         0         8         8         9        14 
dram[2]:        17         8         0         0         0         0         0         0         0         0         0         0        12        21         6        12 
dram[3]:        12        13         0         0         0         0         0         0         0         0         0         0         8        10         0         0 
dram[4]:        17        14         0         0         0         0         0         0         0         0         0         0        20         4        18         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         4         0         8 
dram[6]:        11        10         0         0         0         0         0         0         0         0         0         0         9         4        17        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        27        17        17         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0        12         8        14         4 
dram[9]:         0        39         0         0         0         0         0         0         0         0         0         0         8        18        23         8 
dram[10]:         4         8         0         0         0         0         0         0         0         0         0         0        20        20         4        23 
dram[11]:         9         0         0         0         0         0         0         0         0         0         0         0        18         8        12         0 
total dram writes = 733
min_bank_accesses = 0!
chip skew: 96/17 = 5.65
average mf latency per bank:
dram[0]:       4287      4409      2213      2391      2175      2315      2388      2378      2340      2533      2420      2559      6759      6658     11594     11830
dram[1]:       4407      4179      2405      2387      2333      2204      2106      2143      2423      2404      2405      2267      6551      6449     10907     10800
dram[2]:       4123      4434      2392      2348      2301      2321      2337      2293      2411      2161      2349      2519      6908      6673     10745     11247
dram[3]:       4270      4388      2391      2477      2292      2151      2350      2394      2304      2387      2343      2381      6721      6787     11777     11419
dram[4]:       4240      4213      2387      2443      2126      2143      2241      2383      2250      2290      2406      2428      5939      6503     10373     11103
dram[5]:       4402      4325      2401      2394      2230      2414      2448      2284      2460      2470      2404      2424      6844      6849     11268     11551
dram[6]:       3462      3524      2126      2224      2085      2230      1953      2107      2160      2270      2144      2341      5767      6333      9748     10368
dram[7]:       4323      4449      2290      2331      2451      2362      2384      2268      2596      2569      2535      2445      6999      7157     11077     10872
dram[8]:       3713      3936      2126      2302      2267      2342      2160      2526      2144      2399      2245      2418      6663      6859     10744     11189
dram[9]:       3923      3666      2329      2074      2332      2128      2420      2128      2538      2301      2378      2265      6976      6601     10024      9902
dram[10]:       4041      4170      2171      2116      2279      2252      2271      2200      2553      2580      2448      2458      6902      6923     10853     10833
dram[11]:       3920      4083      2144      2277      2315      2419      2300      2488      2624      2576      2501      2461      7108      7353     10579     11517
maximum mf latency per bank:
dram[0]:       2784      2393      2525      2455      2502      2428      2444      2207      2619      2390      2438      2752      2700      2763      2538      2473
dram[1]:       2537      2402      2861      2672      2504      2367      2531      2486      2672      2707      2838      2746      2970      2782      2677      2790
dram[2]:       2825      2934      2806      2712      2746      2534      2648      2533      2719      2891      2899      2901      2787      2532      2735      2726
dram[3]:       2706      2730      2617      2754      2850      2793      2906      2629      2516      2679      2888      2572      2720      2690      2770      2671
dram[4]:       3512      2581      2482      2642      2616      2753      2384      2660      2451      2826      2568      2782      2906      2929      2630      2593
dram[5]:       2502      2307      2725      2672      2847      2785      2761      2304      2469      2528      2710      2563      2787      2726      2686      3298
dram[6]:       2888      2994      2281      2666      2717      2976      2522      2854      2913      2951      2643      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2354      2633      2525      2543      2535      2561      2325      2610      2393      2358      2414      2275      2617      2571
dram[8]:       2756      2805      2717      2542      2707      2693      2587      2380      2864      2871      2648      2556      2661      2444      2770      2283
dram[9]:       2488      2777      2329      2556      2667      2610      2697      2681      2516      2407      2662      2773      2701      2598      2734      2515
dram[10]:       2390      2807      2524      2531      2522      2631      2633      2545      2704      2628      2740      2783      2252      2538      2321      2314
dram[11]:       2843      2342      2978      2093      2854      2584      2660      2424      2945      2378      2755      2277      2625      2563      3038      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9072632 n_act=52371 n_pre=52355 n_ref_event=4572360550251980812 n_req=60051 n_rd=60034 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.02604
n_activity=1511091 dram_eff=0.1591
bk0: 3927a 9011922i bk1: 3720a 9024475i bk2: 3874a 9017789i bk3: 3745a 9024461i bk4: 3908a 9017034i bk5: 3762a 9026090i bk6: 3820a 9014897i bk7: 3738a 9019230i bk8: 3810a 9008963i bk9: 3742a 9016652i bk10: 3809a 9013127i bk11: 3708a 9020307i bk12: 3681a 9019254i bk13: 3691a 9020122i bk14: 3580a 9024996i bk15: 3519a 9027036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128058
Row_Buffer_Locality_read = 0.128077
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.665352
Bank_Level_Parallism_Col = 1.503165
Bank_Level_Parallism_Ready = 1.081459
write_to_read_ratio_blp_rw_average = 0.001075
GrpLevelPara = 1.330592 

BW Util details:
bwutil = 0.026036 
total_CMD = 9231608 
util_bw = 240352 
Wasted_Col = 766602 
Wasted_Row = 299619 
Idle = 7925035 

BW Util Bottlenecks: 
RCDc_limit = 1037088 
RCDWRc_limit = 160 
WTRc_limit = 1046 
RTWc_limit = 1470 
CCDLc_limit = 27861 
rwq = 0 
CCDLc_limit_alone = 27703 
WTRc_limit_alone = 981 
RTWc_limit_alone = 1377 

Commands details: 
total_CMD = 9231608 
n_nop = 9072632 
Read = 60034 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 52371 
n_pre = 52355 
n_ref = 4572360550251980812 
n_req = 60051 
total_req = 60088 

Dual Bus Interface Util: 
issued_total_row = 104726 
issued_total_col = 60088 
Row_Bus_Util =  0.011344 
CoL_Bus_Util = 0.006509 
Either_Row_CoL_Bus_Util = 0.017221 
Issued_on_Two_Bus_Simul_Util = 0.000632 
issued_two_Eff = 0.036723 
queue_avg = 0.266272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.266272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9064232 n_act=55433 n_pre=55417 n_ref_event=3908412411465448049 n_req=63669 n_rd=63650 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.02761
n_activity=1521554 dram_eff=0.1675
bk0: 3965a 9004895i bk1: 4010a 9000037i bk2: 3876a 9007680i bk3: 3967a 9001470i bk4: 3917a 9008140i bk5: 4060a 8992474i bk6: 4091a 8996651i bk7: 4136a 8989799i bk8: 4044a 8989134i bk9: 4048a 8983240i bk10: 3998a 8996473i bk11: 4137a 8982535i bk12: 3974a 8997563i bk13: 3959a 8994909i bk14: 3801a 9008254i bk15: 3667a 9011563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129561
Row_Buffer_Locality_read = 0.129599
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.911482
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.073140
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027608 
total_CMD = 9231608 
util_bw = 254864 
Wasted_Col = 773235 
Wasted_Row = 287849 
Idle = 7915660 

BW Util Bottlenecks: 
RCDc_limit = 1074666 
RCDWRc_limit = 156 
WTRc_limit = 1441 
RTWc_limit = 1972 
CCDLc_limit = 31703 
rwq = 0 
CCDLc_limit_alone = 31490 
WTRc_limit_alone = 1372 
RTWc_limit_alone = 1828 

Commands details: 
total_CMD = 9231608 
n_nop = 9064232 
Read = 63650 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 55433 
n_pre = 55417 
n_ref = 3908412411465448049 
n_req = 63669 
total_req = 63716 

Dual Bus Interface Util: 
issued_total_row = 110850 
issued_total_col = 63716 
Row_Bus_Util =  0.012008 
CoL_Bus_Util = 0.006902 
Either_Row_CoL_Bus_Util = 0.018131 
Issued_on_Two_Bus_Simul_Util = 0.000779 
issued_two_Eff = 0.042957 
queue_avg = 0.304418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.304418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9067842 n_act=54175 n_pre=54159 n_ref_event=3908412411465448049 n_req=61938 n_rd=61917 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.02686
n_activity=1511477 dram_eff=0.1641
bk0: 3930a 9006713i bk1: 3882a 9008672i bk2: 3852a 9012042i bk3: 3843a 9012690i bk4: 3944a 9007210i bk5: 3920a 9014460i bk6: 3990a 9004971i bk7: 3933a 9007813i bk8: 3939a 8995526i bk9: 4004a 8994772i bk10: 3920a 9003470i bk11: 3734a 9014040i bk12: 3781a 9005225i bk13: 3811a 9006962i bk14: 3743a 9013735i bk15: 3691a 9016322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125529
Row_Buffer_Locality_read = 0.125571
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.808915
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.076329
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026861 
total_CMD = 9231608 
util_bw = 247972 
Wasted_Col = 769383 
Wasted_Row = 288180 
Idle = 7926073 

BW Util Bottlenecks: 
RCDc_limit = 1060176 
RCDWRc_limit = 200 
WTRc_limit = 1346 
RTWc_limit = 1115 
CCDLc_limit = 29538 
rwq = 0 
CCDLc_limit_alone = 29420 
WTRc_limit_alone = 1290 
RTWc_limit_alone = 1053 

Commands details: 
total_CMD = 9231608 
n_nop = 9067842 
Read = 61917 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 54175 
n_pre = 54159 
n_ref = 3908412411465448049 
n_req = 61938 
total_req = 61993 

Dual Bus Interface Util: 
issued_total_row = 108334 
issued_total_col = 61993 
Row_Bus_Util =  0.011735 
CoL_Bus_Util = 0.006715 
Either_Row_CoL_Bus_Util = 0.017740 
Issued_on_Two_Bus_Simul_Util = 0.000711 
issued_two_Eff = 0.040063 
queue_avg = 0.288131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9069422 n_act=53485 n_pre=53469 n_ref_event=2891422515659624736 n_req=61551 n_rd=61539 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02668
n_activity=1514989 dram_eff=0.1626
bk0: 3904a 9012102i bk1: 3867a 9012263i bk2: 3846a 9017362i bk3: 3871a 9013855i bk4: 3834a 9019711i bk5: 3955a 9010842i bk6: 3929a 9004809i bk7: 3947a 9005922i bk8: 3891a 9001096i bk9: 3928a 8995564i bk10: 3876a 9003238i bk11: 3869a 9006132i bk12: 3767a 9007306i bk13: 3814a 9013181i bk14: 3569a 9026118i bk15: 3672a 9014034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131241
Row_Buffer_Locality_read = 0.131250
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 2.782162
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086384
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026683 
total_CMD = 9231608 
util_bw = 246328 
Wasted_Col = 764454 
Wasted_Row = 293729 
Idle = 7927097 

BW Util Bottlenecks: 
RCDc_limit = 1047486 
RCDWRc_limit = 120 
WTRc_limit = 705 
RTWc_limit = 483 
CCDLc_limit = 29158 
rwq = 0 
CCDLc_limit_alone = 29108 
WTRc_limit_alone = 677 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 9231608 
n_nop = 9069422 
Read = 61539 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 53485 
n_pre = 53469 
n_ref = 2891422515659624736 
n_req = 61551 
total_req = 61582 

Dual Bus Interface Util: 
issued_total_row = 106954 
issued_total_col = 61582 
Row_Bus_Util =  0.011586 
CoL_Bus_Util = 0.006671 
Either_Row_CoL_Bus_Util = 0.017569 
Issued_on_Two_Bus_Simul_Util = 0.000688 
issued_two_Eff = 0.039153 
queue_avg = 0.283127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283127
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9062213 n_act=56158 n_pre=56142 n_ref_event=2891422515659624736 n_req=64651 n_rd=64629 n_rd_L2_A=0 n_write=0 n_wr_bk=73 bw_util=0.02803
n_activity=1509532 dram_eff=0.1714
bk0: 4133a 8995665i bk1: 3940a 9007114i bk2: 4177a 8987560i bk3: 4050a 8998492i bk4: 4224a 8993707i bk5: 4025a 9003909i bk6: 4155a 8987848i bk7: 3885a 9007275i bk8: 4086a 8987370i bk9: 4028a 8989241i bk10: 3895a 9000765i bk11: 3987a 8995703i bk12: 4190a 8978674i bk13: 3953a 8997532i bk14: 4024a 8990590i bk15: 3877a 8994896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131537
Row_Buffer_Locality_read = 0.131582
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.966304
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.081871
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028035 
total_CMD = 9231608 
util_bw = 258808 
Wasted_Col = 773203 
Wasted_Row = 275990 
Idle = 7923607 

BW Util Bottlenecks: 
RCDc_limit = 1083413 
RCDWRc_limit = 198 
WTRc_limit = 1738 
RTWc_limit = 2395 
CCDLc_limit = 33365 
rwq = 0 
CCDLc_limit_alone = 33148 
WTRc_limit_alone = 1653 
RTWc_limit_alone = 2263 

Commands details: 
total_CMD = 9231608 
n_nop = 9062213 
Read = 64629 
Write = 0 
L2_Alloc = 0 
L2_WB = 73 
n_act = 56158 
n_pre = 56142 
n_ref = 2891422515659624736 
n_req = 64651 
total_req = 64702 

Dual Bus Interface Util: 
issued_total_row = 112300 
issued_total_col = 64702 
Row_Bus_Util =  0.012165 
CoL_Bus_Util = 0.007009 
Either_Row_CoL_Bus_Util = 0.018349 
Issued_on_Two_Bus_Simul_Util = 0.000824 
issued_two_Eff = 0.044907 
queue_avg = 0.306293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306293
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9073915 n_act=51947 n_pre=51931 n_ref_event=2891422515659624736 n_req=59727 n_rd=59722 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02588
n_activity=1522331 dram_eff=0.157
bk0: 3721a 9022599i bk1: 3687a 9023275i bk2: 3767a 9018026i bk3: 3697a 9024765i bk4: 3871a 9014392i bk5: 3741a 9022312i bk6: 3686a 9021811i bk7: 3734a 9022996i bk8: 3788a 9009230i bk9: 3769a 9010250i bk10: 3838a 9012902i bk11: 3716a 9017183i bk12: 3779a 9010861i bk13: 3726a 9011130i bk14: 3655a 9013946i bk15: 3547a 9022093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130477
Row_Buffer_Locality_read = 0.130488
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.697451
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083717
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025885 
total_CMD = 9231608 
util_bw = 238956 
Wasted_Col = 758896 
Wasted_Row = 305152 
Idle = 7928604 

BW Util Bottlenecks: 
RCDc_limit = 1026859 
RCDWRc_limit = 37 
WTRc_limit = 251 
RTWc_limit = 1200 
CCDLc_limit = 27715 
rwq = 0 
CCDLc_limit_alone = 27635 
WTRc_limit_alone = 237 
RTWc_limit_alone = 1134 

Commands details: 
total_CMD = 9231608 
n_nop = 9073915 
Read = 59722 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 51947 
n_pre = 51931 
n_ref = 2891422515659624736 
n_req = 59727 
total_req = 59739 

Dual Bus Interface Util: 
issued_total_row = 103878 
issued_total_col = 59739 
Row_Bus_Util =  0.011252 
CoL_Bus_Util = 0.006471 
Either_Row_CoL_Bus_Util = 0.017082 
Issued_on_Two_Bus_Simul_Util = 0.000642 
issued_two_Eff = 0.037567 
queue_avg = 0.294036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294036
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9053999 n_act=59791 n_pre=59775 n_ref_event=2891422515659624736 n_req=69228 n_rd=69209 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.03002
n_activity=1516016 dram_eff=0.1828
bk0: 4264a 8966583i bk1: 4287a 8963403i bk2: 4496a 8942792i bk3: 4197a 8972934i bk4: 4529a 8940994i bk5: 4439a 8947069i bk6: 4307a 8960748i bk7: 4232a 8964581i bk8: 4483a 8936484i bk9: 4423a 8937238i bk10: 4341a 8947964i bk11: 4178a 8963917i bk12: 4509a 8931306i bk13: 4184a 8953156i bk14: 4257a 8950510i bk15: 4083a 8968896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136491
Row_Buffer_Locality_read = 0.136528
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.474916
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.077116
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030017 
total_CMD = 9231608 
util_bw = 277104 
Wasted_Col = 773915 
Wasted_Row = 262146 
Idle = 7918443 

BW Util Bottlenecks: 
RCDc_limit = 1118829 
RCDWRc_limit = 127 
WTRc_limit = 1600 
RTWc_limit = 2423 
CCDLc_limit = 40027 
rwq = 0 
CCDLc_limit_alone = 39795 
WTRc_limit_alone = 1528 
RTWc_limit_alone = 2263 

Commands details: 
total_CMD = 9231608 
n_nop = 9053999 
Read = 69209 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 59791 
n_pre = 59775 
n_ref = 2891422515659624736 
n_req = 69228 
total_req = 69276 

Dual Bus Interface Util: 
issued_total_row = 119566 
issued_total_col = 69276 
Row_Bus_Util =  0.012952 
CoL_Bus_Util = 0.007504 
Either_Row_CoL_Bus_Util = 0.019239 
Issued_on_Two_Bus_Simul_Util = 0.001217 
issued_two_Eff = 0.063246 
queue_avg = 0.454786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.454786
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9072496 n_act=52480 n_pre=52464 n_ref_event=2891422515659624736 n_req=60043 n_rd=60025 n_rd_L2_A=0 n_write=0 n_wr_bk=61 bw_util=0.02603
n_activity=1503641 dram_eff=0.1598
bk0: 3794a 9023949i bk1: 3624a 9029605i bk2: 3976a 9011872i bk3: 3730a 9026705i bk4: 3860a 9017477i bk5: 3752a 9022562i bk6: 3802a 9018726i bk7: 3818a 9018022i bk8: 3849a 9007045i bk9: 3640a 9020933i bk10: 3842a 9013007i bk11: 3699a 9023834i bk12: 3699a 9015023i bk13: 3659a 9017892i bk14: 3648a 9022605i bk15: 3633a 9019433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126143
Row_Buffer_Locality_read = 0.126181
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.685203
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.080086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026035 
total_CMD = 9231608 
util_bw = 240344 
Wasted_Col = 761206 
Wasted_Row = 294691 
Idle = 7935367 

BW Util Bottlenecks: 
RCDc_limit = 1036927 
RCDWRc_limit = 165 
WTRc_limit = 847 
RTWc_limit = 1237 
CCDLc_limit = 27858 
rwq = 0 
CCDLc_limit_alone = 27763 
WTRc_limit_alone = 831 
RTWc_limit_alone = 1158 

Commands details: 
total_CMD = 9231608 
n_nop = 9072496 
Read = 60025 
Write = 0 
L2_Alloc = 0 
L2_WB = 61 
n_act = 52480 
n_pre = 52464 
n_ref = 2891422515659624736 
n_req = 60043 
total_req = 60086 

Dual Bus Interface Util: 
issued_total_row = 104944 
issued_total_col = 60086 
Row_Bus_Util =  0.011368 
CoL_Bus_Util = 0.006509 
Either_Row_CoL_Bus_Util = 0.017236 
Issued_on_Two_Bus_Simul_Util = 0.000641 
issued_two_Eff = 0.037194 
queue_avg = 0.246718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246718
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9063422 n_act=55860 n_pre=55844 n_ref_event=2891422515659624736 n_req=64238 n_rd=64223 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.02785
n_activity=1493073 dram_eff=0.1722
bk0: 4195a 8989875i bk1: 4009a 8999167i bk2: 4051a 8998577i bk3: 3953a 9002839i bk4: 3981a 9001407i bk5: 3925a 9005193i bk6: 4256a 8985467i bk7: 3940a 9002414i bk8: 4141a 8979591i bk9: 4023a 8991117i bk10: 4205a 8983315i bk11: 3989a 9001001i bk12: 4112a 8980960i bk13: 3833a 9002172i bk14: 3915a 8992782i bk15: 3695a 9007209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130624
Row_Buffer_Locality_read = 0.130639
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 2.985285
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.084332
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027851 
total_CMD = 9231608 
util_bw = 257108 
Wasted_Col = 768462 
Wasted_Row = 271729 
Idle = 7934309 

BW Util Bottlenecks: 
RCDc_limit = 1077768 
RCDWRc_limit = 99 
WTRc_limit = 1297 
RTWc_limit = 4113 
CCDLc_limit = 33430 
rwq = 0 
CCDLc_limit_alone = 33029 
WTRc_limit_alone = 1222 
RTWc_limit_alone = 3787 

Commands details: 
total_CMD = 9231608 
n_nop = 9063422 
Read = 64223 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 55860 
n_pre = 55844 
n_ref = 2891422515659624736 
n_req = 64238 
total_req = 64277 

Dual Bus Interface Util: 
issued_total_row = 111704 
issued_total_col = 64277 
Row_Bus_Util =  0.012100 
CoL_Bus_Util = 0.006963 
Either_Row_CoL_Bus_Util = 0.018218 
Issued_on_Two_Bus_Simul_Util = 0.000844 
issued_two_Eff = 0.046347 
queue_avg = 0.335052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.335052
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9062267 n_act=56802 n_pre=56786 n_ref_event=3544670595274797939 n_req=65487 n_rd=65460 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.02841
n_activity=1486286 dram_eff=0.1764
bk0: 4037a 8987566i bk1: 4328a 8963254i bk2: 3913a 8996344i bk3: 4118a 8986928i bk4: 3991a 8986401i bk5: 4396a 8962140i bk6: 3949a 8987337i bk7: 4306a 8960001i bk8: 3937a 8981630i bk9: 4378a 8947711i bk10: 3969a 8984933i bk11: 4317a 8958872i bk12: 3796a 8988399i bk13: 4079a 8969328i bk14: 3882a 8982368i bk15: 4064a 8975620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132774
Row_Buffer_Locality_read = 0.132799
Row_Buffer_Locality_write = 0.074074
Bank_Level_Parallism = 3.255374
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.077020
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028405 
total_CMD = 9231608 
util_bw = 262224 
Wasted_Col = 757613 
Wasted_Row = 266261 
Idle = 7945510 

BW Util Bottlenecks: 
RCDc_limit = 1077365 
RCDWRc_limit = 166 
WTRc_limit = 2165 
RTWc_limit = 6589 
CCDLc_limit = 36199 
rwq = 0 
CCDLc_limit_alone = 35655 
WTRc_limit_alone = 2077 
RTWc_limit_alone = 6133 

Commands details: 
total_CMD = 9231608 
n_nop = 9062267 
Read = 65460 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 56802 
n_pre = 56786 
n_ref = 3544670595274797939 
n_req = 65487 
total_req = 65556 

Dual Bus Interface Util: 
issued_total_row = 113588 
issued_total_col = 65556 
Row_Bus_Util =  0.012304 
CoL_Bus_Util = 0.007101 
Either_Row_CoL_Bus_Util = 0.018344 
Issued_on_Two_Bus_Simul_Util = 0.001062 
issued_two_Eff = 0.057889 
queue_avg = 0.403996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403996
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9068336 n_act=53881 n_pre=53865 n_ref_event=3544670595274797939 n_req=61917 n_rd=61894 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.02685
n_activity=1496744 dram_eff=0.1656
bk0: 3890a 9012365i bk1: 3894a 9012559i bk2: 3818a 9016732i bk3: 3852a 9020666i bk4: 3965a 9010292i bk5: 3875a 9017273i bk6: 3898a 9008048i bk7: 3947a 9007704i bk8: 3925a 9001879i bk9: 3847a 9003748i bk10: 4055a 8997887i bk11: 3917a 9005822i bk12: 3923a 8999279i bk13: 3702a 9011552i bk14: 3696a 9016478i bk15: 3690a 9017125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129980
Row_Buffer_Locality_read = 0.129996
Row_Buffer_Locality_write = 0.086957
Bank_Level_Parallism = 2.791036
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.079440
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026853 
total_CMD = 9231608 
util_bw = 247892 
Wasted_Col = 768011 
Wasted_Row = 285091 
Idle = 7930614 

BW Util Bottlenecks: 
RCDc_limit = 1055689 
RCDWRc_limit = 222 
WTRc_limit = 1272 
RTWc_limit = 1801 
CCDLc_limit = 29835 
rwq = 0 
CCDLc_limit_alone = 29692 
WTRc_limit_alone = 1224 
RTWc_limit_alone = 1706 

Commands details: 
total_CMD = 9231608 
n_nop = 9068336 
Read = 61894 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 53881 
n_pre = 53865 
n_ref = 3544670595274797939 
n_req = 61917 
total_req = 61973 

Dual Bus Interface Util: 
issued_total_row = 107746 
issued_total_col = 61973 
Row_Bus_Util =  0.011671 
CoL_Bus_Util = 0.006713 
Either_Row_CoL_Bus_Util = 0.017686 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.039486 
queue_avg = 0.283189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283189
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9231608 n_nop=9073459 n_act=51928 n_pre=51912 n_ref_event=3544670595274797939 n_req=59765 n_rd=59751 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02591
n_activity=1516551 dram_eff=0.1577
bk0: 3867a 9017713i bk1: 3737a 9025581i bk2: 3813a 9021149i bk3: 3661a 9030718i bk4: 3899a 9018455i bk5: 3608a 9035911i bk6: 3992a 9007102i bk7: 3582a 9028675i bk8: 3885a 9008906i bk9: 3670a 9020577i bk10: 3833a 9012013i bk11: 3654a 9023596i bk12: 3746a 9016526i bk13: 3486a 9031043i bk14: 3810a 9014513i bk15: 3508a 9032960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131281
Row_Buffer_Locality_read = 0.131312
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.640025
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.085168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025910 
total_CMD = 9231608 
util_bw = 239192 
Wasted_Col = 761058 
Wasted_Row = 304630 
Idle = 7926728 

BW Util Bottlenecks: 
RCDc_limit = 1028289 
RCDWRc_limit = 149 
WTRc_limit = 624 
RTWc_limit = 921 
CCDLc_limit = 27282 
rwq = 0 
CCDLc_limit_alone = 27210 
WTRc_limit_alone = 608 
RTWc_limit_alone = 865 

Commands details: 
total_CMD = 9231608 
n_nop = 9073459 
Read = 59751 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 51928 
n_pre = 51912 
n_ref = 3544670595274797939 
n_req = 59765 
total_req = 59798 

Dual Bus Interface Util: 
issued_total_row = 103840 
issued_total_col = 59798 
Row_Bus_Util =  0.011248 
CoL_Bus_Util = 0.006478 
Either_Row_CoL_Bus_Util = 0.017131 
Issued_on_Two_Bus_Simul_Util = 0.000595 
issued_two_Eff = 0.034708 
queue_avg = 0.265389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265389

========= L2 cache stats =========
L2_cache_bank[0]: Access = 282435, Miss = 30409, Miss_rate = 0.108, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 285523, Miss = 29628, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 29
L2_cache_bank[2]: Access = 290706, Miss = 31669, Miss_rate = 0.109, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 284037, Miss = 31986, Miss_rate = 0.113, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 283317, Miss = 31099, Miss_rate = 0.110, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 285838, Miss = 30820, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 286637, Miss = 30616, Miss_rate = 0.107, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 290215, Miss = 30926, Miss_rate = 0.107, Pending_hits = 5, Reservation_fails = 1
L2_cache_bank[8]: Access = 288493, Miss = 32892, Miss_rate = 0.114, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[9]: Access = 291248, Miss = 31745, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 284161, Miss = 30105, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 281308, Miss = 29617, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 280500, Miss = 35188, Miss_rate = 0.125, Pending_hits = 11, Reservation_fails = 86
L2_cache_bank[13]: Access = 287924, Miss = 34027, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 22
L2_cache_bank[14]: Access = 287733, Miss = 30476, Miss_rate = 0.106, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 282839, Miss = 29556, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 286395, Miss = 32859, Miss_rate = 0.115, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[17]: Access = 287417, Miss = 31367, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 284050, Miss = 31478, Miss_rate = 0.111, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 286343, Miss = 33993, Miss_rate = 0.119, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[20]: Access = 285770, Miss = 31170, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 283187, Miss = 30726, Miss_rate = 0.109, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[22]: Access = 283857, Miss = 30845, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 280966, Miss = 28906, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 4
L2_total_cache_accesses = 6850899
L2_total_cache_misses = 752103
L2_total_cache_miss_rate = 0.1098
L2_total_cache_pending_hits = 261
L2_total_cache_reservation_fails = 142
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6079939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 479146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 260
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6832252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 142
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6850899
icnt_total_pkts_simt_to_mem=6850899
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6850899
Req_Network_cycles = 3599817
Req_Network_injected_packets_per_cycle =       1.9031 
Req_Network_conflicts_per_cycle =       1.4455
Req_Network_conflicts_per_cycle_util =       8.4114
Req_Bank_Level_Parallism =      11.0742
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.2044
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1220

Reply_Network_injected_packets_num = 6850899
Reply_Network_cycles = 3599817
Reply_Network_injected_packets_per_cycle =        1.9031
Reply_Network_conflicts_per_cycle =        0.8427
Reply_Network_conflicts_per_cycle_util =       4.9077
Reply_Bank_Level_Parallism =      11.0830
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2192
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0634
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 33 min, 17 sec (9197 sec)
gpgpu_simulation_rate = 5665 (inst/sec)
gpgpu_simulation_rate = 391 (cycle/sec)
gpgpu_silicon_slowdown = 3491048x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffdc7d772c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffdc7d7720..

GPGPU-Sim PTX: cudaLaunch for 0x0x563c7d8f404a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 5797
gpu_sim_insn = 390700
gpu_ipc =      67.3969
gpu_tot_sim_cycle = 3605614
gpu_tot_sim_insn = 52498256
gpu_tot_ipc =      14.5601
gpu_tot_issued_cta = 540
gpu_occupancy = 72.8979% 
gpu_tot_occupancy = 40.7043% 
max_total_param_size = 0
gpu_stall_dramfull = 61298
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4989
partiton_level_parallism_total  =       1.9009
partiton_level_parallism_util =      10.9962
partiton_level_parallism_util_total  =      11.0782
L2_BW  =      21.7910 GB/Sec
L2_BW_total  =      83.0299 GB/Sec
gpu_total_sim_rate=5701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 392300, Miss = 244838, Miss_rate = 0.624, Pending_hits = 7359, Reservation_fails = 476778
	L1D_cache_core[1]: Access = 347181, Miss = 221953, Miss_rate = 0.639, Pending_hits = 7517, Reservation_fails = 434917
	L1D_cache_core[2]: Access = 346243, Miss = 219621, Miss_rate = 0.634, Pending_hits = 7555, Reservation_fails = 419953
	L1D_cache_core[3]: Access = 384043, Miss = 241291, Miss_rate = 0.628, Pending_hits = 8571, Reservation_fails = 477817
	L1D_cache_core[4]: Access = 350274, Miss = 222250, Miss_rate = 0.635, Pending_hits = 7831, Reservation_fails = 408004
	L1D_cache_core[5]: Access = 363820, Miss = 231132, Miss_rate = 0.635, Pending_hits = 7964, Reservation_fails = 472751
	L1D_cache_core[6]: Access = 363288, Miss = 229927, Miss_rate = 0.633, Pending_hits = 7964, Reservation_fails = 455709
	L1D_cache_core[7]: Access = 352116, Miss = 219235, Miss_rate = 0.623, Pending_hits = 7443, Reservation_fails = 422528
	L1D_cache_core[8]: Access = 377298, Miss = 238497, Miss_rate = 0.632, Pending_hits = 8399, Reservation_fails = 475586
	L1D_cache_core[9]: Access = 337842, Miss = 211722, Miss_rate = 0.627, Pending_hits = 7254, Reservation_fails = 420762
	L1D_cache_core[10]: Access = 376876, Miss = 228704, Miss_rate = 0.607, Pending_hits = 7645, Reservation_fails = 434024
	L1D_cache_core[11]: Access = 383409, Miss = 242830, Miss_rate = 0.633, Pending_hits = 8165, Reservation_fails = 495099
	L1D_cache_core[12]: Access = 361200, Miss = 222568, Miss_rate = 0.616, Pending_hits = 7466, Reservation_fails = 431759
	L1D_cache_core[13]: Access = 352888, Miss = 224499, Miss_rate = 0.636, Pending_hits = 7637, Reservation_fails = 462544
	L1D_cache_core[14]: Access = 384249, Miss = 243128, Miss_rate = 0.633, Pending_hits = 8498, Reservation_fails = 517884
	L1D_cache_core[15]: Access = 362051, Miss = 223665, Miss_rate = 0.618, Pending_hits = 7545, Reservation_fails = 433109
	L1D_cache_core[16]: Access = 376196, Miss = 232043, Miss_rate = 0.617, Pending_hits = 7842, Reservation_fails = 466415
	L1D_cache_core[17]: Access = 361850, Miss = 225276, Miss_rate = 0.623, Pending_hits = 7718, Reservation_fails = 455573
	L1D_cache_core[18]: Access = 392796, Miss = 248884, Miss_rate = 0.634, Pending_hits = 8175, Reservation_fails = 525157
	L1D_cache_core[19]: Access = 379772, Miss = 238015, Miss_rate = 0.627, Pending_hits = 8071, Reservation_fails = 491097
	L1D_cache_core[20]: Access = 365778, Miss = 229041, Miss_rate = 0.626, Pending_hits = 7842, Reservation_fails = 461511
	L1D_cache_core[21]: Access = 353974, Miss = 221550, Miss_rate = 0.626, Pending_hits = 7759, Reservation_fails = 459502
	L1D_cache_core[22]: Access = 370201, Miss = 231072, Miss_rate = 0.624, Pending_hits = 7714, Reservation_fails = 466486
	L1D_cache_core[23]: Access = 344031, Miss = 214061, Miss_rate = 0.622, Pending_hits = 7581, Reservation_fails = 457225
	L1D_cache_core[24]: Access = 357298, Miss = 219678, Miss_rate = 0.615, Pending_hits = 7543, Reservation_fails = 439717
	L1D_cache_core[25]: Access = 368905, Miss = 227859, Miss_rate = 0.618, Pending_hits = 7787, Reservation_fails = 450569
	L1D_cache_core[26]: Access = 385577, Miss = 234839, Miss_rate = 0.609, Pending_hits = 8079, Reservation_fails = 484621
	L1D_cache_core[27]: Access = 387901, Miss = 235613, Miss_rate = 0.607, Pending_hits = 7714, Reservation_fails = 477724
	L1D_cache_core[28]: Access = 385317, Miss = 231953, Miss_rate = 0.602, Pending_hits = 7707, Reservation_fails = 455485
	L1D_cache_core[29]: Access = 299465, Miss = 179468, Miss_rate = 0.599, Pending_hits = 6305, Reservation_fails = 292585
	L1D_total_cache_accesses = 10964139
	L1D_total_cache_misses = 6835212
	L1D_total_cache_miss_rate = 0.6234
	L1D_total_cache_pending_hits = 232650
	L1D_total_cache_reservation_fails = 13622891
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.208
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3877698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 232650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5412776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13622507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1422368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 232650
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10945492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 494596
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13127911
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8589, 15469, 8106, 11991, 5067, 10694, 22298, 4410, 10660, 8984, 18495, 9559, 11694, 7475, 14553, 11911, 15860, 6308, 36098, 9426, 12745, 7129, 7248, 8128, 
gpgpu_n_tot_thrd_icount = 232211712
gpgpu_n_tot_w_icount = 7256616
gpgpu_n_stall_shd_mem = 7413189
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6835144
gpgpu_n_mem_write_global = 18647
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12395795
gpgpu_n_store_insn = 93881
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 483840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7114732
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 298457
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:181896	W0_Idle:34560413	W0_Scoreboard:89434535	W1:2386142	W2:838826	W3:515542	W4:368382	W5:290436	W6:225785	W7:206354	W8:190221	W9:165264	W10:144648	W11:136417	W12:118068	W13:122236	W14:115426	W15:96515	W16:101057	W17:95999	W18:87838	W19:80473	W20:84157	W21:83840	W22:83956	W23:78562	W24:77932	W25:72720	W26:72637	W27:72973	W28:69239	W29:58704	W30:53308	W31:36747	W32:126212
single_issue_nums: WS0:1885615	WS1:1799165	WS2:1805894	WS3:1765942	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54681152 {8:6835144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745880 {40:18647,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 273405760 {40:6835144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149176 {8:18647,}
maxmflatency = 3512 
max_icnt2mem_latency = 1550 
maxmrqlatency = 1737 
max_icnt2sh_latency = 77 
averagemflatency = 453 
avg_icnt2mem_latency = 231 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:576655 	8486 	16705 	35506 	38773 	21534 	17603 	21675 	14411 	939 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1088717 	3683598 	2049219 	28109 	4148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1442848 	342005 	1538481 	3463428 	66453 	576 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3514233 	2223651 	951340 	157700 	6761 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1492 	1887 	196 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         7        13        12         5         6         8         7 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         5 
dram[3]:        64        64        64        64        64        64        49        48         5         5        12        12         7         8         6         6 
dram[4]:        64        64        64        64        64        64        48        49         8         6        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         6         6         6 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         6         7 
dram[7]:        64        64        64        64        64        64        50        47         6         6        12        12         6         8         7         8 
dram[8]:        64        64        64        64        64        64        46        44         6        10        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         5         8         6 
dram[10]:        64        64        64        64        64        64        44        44        10        10        12        16         5         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     85642     87422     46151     50903    156074    165557    100254    107015     54291     50655    108985    111977    101081     99727     60299     17256 
dram[1]:     88308     90562     55549     57703    167180    198422    112021    129081     48539     44848    115754    118593    104663    105170     15061     17500 
dram[2]:    154334    150625     64674     63150    199035    199791    132728    136878     16553     20786    121982    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     62225     63818    200552    200918    146860    150326     23175     24023    176496    176902    102880     99834     90760    103358 
dram[4]:    170993    167909     67431     55460    203533    204528    154781    159289     33750     38754    176457    175645     97805    136941     89743     89541 
dram[5]:    165838    163973     54801     53517    206316     35301    168916    173922     39712     38229    175037    175551    138051    151602     90150     90557 
dram[6]:    162718    164470    132747     53194     35119     77635    179131    185761     44430     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     50862     55165     78892     82296    191507    197178     32110     32712    175046    177076    159210    181547     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    203403    209629     35764     29100    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     58641     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     24357     49597    149481    152308     77957     82476     32905     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     81706     82922     42673     42226    154044    152655     88417     94438     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.168599  1.168183  1.171809  1.175086  1.199877  1.189753  1.150949  1.150508  1.104348  1.129831  1.132283  1.137423  1.112889  1.131539  1.120501  1.111672 
dram[1]:  1.164955  1.152455  1.165714  1.172975  1.179464  1.168345  1.162216  1.164087  1.125522  1.117306  1.129060  1.142502  1.145324  1.142981  1.122455  1.131279 
dram[2]:  1.154975  1.153207  1.172603  1.167730  1.181900  1.183932  1.178730  1.160177  1.097826  1.111605  1.123853  1.138762  1.105924  1.117354  1.138644  1.119055 
dram[3]:  1.178582  1.182707  1.199626  1.191444  1.200000  1.195586  1.165875  1.181029  1.101642  1.096594  1.120879  1.121449  1.107751  1.152476  1.122680  1.113740 
dram[4]:  1.207470  1.199149  1.178944  1.181447  1.191874  1.196848  1.168448  1.169476  1.104324  1.105379  1.120863  1.127226  1.126711  1.129355  1.126013  1.102987 
dram[5]:  1.175616  1.169734  1.183475  1.199546  1.198452  1.184610  1.163510  1.173476  1.106308  1.104631  1.143623  1.132236  1.125670  1.111542  1.114669  1.127024 
dram[6]:  1.151998  1.171811  1.187533  1.188615  1.176364  1.185314  1.177098  1.169707  1.137240  1.113825  1.143572  1.164437  1.137670  1.129860  1.154075  1.146424 
dram[7]:  1.170988  1.166398  1.194712  1.177771  1.188058  1.164494  1.153519  1.165090  1.103181  1.104034  1.135343  1.134315  1.102465  1.105819  1.128863  1.123377 
dram[8]:  1.185102  1.161356  1.178987  1.170219  1.168134  1.180451  1.198198  1.177174  1.108108  1.131646  1.155855  1.147914  1.118317  1.097484  1.129069  1.103943 
dram[9]:  1.198278  1.195976  1.187197  1.154472  1.176592  1.180768  1.156030  1.155663  1.119102  1.113711  1.153109  1.141460  1.120873  1.128658  1.149911  1.126940 
dram[10]:  1.176239  1.175619  1.165090  1.173675  1.173772  1.197466  1.161502  1.168789  1.130472  1.129477  1.150028  1.141317  1.094907  1.108689  1.115907  1.136839 
dram[11]:  1.163560  1.168543  1.165699  1.164070  1.195645  1.193122  1.166910  1.162232  1.132323  1.128189  1.118145  1.123616  1.116162  1.133766  1.153707  1.139701 
average row locality = 752340/654192 = 1.150029
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3927      3720      3874      3745      3908      3762      3820      3738      3810      3742      3809      3708      3685      3695      3580      3519 
dram[1]:      3965      4010      3876      3967      3917      4060      4091      4136      4044      4048      3998      4137      3978      3963      3801      3667 
dram[2]:      3930      3882      3852      3843      3944      3920      3990      3933      3939      4004      3920      3734      3787      3812      3743      3691 
dram[3]:      3904      3867      3846      3871      3834      3955      3929      3947      3891      3928      3876      3869      3771      3814      3569      3672 
dram[4]:      4133      3940      4177      4050      4224      4025      4155      3885      4086      4028      3895      3987      4191      3954      4024      3877 
dram[5]:      3721      3687      3767      3697      3871      3741      3686      3734      3788      3769      3838      3716      3779      3726      3655      3547 
dram[6]:      4264      4287      4496      4197      4529      4439      4307      4232      4483      4423      4341      4178      4509      4184      4257      4083 
dram[7]:      3794      3624      3976      3730      3860      3752      3802      3818      3849      3640      3842      3699      3704      3663      3648      3633 
dram[8]:      4195      4009      4051      3953      3981      3925      4256      3940      4141      4023      4205      3989      4118      3837      3915      3695 
dram[9]:      4037      4328      3913      4118      3991      4396      3949      4306      3937      4378      3969      4317      3800      4083      3882      4064 
dram[10]:      3890      3894      3818      3852      3965      3875      3898      3947      3925      3847      4055      3917      3928      3707      3696      3690 
dram[11]:      3867      3737      3813      3661      3899      3608      3992      3582      3885      3670      3833      3654      3751      3490      3810      3508 
total dram reads = 752128
bank skew: 4529/3490 = 1.30
chip skew: 69209/59722 = 1.16
number of total write accesses:
dram[0]:        10         9         0         0         0         0         0         0         0         0         0         0         8        10         0        17 
dram[1]:        15        12         0         0         0         0         0         0         0         0         0         0         8         8         9        14 
dram[2]:        17         8         0         0         0         0         0         0         0         0         0         0        12        21         6        12 
dram[3]:        12        13         0         0         0         0         0         0         0         0         0         0         8        10         0         0 
dram[4]:        17        14         0         0         0         0         0         0         0         0         0         0        20         4        18         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         4         0         8 
dram[6]:        11        10         0         0         0         0         0         0         0         0         0         0         9         4        17        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        27        17        17         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0        12         8        14         4 
dram[9]:         0        39         0         0         0         0         0         0         0         0         0         0         8        18        23         8 
dram[10]:         4         8         0         0         0         0         0         0         0         0         0         0        20        20         4        23 
dram[11]:         9         0         0         0         0         0         0         0         0         0         0         0        18         8        12         0 
total dram writes = 733
min_bank_accesses = 0!
chip skew: 96/17 = 5.65
average mf latency per bank:
dram[0]:       4290      4411      2213      2391      2175      2315      2388      2378      2340      2533      2420      2559      6754      6653     11600     11836
dram[1]:       4409      4182      2405      2387      2333      2204      2106      2143      2423      2404      2405      2267      6547      6445     10913     10807
dram[2]:       4125      4436      2392      2348      2301      2321      2337      2293      2411      2161      2349      2519      6900      6674     10751     11253
dram[3]:       4273      4391      2391      2477      2292      2151      2350      2394      2304      2387      2343      2381      6716      6789     11783     11425
dram[4]:       4242      4215      2387      2443      2126      2143      2241      2383      2250      2290      2406      2428      5939      6504     10379     11108
dram[5]:       4404      4327      2401      2394      2230      2414      2448      2284      2460      2470      2404      2424      6846      6852     11275     11557
dram[6]:       3464      3525      2126      2224      2085      2230      1953      2107      2160      2270      2144      2341      5769      6335      9753     10374
dram[7]:       4325      4451      2290      2331      2451      2362      2384      2268      2596      2569      2535      2445      6994      7152     11082     10878
dram[8]:       3715      3938      2126      2302      2267      2342      2160      2526      2144      2399      2245      2418      6655      6855     10749     11195
dram[9]:       3924      3667      2329      2074      2332      2128      2420      2128      2538      2301      2378      2265      6972      6597     10030      9908
dram[10]:       4043      4172      2171      2116      2279      2252      2271      2200      2553      2580      2448      2458      6897      6917     10859     10839
dram[11]:       3922      4085      2144      2277      2315      2419      2300      2488      2624      2576      2501      2461      7101      7348     10585     11524
maximum mf latency per bank:
dram[0]:       2784      2393      2525      2455      2502      2428      2444      2207      2619      2390      2438      2752      2700      2763      2538      2473
dram[1]:       2537      2402      2861      2672      2504      2367      2531      2486      2672      2707      2838      2746      2970      2782      2677      2790
dram[2]:       2825      2934      2806      2712      2746      2534      2648      2533      2719      2891      2899      2901      2787      2532      2735      2726
dram[3]:       2706      2730      2617      2754      2850      2793      2906      2629      2516      2679      2888      2572      2720      2690      2770      2671
dram[4]:       3512      2581      2482      2642      2616      2753      2384      2660      2451      2826      2568      2782      2906      2929      2630      2593
dram[5]:       2502      2307      2725      2672      2847      2785      2761      2304      2469      2528      2710      2563      2787      2726      2686      3298
dram[6]:       2888      2994      2281      2666      2717      2976      2522      2854      2913      2951      2643      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2354      2633      2525      2543      2535      2561      2325      2610      2393      2358      2414      2275      2617      2571
dram[8]:       2756      2805      2717      2542      2707      2693      2587      2380      2864      2871      2648      2556      2661      2444      2770      2283
dram[9]:       2488      2777      2329      2556      2667      2610      2697      2681      2516      2407      2662      2773      2701      2598      2734      2515
dram[10]:       2390      2807      2524      2531      2522      2631      2633      2545      2704      2628      2740      2783      2252      2538      2321      2314
dram[11]:       2843      2342      2978      2093      2854      2584      2660      2424      2945      2378      2755      2277      2625      2563      3038      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9087484 n_act=52373 n_pre=52357 n_ref_event=4572360550251980812 n_req=60059 n_rd=60042 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.026
n_activity=1511209 dram_eff=0.1591
bk0: 3927a 9026785i bk1: 3720a 9039339i bk2: 3874a 9032653i bk3: 3745a 9039325i bk4: 3908a 9031898i bk5: 3762a 9040954i bk6: 3820a 9029761i bk7: 3738a 9034094i bk8: 3810a 9023827i bk9: 3742a 9031517i bk10: 3809a 9027992i bk11: 3708a 9035172i bk12: 3685a 9034053i bk13: 3695a 9034920i bk14: 3580a 9039858i bk15: 3519a 9041899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128141
Row_Buffer_Locality_read = 0.128160
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 2.665283
Bank_Level_Parallism_Col = 1.503162
Bank_Level_Parallism_Ready = 1.081449
write_to_read_ratio_blp_rw_average = 0.001075
GrpLevelPara = 1.330601 

BW Util details:
bwutil = 0.025997 
total_CMD = 9246472 
util_bw = 240384 
Wasted_Col = 766634 
Wasted_Row = 299643 
Idle = 7939811 

BW Util Bottlenecks: 
RCDc_limit = 1037124 
RCDWRc_limit = 160 
WTRc_limit = 1046 
RTWc_limit = 1470 
CCDLc_limit = 27869 
rwq = 0 
CCDLc_limit_alone = 27711 
WTRc_limit_alone = 981 
RTWc_limit_alone = 1377 

Commands details: 
total_CMD = 9246472 
n_nop = 9087484 
Read = 60042 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 52373 
n_pre = 52357 
n_ref = 4572360550251980812 
n_req = 60059 
total_req = 60096 

Dual Bus Interface Util: 
issued_total_row = 104730 
issued_total_col = 60096 
Row_Bus_Util =  0.011326 
CoL_Bus_Util = 0.006499 
Either_Row_CoL_Bus_Util = 0.017194 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.036720 
queue_avg = 0.265874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265874
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9079084 n_act=55435 n_pre=55419 n_ref_event=3908412411465448049 n_req=63677 n_rd=63658 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.02757
n_activity=1521704 dram_eff=0.1675
bk0: 3965a 9019758i bk1: 4010a 9014900i bk2: 3876a 9022544i bk3: 3967a 9016334i bk4: 3917a 9023004i bk5: 4060a 9007338i bk6: 4091a 9011515i bk7: 4136a 9004663i bk8: 4044a 9003999i bk9: 4048a 8998105i bk10: 3998a 9011338i bk11: 4137a 8997400i bk12: 3978a 9012364i bk13: 3963a 9009714i bk14: 3801a 9023116i bk15: 3667a 9026426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129639
Row_Buffer_Locality_read = 0.129677
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.911383
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.073132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027567 
total_CMD = 9246472 
util_bw = 254896 
Wasted_Col = 773273 
Wasted_Row = 287873 
Idle = 7930430 

BW Util Bottlenecks: 
RCDc_limit = 1074700 
RCDWRc_limit = 156 
WTRc_limit = 1441 
RTWc_limit = 1972 
CCDLc_limit = 31713 
rwq = 0 
CCDLc_limit_alone = 31500 
WTRc_limit_alone = 1372 
RTWc_limit_alone = 1828 

Commands details: 
total_CMD = 9246472 
n_nop = 9079084 
Read = 63658 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 55435 
n_pre = 55419 
n_ref = 3908412411465448049 
n_req = 63677 
total_req = 63724 

Dual Bus Interface Util: 
issued_total_row = 110854 
issued_total_col = 63724 
Row_Bus_Util =  0.011989 
CoL_Bus_Util = 0.006892 
Either_Row_CoL_Bus_Util = 0.018103 
Issued_on_Two_Bus_Simul_Util = 0.000778 
issued_two_Eff = 0.042954 
queue_avg = 0.303951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303951
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9082695 n_act=54177 n_pre=54161 n_ref_event=3908412411465448049 n_req=61945 n_rd=61924 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.02682
n_activity=1511642 dram_eff=0.1641
bk0: 3930a 9021575i bk1: 3882a 9023535i bk2: 3852a 9026906i bk3: 3843a 9027554i bk4: 3944a 9022074i bk5: 3920a 9029324i bk6: 3990a 9019835i bk7: 3933a 9022677i bk8: 3939a 9010391i bk9: 4004a 9009637i bk10: 3920a 9018335i bk11: 3734a 9028906i bk12: 3787a 9020021i bk13: 3812a 9021777i bk14: 3743a 9028597i bk15: 3691a 9031184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125595
Row_Buffer_Locality_read = 0.125638
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.808812
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.076321
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026821 
total_CMD = 9246472 
util_bw = 248000 
Wasted_Col = 769428 
Wasted_Row = 288204 
Idle = 7940840 

BW Util Bottlenecks: 
RCDc_limit = 1060216 
RCDWRc_limit = 200 
WTRc_limit = 1346 
RTWc_limit = 1115 
CCDLc_limit = 29546 
rwq = 0 
CCDLc_limit_alone = 29428 
WTRc_limit_alone = 1290 
RTWc_limit_alone = 1053 

Commands details: 
total_CMD = 9246472 
n_nop = 9082695 
Read = 61924 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 54177 
n_pre = 54161 
n_ref = 3908412411465448049 
n_req = 61945 
total_req = 62000 

Dual Bus Interface Util: 
issued_total_row = 108338 
issued_total_col = 62000 
Row_Bus_Util =  0.011717 
CoL_Bus_Util = 0.006705 
Either_Row_CoL_Bus_Util = 0.017712 
Issued_on_Two_Bus_Simul_Util = 0.000710 
issued_two_Eff = 0.040061 
queue_avg = 0.287677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287677
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9084280 n_act=53486 n_pre=53470 n_ref_event=2891422515659624736 n_req=61555 n_rd=61543 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02664
n_activity=1515091 dram_eff=0.1626
bk0: 3904a 9026965i bk1: 3867a 9027126i bk2: 3846a 9032226i bk3: 3871a 9028719i bk4: 3834a 9034575i bk5: 3955a 9025706i bk6: 3929a 9019673i bk7: 3947a 9020786i bk8: 3891a 9015961i bk9: 3928a 9010429i bk10: 3876a 9018103i bk11: 3869a 9020997i bk12: 3771a 9022107i bk13: 3814a 9028044i bk14: 3569a 9040981i bk15: 3672a 9028897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131281
Row_Buffer_Locality_read = 0.131290
Row_Buffer_Locality_write = 0.083333
Bank_Level_Parallism = 2.782069
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086378
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026642 
total_CMD = 9246472 
util_bw = 246344 
Wasted_Col = 764484 
Wasted_Row = 293753 
Idle = 7941891 

BW Util Bottlenecks: 
RCDc_limit = 1047510 
RCDWRc_limit = 120 
WTRc_limit = 705 
RTWc_limit = 483 
CCDLc_limit = 29164 
rwq = 0 
CCDLc_limit_alone = 29114 
WTRc_limit_alone = 677 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 9246472 
n_nop = 9084280 
Read = 61543 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 53486 
n_pre = 53470 
n_ref = 2891422515659624736 
n_req = 61555 
total_req = 61586 

Dual Bus Interface Util: 
issued_total_row = 106956 
issued_total_col = 61586 
Row_Bus_Util =  0.011567 
CoL_Bus_Util = 0.006660 
Either_Row_CoL_Bus_Util = 0.017541 
Issued_on_Two_Bus_Simul_Util = 0.000687 
issued_two_Eff = 0.039151 
queue_avg = 0.282681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282681
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9077071 n_act=56160 n_pre=56144 n_ref_event=2891422515659624736 n_req=64653 n_rd=64631 n_rd_L2_A=0 n_write=0 n_wr_bk=73 bw_util=0.02799
n_activity=1509701 dram_eff=0.1714
bk0: 4133a 9010528i bk1: 3940a 9021977i bk2: 4177a 9002424i bk3: 4050a 9013356i bk4: 4224a 9008571i bk5: 4025a 9018773i bk6: 4155a 9002712i bk7: 3885a 9022139i bk8: 4086a 9002235i bk9: 4028a 9004106i bk10: 3895a 9015630i bk11: 3987a 9010568i bk12: 4191a 8993490i bk13: 3954a 9012347i bk14: 4024a 9005453i bk15: 3877a 9009759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131533
Row_Buffer_Locality_read = 0.131578
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.966154
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.081869
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027991 
total_CMD = 9246472 
util_bw = 258816 
Wasted_Col = 773251 
Wasted_Row = 276038 
Idle = 7938367 

BW Util Bottlenecks: 
RCDc_limit = 1083461 
RCDWRc_limit = 198 
WTRc_limit = 1738 
RTWc_limit = 2395 
CCDLc_limit = 33365 
rwq = 0 
CCDLc_limit_alone = 33148 
WTRc_limit_alone = 1653 
RTWc_limit_alone = 2263 

Commands details: 
total_CMD = 9246472 
n_nop = 9077071 
Read = 64631 
Write = 0 
L2_Alloc = 0 
L2_WB = 73 
n_act = 56160 
n_pre = 56144 
n_ref = 2891422515659624736 
n_req = 64653 
total_req = 64704 

Dual Bus Interface Util: 
issued_total_row = 112304 
issued_total_col = 64704 
Row_Bus_Util =  0.012146 
CoL_Bus_Util = 0.006998 
Either_Row_CoL_Bus_Util = 0.018321 
Issued_on_Two_Bus_Simul_Util = 0.000823 
issued_two_Eff = 0.044905 
queue_avg = 0.305800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3058
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9088779 n_act=51947 n_pre=51931 n_ref_event=2891422515659624736 n_req=59727 n_rd=59722 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02584
n_activity=1522331 dram_eff=0.157
bk0: 3721a 9037463i bk1: 3687a 9038139i bk2: 3767a 9032890i bk3: 3697a 9039629i bk4: 3871a 9029256i bk5: 3741a 9037176i bk6: 3686a 9036675i bk7: 3734a 9037860i bk8: 3788a 9024094i bk9: 3769a 9025114i bk10: 3838a 9027766i bk11: 3716a 9032047i bk12: 3779a 9025725i bk13: 3726a 9025994i bk14: 3655a 9028810i bk15: 3547a 9036957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130477
Row_Buffer_Locality_read = 0.130488
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.697451
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083717
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025843 
total_CMD = 9246472 
util_bw = 238956 
Wasted_Col = 758896 
Wasted_Row = 305152 
Idle = 7943468 

BW Util Bottlenecks: 
RCDc_limit = 1026859 
RCDWRc_limit = 37 
WTRc_limit = 251 
RTWc_limit = 1200 
CCDLc_limit = 27715 
rwq = 0 
CCDLc_limit_alone = 27635 
WTRc_limit_alone = 237 
RTWc_limit_alone = 1134 

Commands details: 
total_CMD = 9246472 
n_nop = 9088779 
Read = 59722 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 51947 
n_pre = 51931 
n_ref = 2891422515659624736 
n_req = 59727 
total_req = 59739 

Dual Bus Interface Util: 
issued_total_row = 103878 
issued_total_col = 59739 
Row_Bus_Util =  0.011234 
CoL_Bus_Util = 0.006461 
Either_Row_CoL_Bus_Util = 0.017054 
Issued_on_Two_Bus_Simul_Util = 0.000641 
issued_two_Eff = 0.037567 
queue_avg = 0.293563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293563
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9068863 n_act=59791 n_pre=59775 n_ref_event=2891422515659624736 n_req=69228 n_rd=69209 n_rd_L2_A=0 n_write=0 n_wr_bk=67 bw_util=0.02997
n_activity=1516016 dram_eff=0.1828
bk0: 4264a 8981447i bk1: 4287a 8978267i bk2: 4496a 8957656i bk3: 4197a 8987798i bk4: 4529a 8955858i bk5: 4439a 8961933i bk6: 4307a 8975612i bk7: 4232a 8979445i bk8: 4483a 8951348i bk9: 4423a 8952102i bk10: 4341a 8962828i bk11: 4178a 8978781i bk12: 4509a 8946170i bk13: 4184a 8968020i bk14: 4257a 8965374i bk15: 4083a 8983760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.136491
Row_Buffer_Locality_read = 0.136528
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.474916
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.077116
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029969 
total_CMD = 9246472 
util_bw = 277104 
Wasted_Col = 773915 
Wasted_Row = 262146 
Idle = 7933307 

BW Util Bottlenecks: 
RCDc_limit = 1118829 
RCDWRc_limit = 127 
WTRc_limit = 1600 
RTWc_limit = 2423 
CCDLc_limit = 40027 
rwq = 0 
CCDLc_limit_alone = 39795 
WTRc_limit_alone = 1528 
RTWc_limit_alone = 2263 

Commands details: 
total_CMD = 9246472 
n_nop = 9068863 
Read = 69209 
Write = 0 
L2_Alloc = 0 
L2_WB = 67 
n_act = 59791 
n_pre = 59775 
n_ref = 2891422515659624736 
n_req = 69228 
total_req = 69276 

Dual Bus Interface Util: 
issued_total_row = 119566 
issued_total_col = 69276 
Row_Bus_Util =  0.012931 
CoL_Bus_Util = 0.007492 
Either_Row_CoL_Bus_Util = 0.019208 
Issued_on_Two_Bus_Simul_Util = 0.001215 
issued_two_Eff = 0.063246 
queue_avg = 0.454055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.454055
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9087347 n_act=52482 n_pre=52466 n_ref_event=2891422515659624736 n_req=60052 n_rd=60034 n_rd_L2_A=0 n_write=0 n_wr_bk=61 bw_util=0.026
n_activity=1503780 dram_eff=0.1599
bk0: 3794a 9038812i bk1: 3624a 9044469i bk2: 3976a 9026736i bk3: 3730a 9041569i bk4: 3860a 9032341i bk5: 3752a 9037426i bk6: 3802a 9033590i bk7: 3818a 9032886i bk8: 3849a 9021909i bk9: 3640a 9035797i bk10: 3842a 9027872i bk11: 3699a 9038700i bk12: 3704a 9029819i bk13: 3663a 9032691i bk14: 3648a 9037467i bk15: 3633a 9034295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126241
Row_Buffer_Locality_read = 0.126278
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.685095
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.080074
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025997 
total_CMD = 9246472 
util_bw = 240380 
Wasted_Col = 761253 
Wasted_Row = 294715 
Idle = 7950124 

BW Util Bottlenecks: 
RCDc_limit = 1036964 
RCDWRc_limit = 165 
WTRc_limit = 847 
RTWc_limit = 1237 
CCDLc_limit = 27872 
rwq = 0 
CCDLc_limit_alone = 27777 
WTRc_limit_alone = 831 
RTWc_limit_alone = 1158 

Commands details: 
total_CMD = 9246472 
n_nop = 9087347 
Read = 60034 
Write = 0 
L2_Alloc = 0 
L2_WB = 61 
n_act = 52482 
n_pre = 52466 
n_ref = 2891422515659624736 
n_req = 60052 
total_req = 60095 

Dual Bus Interface Util: 
issued_total_row = 104948 
issued_total_col = 60095 
Row_Bus_Util =  0.011350 
CoL_Bus_Util = 0.006499 
Either_Row_CoL_Bus_Util = 0.017209 
Issued_on_Two_Bus_Simul_Util = 0.000640 
issued_two_Eff = 0.037191 
queue_avg = 0.246354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246354
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9078272 n_act=55862 n_pre=55846 n_ref_event=2891422515659624736 n_req=64248 n_rd=64233 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.02781
n_activity=1493188 dram_eff=0.1722
bk0: 4195a 9004739i bk1: 4009a 9014031i bk2: 4051a 9013441i bk3: 3953a 9017703i bk4: 3981a 9016271i bk5: 3925a 9020057i bk6: 4256a 9000331i bk7: 3940a 9017278i bk8: 4141a 8994455i bk9: 4023a 9005981i bk10: 4205a 8998179i bk11: 3989a 9015865i bk12: 4118a 8995745i bk13: 3837a 9016963i bk14: 3915a 9007645i bk15: 3695a 9022073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130728
Row_Buffer_Locality_read = 0.130743
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 2.985203
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.084320
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027810 
total_CMD = 9246472 
util_bw = 257148 
Wasted_Col = 768490 
Wasted_Row = 271753 
Idle = 7949081 

BW Util Bottlenecks: 
RCDc_limit = 1077807 
RCDWRc_limit = 99 
WTRc_limit = 1297 
RTWc_limit = 4113 
CCDLc_limit = 33434 
rwq = 0 
CCDLc_limit_alone = 33033 
WTRc_limit_alone = 1222 
RTWc_limit_alone = 3787 

Commands details: 
total_CMD = 9246472 
n_nop = 9078272 
Read = 64233 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 55862 
n_pre = 55846 
n_ref = 2891422515659624736 
n_req = 64248 
total_req = 64287 

Dual Bus Interface Util: 
issued_total_row = 111708 
issued_total_col = 64287 
Row_Bus_Util =  0.012081 
CoL_Bus_Util = 0.006953 
Either_Row_CoL_Bus_Util = 0.018191 
Issued_on_Two_Bus_Simul_Util = 0.000843 
issued_two_Eff = 0.046344 
queue_avg = 0.334552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.334552
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9077119 n_act=56804 n_pre=56788 n_ref_event=3544670595274797939 n_req=65495 n_rd=65468 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.02836
n_activity=1486426 dram_eff=0.1764
bk0: 4037a 9002429i bk1: 4328a 8978117i bk2: 3913a 9011208i bk3: 4118a 9001792i bk4: 3991a 9001265i bk5: 4396a 8977004i bk6: 3949a 9002201i bk7: 4306a 8974865i bk8: 3937a 8996495i bk9: 4378a 8962576i bk10: 3969a 8999798i bk11: 4317a 8973737i bk12: 3800a 9003198i bk13: 4083a 8984131i bk14: 3882a 8997230i bk15: 4064a 8990483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132850
Row_Buffer_Locality_read = 0.132874
Row_Buffer_Locality_write = 0.074074
Bank_Level_Parallism = 3.255273
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.077011
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028363 
total_CMD = 9246472 
util_bw = 262256 
Wasted_Col = 757643 
Wasted_Row = 266285 
Idle = 7960288 

BW Util Bottlenecks: 
RCDc_limit = 1077401 
RCDWRc_limit = 166 
WTRc_limit = 2165 
RTWc_limit = 6589 
CCDLc_limit = 36205 
rwq = 0 
CCDLc_limit_alone = 35661 
WTRc_limit_alone = 2077 
RTWc_limit_alone = 6133 

Commands details: 
total_CMD = 9246472 
n_nop = 9077119 
Read = 65468 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 56804 
n_pre = 56788 
n_ref = 3544670595274797939 
n_req = 65495 
total_req = 65564 

Dual Bus Interface Util: 
issued_total_row = 113592 
issued_total_col = 65564 
Row_Bus_Util =  0.012285 
CoL_Bus_Util = 0.007091 
Either_Row_CoL_Bus_Util = 0.018315 
Issued_on_Two_Bus_Simul_Util = 0.001060 
issued_two_Eff = 0.057885 
queue_avg = 0.403372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403372
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9083186 n_act=53883 n_pre=53867 n_ref_event=3544670595274797939 n_req=61927 n_rd=61904 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.02681
n_activity=1496969 dram_eff=0.1656
bk0: 3890a 9027228i bk1: 3894a 9027423i bk2: 3818a 9031596i bk3: 3852a 9035530i bk4: 3965a 9025156i bk5: 3875a 9032137i bk6: 3898a 9022912i bk7: 3947a 9022568i bk8: 3925a 9016743i bk9: 3847a 9018612i bk10: 4055a 9012751i bk11: 3917a 9020688i bk12: 3928a 9014081i bk13: 3707a 9026357i bk14: 3696a 9031340i bk15: 3690a 9031988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130089
Row_Buffer_Locality_read = 0.130105
Row_Buffer_Locality_write = 0.086957
Bank_Level_Parallism = 2.790855
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.079428
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026814 
total_CMD = 9246472 
util_bw = 247932 
Wasted_Col = 768065 
Wasted_Row = 285139 
Idle = 7945336 

BW Util Bottlenecks: 
RCDc_limit = 1055733 
RCDWRc_limit = 222 
WTRc_limit = 1272 
RTWc_limit = 1801 
CCDLc_limit = 29845 
rwq = 0 
CCDLc_limit_alone = 29702 
WTRc_limit_alone = 1224 
RTWc_limit_alone = 1706 

Commands details: 
total_CMD = 9246472 
n_nop = 9083186 
Read = 61904 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 53883 
n_pre = 53867 
n_ref = 3544670595274797939 
n_req = 61927 
total_req = 61983 

Dual Bus Interface Util: 
issued_total_row = 107750 
issued_total_col = 61983 
Row_Bus_Util =  0.011653 
CoL_Bus_Util = 0.006703 
Either_Row_CoL_Bus_Util = 0.017659 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.039483 
queue_avg = 0.282756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282756
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9246472 n_nop=9088310 n_act=51930 n_pre=51914 n_ref_event=3544670595274797939 n_req=59774 n_rd=59760 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02587
n_activity=1516732 dram_eff=0.1577
bk0: 3867a 9032576i bk1: 3737a 9040444i bk2: 3813a 9036013i bk3: 3661a 9045582i bk4: 3899a 9033319i bk5: 3608a 9050775i bk6: 3992a 9021966i bk7: 3582a 9043539i bk8: 3885a 9023770i bk9: 3670a 9035441i bk10: 3833a 9026879i bk11: 3654a 9038462i bk12: 3751a 9031328i bk13: 3490a 9045847i bk14: 3810a 9029375i bk15: 3508a 9047822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131378
Row_Buffer_Locality_read = 0.131409
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.639857
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.085156
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025872 
total_CMD = 9246472 
util_bw = 239228 
Wasted_Col = 761117 
Wasted_Row = 304678 
Idle = 7941449 

BW Util Bottlenecks: 
RCDc_limit = 1028337 
RCDWRc_limit = 149 
WTRc_limit = 624 
RTWc_limit = 921 
CCDLc_limit = 27293 
rwq = 0 
CCDLc_limit_alone = 27221 
WTRc_limit_alone = 608 
RTWc_limit_alone = 865 

Commands details: 
total_CMD = 9246472 
n_nop = 9088310 
Read = 59760 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 51930 
n_pre = 51914 
n_ref = 3544670595274797939 
n_req = 59774 
total_req = 59807 

Dual Bus Interface Util: 
issued_total_row = 103844 
issued_total_col = 59807 
Row_Bus_Util =  0.011231 
CoL_Bus_Util = 0.006468 
Either_Row_CoL_Bus_Util = 0.017105 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.034705 
queue_avg = 0.264973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 282555, Miss = 30413, Miss_rate = 0.108, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 285643, Miss = 29632, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 29
L2_cache_bank[2]: Access = 290826, Miss = 31673, Miss_rate = 0.109, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 284157, Miss = 31990, Miss_rate = 0.113, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 283437, Miss = 31105, Miss_rate = 0.110, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 285958, Miss = 30821, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 286757, Miss = 30620, Miss_rate = 0.107, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 290335, Miss = 30926, Miss_rate = 0.107, Pending_hits = 5, Reservation_fails = 1
L2_cache_bank[8]: Access = 288613, Miss = 32893, Miss_rate = 0.114, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[9]: Access = 291367, Miss = 31746, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 284277, Miss = 30105, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 281424, Miss = 29617, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 280616, Miss = 35188, Miss_rate = 0.125, Pending_hits = 11, Reservation_fails = 86
L2_cache_bank[13]: Access = 288040, Miss = 34027, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 22
L2_cache_bank[14]: Access = 287882, Miss = 30481, Miss_rate = 0.106, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 282959, Miss = 29560, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 286515, Miss = 32865, Miss_rate = 0.115, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[17]: Access = 287537, Miss = 31371, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 284170, Miss = 31482, Miss_rate = 0.111, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 286463, Miss = 33997, Miss_rate = 0.119, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[20]: Access = 285890, Miss = 31175, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 283307, Miss = 30731, Miss_rate = 0.108, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[22]: Access = 283977, Miss = 30850, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 281086, Miss = 28910, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 4
L2_total_cache_accesses = 6853791
L2_total_cache_misses = 752178
L2_total_cache_miss_rate = 0.1097
L2_total_cache_pending_hits = 261
L2_total_cache_reservation_fails = 142
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6082756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 479205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 260
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6835144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18647
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 142
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6853791
icnt_total_pkts_simt_to_mem=6853791
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6853791
Req_Network_cycles = 3605614
Req_Network_injected_packets_per_cycle =       1.9009 
Req_Network_conflicts_per_cycle =       1.4441
Req_Network_conflicts_per_cycle_util =       8.4130
Req_Bank_Level_Parallism =      11.0742
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.1898
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1219

Reply_Network_injected_packets_num = 6853791
Reply_Network_cycles = 3605614
Reply_Network_injected_packets_per_cycle =        1.9009
Reply_Network_conflicts_per_cycle =        0.8419
Reply_Network_conflicts_per_cycle_util =       4.9087
Reply_Bank_Level_Parallism =      11.0826
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2190
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0634
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 33 min, 28 sec (9208 sec)
gpgpu_simulation_rate = 5701 (inst/sec)
gpgpu_simulation_rate = 391 (cycle/sec)
gpgpu_silicon_slowdown = 3491048x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_base] = 9205179.765000 ms.
Verifying...
Total element = 1704838, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 22899 || total err Element = 22899
	runtime [serial] = 29.848000 ms.
Correct
GPGPU-Sim: *** exit detected ***
