Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.57 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.57 secs
 
--> Reading design: digi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "digi.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "digi"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : digi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\alarm\alarm.v" into library work
Parsing module <digi>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <digi>.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 66: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 99: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 103: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 114: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 118: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 129: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 133: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 146: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 150: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 680: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "D:\alarm\alarm.v" Line 683: Result of 32-bit expression is truncated to fit in 15-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <digi>.
    Related source file is "D:\alarm\alarm.v".
        clkdivider = 28409
    Register <swt1> equivalent to <light1> has been removed
    Found 26-bit register for signal <count_clk>.
    Found 6-bit register for signal <count_sec>.
    Found 6-bit register for signal <count_min>.
    Found 5-bit register for signal <count_hr>.
    Found 6-bit register for signal <count_min_alm>.
    Found 5-bit register for signal <count_hr_alm>.
    Found 2-bit register for signal <temp_tg>.
    Found 1-bit register for signal <ld>.
    Found 7-bit register for signal <temp_data>.
    Found 8-bit register for signal <AN>.
    Found 1-bit register for signal <DP>.
    Found 20-bit register for signal <d_count>.
    Found 1-bit register for signal <PWM>.
    Found 1-bit register for signal <SD>.
    Found 24-bit register for signal <tone>.
    Found 15-bit register for signal <counter>.
    Found 1-bit register for signal <speaker>.
    Found 1-bit register for signal <clk_snd>.
    Found 26-bit adder for signal <count_clk[25]_GND_1_o_add_2_OUT> created at line 66.
    Found 2-bit adder for signal <temp_tg[1]_GND_1_o_add_6_OUT> created at line 91.
    Found 5-bit adder for signal <count_hr[4]_GND_1_o_add_8_OUT> created at line 99.
    Found 6-bit adder for signal <count_min[5]_GND_1_o_add_12_OUT> created at line 114.
    Found 6-bit adder for signal <count_min_alm[5]_GND_1_o_add_16_OUT> created at line 129.
    Found 5-bit adder for signal <count_hr_alm[4]_GND_1_o_add_20_OUT> created at line 146.
    Found 6-bit adder for signal <count_sec[5]_GND_1_o_add_40_OUT> created at line 162.
    Found 20-bit adder for signal <d_count[19]_GND_1_o_add_134_OUT> created at line 640.
    Found 24-bit adder for signal <tone[23]_GND_1_o_add_141_OUT> created at line 680.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_10_OUT<4:0>> created at line 103.
    Found 6-bit subtractor for signal <GND_1_o_GND_1_o_sub_14_OUT<5:0>> created at line 118.
    Found 6-bit subtractor for signal <GND_1_o_GND_1_o_sub_18_OUT<5:0>> created at line 133.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_22_OUT<4:0>> created at line 150.
    Found 15-bit subtractor for signal <GND_1_o_GND_1_o_sub_147_OUT<14:0>> created at line 683.
    Found 4x8-bit Read Only RAM for signal <temp_tg[1]_PWR_1_o_wide_mux_125_OUT>
    Found 64x14-bit Read Only RAM for signal <_n0658>
    Found 64x14-bit Read Only RAM for signal <_n0733>
    Found 32x14-bit Read Only RAM for signal <_n0766>
    Found 32x14-bit Read Only RAM for signal <_n0799>
    Found 6-bit comparator equal for signal <count_min[5]_count_min_alm[5]_equal_63_o> created at line 186
    Found 5-bit comparator equal for signal <count_hr[4]_count_hr_alm[4]_equal_64_o> created at line 186
    Summary:
	inferred   5 RAM(s).
	inferred  12 Adder/Subtractor(s).
	inferred 136 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  60 Multiplexer(s).
Unit <digi> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x14-bit single-port Read Only RAM                   : 2
 4x8-bit single-port Read Only RAM                     : 1
 64x14-bit single-port Read Only RAM                   : 2
# Adders/Subtractors                                   : 12
 15-bit subtractor                                     : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 26-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
 6-bit addsub                                          : 1
 6-bit subtractor                                      : 1
# Registers                                            : 18
 1-bit register                                        : 6
 15-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 1
 24-bit register                                       : 1
 26-bit register                                       : 1
 5-bit register                                        : 2
 6-bit register                                        : 3
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 5-bit comparator equal                                : 1
 6-bit comparator equal                                : 1
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 14
 15-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 14

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <digi>.
The following registers are absorbed into counter <count_min_alm>: 1 register on signal <count_min_alm>.
The following registers are absorbed into counter <count_hr_alm>: 1 register on signal <count_hr_alm>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <tone>: 1 register on signal <tone>.
The following registers are absorbed into counter <count_clk>: 1 register on signal <count_clk>.
The following registers are absorbed into counter <d_count>: 1 register on signal <d_count>.
The following registers are absorbed into counter <temp_tg>: 1 register on signal <temp_tg>.
The following registers are absorbed into counter <count_sec>: 1 register on signal <count_sec>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <count_hr> prevents it from being combined with the RAM <Mram__n0799> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count_hr>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <count_min> prevents it from being combined with the RAM <Mram__n0733> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count_min>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0658> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count_min_alm> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0766> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count_hr_alm>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_temp_tg[1]_PWR_1_o_wide_mux_125_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <temp_tg>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <digi> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x14-bit single-port distributed Read Only RAM       : 2
 4x8-bit single-port distributed Read Only RAM         : 1
 64x14-bit single-port distributed Read Only RAM       : 2
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Counters                                             : 8
 15-bit down counter                                   : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 26-bit up counter                                     : 1
 5-bit updown counter                                  : 1
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 2
 5-bit comparator equal                                : 1
 6-bit comparator equal                                : 1
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 14
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <digi> ...
INFO:Xst:2261 - The FF/Latch <tone_0> in Unit <digi> is equivalent to the following FF/Latch, which will be removed : <count_clk_0> 
INFO:Xst:2261 - The FF/Latch <tone_1> in Unit <digi> is equivalent to the following FF/Latch, which will be removed : <count_clk_1> 
INFO:Xst:2261 - The FF/Latch <tone_2> in Unit <digi> is equivalent to the following FF/Latch, which will be removed : <count_clk_2> 
INFO:Xst:2261 - The FF/Latch <tone_3> in Unit <digi> is equivalent to the following FF/Latch, which will be removed : <count_clk_3> 
INFO:Xst:2261 - The FF/Latch <tone_4> in Unit <digi> is equivalent to the following FF/Latch, which will be removed : <count_clk_4> 
INFO:Xst:2261 - The FF/Latch <tone_5> in Unit <digi> is equivalent to the following FF/Latch, which will be removed : <count_clk_5> 
INFO:Xst:2261 - The FF/Latch <tone_6> in Unit <digi> is equivalent to the following FF/Latch, which will be removed : <count_clk_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block digi, actual ratio is 0.
FlipFlop light1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 130
 Flip-Flops                                            : 130

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : digi.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 480
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 68
#      LUT2                        : 9
#      LUT3                        : 28
#      LUT4                        : 32
#      LUT5                        : 54
#      LUT6                        : 101
#      MUXCY                       : 81
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 78
# FlipFlops/Latches                : 130
#      FD                          : 42
#      FDE                         : 10
#      FDR                         : 40
#      FDRE                        : 30
#      FDSE                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 5
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             129  out of  126800     0%  
 Number of Slice LUTs:                  317  out of  63400     0%  
    Number used as Logic:               317  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    318
   Number with an unused Flip Flop:     189  out of    318    59%  
   Number with an unused LUT:             1  out of    318     0%  
   Number of fully used LUT-FF pairs:   128  out of    318    40%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    210    11%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 100   |
clk_snd                            | BUFG                   | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.841ns (Maximum Frequency: 260.369MHz)
   Minimum input arrival time before clock: 2.295ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.841ns (frequency: 260.369MHz)
  Total number of paths / destination ports: 8283 / 164
-------------------------------------------------------------------------
Delay:               3.841ns (Levels of Logic = 6)
  Source:            d_count_17 (FF)
  Destination:       temp_AN_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d_count_17 to temp_AN_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.561  d_count_17 (d_count_17)
     LUT4:I0->O            1   0.097   0.295  GND_1_o_GND_1_o_equal_101_o<19>1_SW0 (N16)
     LUT6:I5->O            5   0.097   0.314  GND_1_o_GND_1_o_equal_101_o<19>1 (GND_1_o_GND_1_o_equal_101_o<19>1)
     LUT6:I5->O           25   0.097   0.401  GND_1_o_GND_1_o_equal_107_o<19>11 (GND_1_o_GND_1_o_equal_107_o<19>1)
     LUT3:I2->O            8   0.097   0.589  GND_1_o_GND_1_o_equal_125_o<19>1 (GND_1_o_GND_1_o_equal_125_o)
     LUT6:I2->O            1   0.097   0.295  _n0400_inv1 (_n0400_inv1)
     LUT6:I5->O           16   0.097   0.348  _n0400_inv3 (_n0400_inv)
     FDE:CE                    0.095          temp_AN_0
    ----------------------------------------
    Total                      3.841ns (1.038ns logic, 2.803ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_snd'
  Clock period: 2.666ns (frequency: 375.136MHz)
  Total number of paths / destination ports: 577 / 69
-------------------------------------------------------------------------
Delay:               2.666ns (Levels of Logic = 3)
  Source:            count_sec_5 (FF)
  Destination:       count_hr_0 (FF)
  Source Clock:      clk_snd rising
  Destination Clock: clk_snd rising

  Data Path: count_sec_5 to count_hr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.361   0.697  count_sec_5 (count_sec_5)
     LUT6:I0->O           11   0.097   0.342  count_sec[5]_PWR_1_o_equal_42_o<5>1 (count_sec[5]_PWR_1_o_equal_42_o)
     LUT6:I5->O            8   0.097   0.327  Mmux_count_hr[4]_count_hr[4]_mux_54_OUT21 (Mmux_count_hr[4]_count_hr[4]_mux_54_OUT21)
     LUT6:I5->O            5   0.097   0.298  _n03451 (_n0345)
     FDRE:R                    0.349          count_hr_0
    ----------------------------------------
    Total                      2.666ns (1.001ns logic, 1.665ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_snd'
  Total number of paths / destination ports: 185 / 80
-------------------------------------------------------------------------
Offset:              2.269ns (Levels of Logic = 4)
  Source:            set1 (PAD)
  Destination:       count_hr_0 (FF)
  Destination Clock: clk_snd rising

  Data Path: set1 to count_hr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   0.001   0.618  set1_IBUF (set1_IBUF)
     LUT3:I0->O            2   0.097   0.383  Mmux_count_hr[4]_count_hr[4]_mux_54_OUT21_SW0 (N14)
     LUT6:I4->O            8   0.097   0.327  Mmux_count_hr[4]_count_hr[4]_mux_54_OUT21 (Mmux_count_hr[4]_count_hr[4]_mux_54_OUT21)
     LUT6:I5->O            5   0.097   0.298  _n03451 (_n0345)
     FDRE:R                    0.349          count_hr_0
    ----------------------------------------
    Total                      2.269ns (0.641ns logic, 1.628ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 47 / 38
-------------------------------------------------------------------------
Offset:              2.295ns (Levels of Logic = 4)
  Source:            set1 (PAD)
  Destination:       temp_data_1 (FF)
  Destination Clock: clk rising

  Data Path: set1 to temp_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   0.001   0.790  set1_IBUF (set1_IBUF)
     LUT5:I0->O            1   0.097   0.693  Mmux_temp_data[6]_temp_data[6]_mux_128_OUT22 (Mmux_temp_data[6]_temp_data[6]_mux_128_OUT21)
     LUT6:I0->O            1   0.097   0.511  Mmux_temp_data[6]_temp_data[6]_mux_128_OUT23 (Mmux_temp_data[6]_temp_data[6]_mux_128_OUT22)
     LUT6:I3->O            1   0.097   0.000  Mmux_temp_data[6]_temp_data[6]_mux_128_OUT29 (temp_data[6]_temp_data[6]_mux_128_OUT<1>)
     FDSE:D                    0.008          temp_data_1
    ----------------------------------------
    Total                      2.295ns (0.300ns logic, 1.995ns route)
                                       (13.1% logic, 86.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            temp_AN_7 (FF)
  Destination:       AN<7> (PAD)
  Source Clock:      clk rising

  Data Path: temp_AN_7 to AN<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  temp_AN_7 (temp_AN_7)
     OBUF:I->O                 0.000          AN_7_OBUF (AN<7>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.841|         |         |         |
clk_snd        |    4.036|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_snd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_snd        |    2.666|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.66 secs
 
--> 

Total memory usage is 507148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :   12 (   0 filtered)

