$comment
	File created using the following command:
		vcd file demux2x1.msim.vcd -direction
$end
$date
	Sat Oct 06 13:43:50 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module demux2x1_vlg_vec_tst $end
$var reg 10 ! e [9:0] $end
$var reg 1 " sel $end
$var wire 1 # s0 [9] $end
$var wire 1 $ s0 [8] $end
$var wire 1 % s0 [7] $end
$var wire 1 & s0 [6] $end
$var wire 1 ' s0 [5] $end
$var wire 1 ( s0 [4] $end
$var wire 1 ) s0 [3] $end
$var wire 1 * s0 [2] $end
$var wire 1 + s0 [1] $end
$var wire 1 , s0 [0] $end
$var wire 1 - s1 [9] $end
$var wire 1 . s1 [8] $end
$var wire 1 / s1 [7] $end
$var wire 1 0 s1 [6] $end
$var wire 1 1 s1 [5] $end
$var wire 1 2 s1 [4] $end
$var wire 1 3 s1 [3] $end
$var wire 1 4 s1 [2] $end
$var wire 1 5 s1 [1] $end
$var wire 1 6 s1 [0] $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > s0[0]~output_o $end
$var wire 1 ? s0[1]~output_o $end
$var wire 1 @ s0[2]~output_o $end
$var wire 1 A s0[3]~output_o $end
$var wire 1 B s0[4]~output_o $end
$var wire 1 C s0[5]~output_o $end
$var wire 1 D s0[6]~output_o $end
$var wire 1 E s0[7]~output_o $end
$var wire 1 F s0[8]~output_o $end
$var wire 1 G s0[9]~output_o $end
$var wire 1 H s1[0]~output_o $end
$var wire 1 I s1[1]~output_o $end
$var wire 1 J s1[2]~output_o $end
$var wire 1 K s1[3]~output_o $end
$var wire 1 L s1[4]~output_o $end
$var wire 1 M s1[5]~output_o $end
$var wire 1 N s1[6]~output_o $end
$var wire 1 O s1[7]~output_o $end
$var wire 1 P s1[8]~output_o $end
$var wire 1 Q s1[9]~output_o $end
$var wire 1 R e[0]~input_o $end
$var wire 1 S sel~input_o $end
$var wire 1 T sel~inputclkctrl_outclk $end
$var wire 1 U s0[0]$latch~combout $end
$var wire 1 V e[1]~input_o $end
$var wire 1 W s0[1]$latch~combout $end
$var wire 1 X e[2]~input_o $end
$var wire 1 Y s0[2]$latch~combout $end
$var wire 1 Z e[3]~input_o $end
$var wire 1 [ s0[3]$latch~combout $end
$var wire 1 \ e[4]~input_o $end
$var wire 1 ] s0[4]$latch~combout $end
$var wire 1 ^ e[5]~input_o $end
$var wire 1 _ s0[5]$latch~combout $end
$var wire 1 ` e[6]~input_o $end
$var wire 1 a s0[6]$latch~combout $end
$var wire 1 b e[7]~input_o $end
$var wire 1 c s0[7]$latch~combout $end
$var wire 1 d e[8]~input_o $end
$var wire 1 e s0[8]$latch~combout $end
$var wire 1 f e[9]~input_o $end
$var wire 1 g s0[9]$latch~combout $end
$var wire 1 h s1[0]$latch~combout $end
$var wire 1 i s1[1]$latch~combout $end
$var wire 1 j s1[2]$latch~combout $end
$var wire 1 k s1[3]$latch~combout $end
$var wire 1 l s1[4]$latch~combout $end
$var wire 1 m s1[5]$latch~combout $end
$var wire 1 n s1[6]$latch~combout $end
$var wire 1 o s1[7]$latch~combout $end
$var wire 1 p s1[8]$latch~combout $end
$var wire 1 q s1[9]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
0"
1,
0+
1*
0)
0(
0'
0&
0%
0$
0#
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x7
08
19
x:
1;
1<
1=
1>
0?
1@
0A
0B
0C
0D
0E
0F
0G
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
1R
0S
0T
1U
0V
0W
1X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
xh
xi
xj
xk
xl
xm
xn
xo
xp
xq
$end
#80000
1"
1S
1T
07
0q
0p
0o
0n
0m
0l
0k
1j
0i
1h
0Q
0P
0O
0N
0M
0L
0K
1J
0I
1H
0-
0.
0/
00
01
02
03
14
05
16
#180000
0"
0S
0T
17
#380000
b1 !
b11 !
b10 !
0R
1V
0X
07
0U
1W
0Y
0>
1?
0@
0,
1+
0*
#480000
1"
1S
1T
17
0j
1i
0h
0J
1I
0H
04
15
06
#540000
0"
0S
0T
07
#750000
b110 !
b100 !
b101 !
1R
0V
1X
17
1U
0W
1Y
1>
0?
1@
1,
0+
1*
#1000000
