// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="nnlayer_nnlayer,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.526000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=21,HLS_SYN_DSP=0,HLS_SYN_FF=14365,HLS_SYN_LUT=11541,HLS_VERSION=2021_2}" *)

module nnlayer (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 16;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

wire   [0:0] ap_local_deadlock;
 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [15:0] input_r_q0;
reg   [6:0] output_r_address0;
reg    output_r_ce0;
reg    output_r_we0;
reg   [15:0] output_r_d0;
wire   [6:0] bias_address0;
reg    bias_ce0;
wire   [15:0] bias_q0;
wire   [15:0] weights_q0;
wire   [15:0] numOfInputNeurons;
wire   [15:0] numOfOutputNeurons;
wire   [7:0] activation;
reg   [6:0] output_V_address0;
reg    output_V_ce0;
reg    output_V_we0;
reg   [15:0] output_V_d0;
wire   [15:0] output_V_q0;
reg    output_V_ce1;
wire   [15:0] output_V_q1;
reg   [7:0] activation_read_reg_325;
reg   [15:0] numOfOutputNeurons_read_reg_329;
reg   [15:0] numOfInputNeurons_read_reg_340;
wire  signed [13:0] empty_fu_244_p1;
reg  signed [13:0] empty_reg_363;
wire   [0:0] icmp_ln83_fu_248_p2;
reg   [0:0] icmp_ln83_reg_368;
reg   [15:0] outNeurons_1_reg_372;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln83_1_fu_262_p2;
wire   [63:0] zext_ln85_fu_282_p1;
reg   [63:0] zext_ln85_reg_385;
wire    ap_CS_fsm_state5;
wire  signed [13:0] grp_fu_313_p2;
reg   [13:0] mul_i_reg_395;
reg   [15:0] bias_load_reg_400;
wire    ap_CS_fsm_state6;
wire   [15:0] rhs_2_fu_293_p3;
reg   [15:0] rhs_2_reg_405;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln1547_fu_307_p2;
reg   [0:0] icmp_ln1547_reg_414;
wire    ap_CS_fsm_state12;
reg   [6:0] resArray_V_address0;
reg    resArray_V_ce0;
reg    resArray_V_we0;
reg   [31:0] resArray_V_d0;
wire   [31:0] resArray_V_q0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_ready;
wire   [7:0] grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_overflow_4_out;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_overflow_4_out_ap_vld;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_ready;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_d0;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_ready;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_d0;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_ready;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_d0;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_ready;
wire   [13:0] grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_ce0;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_ce0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out_ap_vld;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_ready;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_we0;
wire   [31:0] grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_d0;
wire   [63:0] grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out_ap_vld;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_d0;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address1;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce1;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_ready;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_ce0;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_d0;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state8;
reg   [15:0] outNeurons_fu_98;
wire   [15:0] outNeurons_2_fu_267_p2;
wire  signed [13:0] grp_fu_313_p0;
reg    ap_predicate_op92_call_state13;
reg    ap_block_state13_on_subcall_done;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_predicate_op102_call_state14;
reg    ap_block_state14_on_subcall_done;
reg    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg = 1'b0;
end

nnlayer_output_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
output_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_V_address0),
    .ce0(output_V_ce0),
    .we0(output_V_we0),
    .d0(output_V_d0),
    .q0(output_V_q0),
    .address1(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address1),
    .ce1(output_V_ce1),
    .q1(output_V_q1)
);

nnlayer_resArray_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
resArray_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(resArray_V_address0),
    .ce0(resArray_V_ce0),
    .we0(resArray_V_we0),
    .d0(resArray_V_d0),
    .q0(resArray_V_q0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_45_1 grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_ready),
    .numOfOutputNeurons(numOfOutputNeurons_read_reg_329),
    .overflow_4_out(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_overflow_4_out),
    .overflow_4_out_ap_vld(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_overflow_4_out_ap_vld),
    .output_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_address0),
    .output_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_ce0),
    .output_V_q0(output_V_q0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_30_1 grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_ready),
    .numOfOutputNeurons(numOfOutputNeurons_read_reg_329),
    .output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_address0),
    .output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_ce0),
    .output_r_we0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_we0),
    .output_r_d0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_d0),
    .output_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_address0),
    .output_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_ce0),
    .output_V_q0(output_V_q0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1 grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_ready),
    .numOfOutputNeurons(numOfOutputNeurons_read_reg_329),
    .output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_address0),
    .output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_ce0),
    .output_r_we0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_we0),
    .output_r_d0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_d0),
    .output_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_address0),
    .output_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_ce0),
    .output_V_q0(output_V_q0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_105_1 grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_ready),
    .numOfOutputNeurons(numOfOutputNeurons_read_reg_329),
    .output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_address0),
    .output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_ce0),
    .output_r_we0(grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_we0),
    .output_r_d0(grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_d0),
    .output_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_address0),
    .output_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_ce0),
    .output_V_q0(output_V_q0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_86_2 grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_ready),
    .bias_load(bias_load_reg_400),
    .numOfInputNeurons(numOfInputNeurons_read_reg_340),
    .mul_i(mul_i_reg_395),
    .weights_address0(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_address0),
    .weights_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_ce0),
    .weights_q0(weights_q0),
    .input_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_address0),
    .input_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_ce0),
    .input_r_q0(input_r_q0),
    .lhs_out(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out),
    .lhs_out_ap_vld(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out_ap_vld)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_51_2 grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_ready),
    .numOfOutputNeurons(numOfOutputNeurons_read_reg_329),
    .rhs_2(rhs_2_reg_405),
    .resArray_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_address0),
    .resArray_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_ce0),
    .resArray_V_we0(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_we0),
    .resArray_V_d0(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_d0),
    .sext_ln51(rhs_2_reg_405),
    .sum_V_out(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out),
    .sum_V_out_ap_vld(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out_ap_vld),
    .output_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address0),
    .output_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce0),
    .output_V_we0(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_we0),
    .output_V_d0(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_d0),
    .output_V_q0(output_V_q0),
    .output_V_address1(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address1),
    .output_V_ce1(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce1),
    .output_V_q1(output_V_q1)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_74_3 grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_ready),
    .numOfOutputNeurons(numOfOutputNeurons_read_reg_329),
    .resArray_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_address0),
    .resArray_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_ce0),
    .resArray_V_q0(resArray_V_q0),
    .sum_V_reload(grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out),
    .output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_address0),
    .output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_ce0),
    .output_r_we0(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_we0),
    .output_r_d0(grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_d0)
);

nnlayer_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .numOfInputNeurons(numOfInputNeurons),
    .numOfOutputNeurons(numOfOutputNeurons),
    .activation(activation),
    .input_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_address0),
    .input_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_input_r_ce0),
    .input_r_q0(input_r_q0),
    .output_r_address0(output_r_address0),
    .output_r_ce0(output_r_ce0),
    .output_r_we0(output_r_we0),
    .output_r_d0(output_r_d0),
    .bias_address0(bias_address0),
    .bias_ce0(bias_ce0),
    .bias_q0(bias_q0),
    .weights_address0(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_address0),
    .weights_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_weights_ce0),
    .weights_q0(weights_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_local_deadlock(ap_local_deadlock)
);

nnlayer_mul_mul_14s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mul_mul_14s_14s_14_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_313_p0),
    .din1(empty_reg_363),
    .ce(1'b1),
    .dout(grp_fu_313_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg <= 1'b0;
    end else begin
        if ((~(8'd1 == activation_read_reg_325) & ~(8'd2 == activation_read_reg_325) & ~(8'd3 == activation_read_reg_325) & (icmp_ln83_1_fu_262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln83_1_fu_262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (8'd1 == activation_read_reg_325))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln83_1_fu_262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (8'd2 == activation_read_reg_325))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln83_1_fu_262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (8'd3 == activation_read_reg_325))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln83_reg_368 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln1547_fu_307_p2 == 1'd0))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        outNeurons_fu_98 <= 16'd0;
    end else if (((icmp_ln83_1_fu_262_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        outNeurons_fu_98 <= outNeurons_2_fu_267_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        activation_read_reg_325 <= activation;
        empty_reg_363 <= empty_fu_244_p1;
        icmp_ln83_reg_368 <= icmp_ln83_fu_248_p2;
        numOfInputNeurons_read_reg_340 <= numOfInputNeurons;
        numOfOutputNeurons_read_reg_329 <= numOfOutputNeurons;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        bias_load_reg_400 <= bias_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln1547_reg_414 <= icmp_ln1547_fu_307_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mul_i_reg_395 <= grp_fu_313_p2;
        zext_ln85_reg_385[15 : 0] <= zext_ln85_fu_282_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        outNeurons_1_reg_372 <= outNeurons_fu_98;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        rhs_2_reg_405[15 : 8] <= rhs_2_fu_293_p3[15 : 8];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state13_on_subcall_done)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state14_on_subcall_done)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bias_ce0 = 1'b1;
    end else begin
        bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_V_address0 = zext_ln85_reg_385;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        output_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_address0;
    end else if ((~(8'd1 == activation_read_reg_325) & ~(8'd2 == activation_read_reg_325) & ~(8'd3 == activation_read_reg_325) & (1'b1 == ap_CS_fsm_state14))) begin
        output_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd1 == activation_read_reg_325))) begin
        output_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd2 == activation_read_reg_325))) begin
        output_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_address0;
    end else begin
        output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        output_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce0;
    end else if ((~(8'd1 == activation_read_reg_325) & ~(8'd2 == activation_read_reg_325) & ~(8'd3 == activation_read_reg_325) & (1'b1 == ap_CS_fsm_state14))) begin
        output_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd1 == activation_read_reg_325))) begin
        output_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd2 == activation_read_reg_325))) begin
        output_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_output_V_ce0;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        output_V_ce1 = grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_ce1;
    end else begin
        output_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_V_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_lhs_out;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        output_V_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_d0;
    end else begin
        output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        output_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        output_V_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_output_V_we0;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln83_reg_368 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (8'd3 == activation_read_reg_325) & (icmp_ln1547_reg_414 == 1'd0))) begin
        output_r_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_address0;
    end else if ((~(8'd1 == activation_read_reg_325) & ~(8'd2 == activation_read_reg_325) & ~(8'd3 == activation_read_reg_325) & (1'b1 == ap_CS_fsm_state14))) begin
        output_r_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_address0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd1 == activation_read_reg_325))) begin
        output_r_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_address0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd2 == activation_read_reg_325))) begin
        output_r_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_address0;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln83_reg_368 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (8'd3 == activation_read_reg_325) & (icmp_ln1547_reg_414 == 1'd0))) begin
        output_r_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_ce0;
    end else if ((~(8'd1 == activation_read_reg_325) & ~(8'd2 == activation_read_reg_325) & ~(8'd3 == activation_read_reg_325) & (1'b1 == ap_CS_fsm_state14))) begin
        output_r_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_ce0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd1 == activation_read_reg_325))) begin
        output_r_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_ce0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd2 == activation_read_reg_325))) begin
        output_r_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_ce0;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln83_reg_368 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (8'd3 == activation_read_reg_325) & (icmp_ln1547_reg_414 == 1'd0))) begin
        output_r_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_d0;
    end else if ((~(8'd1 == activation_read_reg_325) & ~(8'd2 == activation_read_reg_325) & ~(8'd3 == activation_read_reg_325) & (1'b1 == ap_CS_fsm_state14))) begin
        output_r_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_d0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd1 == activation_read_reg_325))) begin
        output_r_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_d0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd2 == activation_read_reg_325))) begin
        output_r_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_d0;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln83_reg_368 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (8'd3 == activation_read_reg_325) & (icmp_ln1547_reg_414 == 1'd0))) begin
        output_r_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_output_r_we0;
    end else if ((~(8'd1 == activation_read_reg_325) & ~(8'd2 == activation_read_reg_325) & ~(8'd3 == activation_read_reg_325) & (1'b1 == ap_CS_fsm_state14))) begin
        output_r_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_output_r_we0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd1 == activation_read_reg_325))) begin
        output_r_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_output_r_we0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (8'd2 == activation_read_reg_325))) begin
        output_r_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_output_r_we0;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        resArray_V_address0 = 64'd0;
    end else if (((icmp_ln83_reg_368 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (8'd3 == activation_read_reg_325) & (icmp_ln1547_reg_414 == 1'd0))) begin
        resArray_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        resArray_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_address0;
    end else begin
        resArray_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        resArray_V_ce0 = 1'b1;
    end else if (((icmp_ln83_reg_368 == 1'd0) & (1'b1 == ap_CS_fsm_state13) & (8'd3 == activation_read_reg_325) & (icmp_ln1547_reg_414 == 1'd0))) begin
        resArray_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_resArray_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        resArray_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_ce0;
    end else begin
        resArray_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        resArray_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        resArray_V_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_d0;
    end else begin
        resArray_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln83_1_fu_262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (8'd3 == activation_read_reg_325))) begin
        resArray_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        resArray_V_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_resArray_V_we0;
    end else begin
        resArray_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(8'd3 == activation_read_reg_325) & (icmp_ln83_1_fu_262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((icmp_ln83_1_fu_262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (8'd3 == activation_read_reg_325))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln83_reg_368 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if ((~(8'd3 == activation_read_reg_325) & (1'b1 == ap_CS_fsm_state14) & (1'b0 == ap_block_state14_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state13_on_subcall_done = ((ap_predicate_op92_call_state13 == 1'b1) & (grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state14_on_subcall_done = (((ap_predicate_op102_call_state14 == 1'b1) & (grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_done == 1'b0)) | ((8'd1 == activation_read_reg_325) & (grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_done == 1'b0)) | ((8'd2 == activation_read_reg_325) & (grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_done == 1'b0)));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

always @ (*) begin
    ap_predicate_op102_call_state14 = (~(8'd1 == activation_read_reg_325) & ~(8'd2 == activation_read_reg_325) & ~(8'd3 == activation_read_reg_325));
end

always @ (*) begin
    ap_predicate_op92_call_state13 = ((icmp_ln83_reg_368 == 1'd0) & (8'd3 == activation_read_reg_325) & (icmp_ln1547_reg_414 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bias_address0 = zext_ln85_fu_282_p1;

assign empty_fu_244_p1 = numOfInputNeurons[13:0];

assign grp_fu_313_p0 = outNeurons_fu_98[13:0];

assign grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_105_1_fu_202_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_193_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_30_1_fu_184_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_74_3_fu_235_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_86_2_fu_211_ap_start_reg;

assign icmp_ln1547_fu_307_p2 = ((grp_nnlayer_Pipeline_VITIS_LOOP_51_2_fu_224_sum_V_out == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln83_1_fu_262_p2 = ((outNeurons_fu_98 == numOfOutputNeurons_read_reg_329) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_248_p2 = ((numOfOutputNeurons == 16'd0) ? 1'b1 : 1'b0);

assign outNeurons_2_fu_267_p2 = (outNeurons_fu_98 + 16'd1);

assign rhs_2_fu_293_p3 = {{grp_nnlayer_Pipeline_VITIS_LOOP_45_1_fu_176_overflow_4_out}, {8'd0}};

assign zext_ln85_fu_282_p1 = outNeurons_1_reg_372;

always @ (posedge ap_clk) begin
    zext_ln85_reg_385[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    rhs_2_reg_405[7:0] <= 8'b00000000;
end

endmodule //nnlayer
