{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583117120376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583117120378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  1 20:45:20 2020 " "Processing started: Sun Mar  1 20:45:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583117120378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117120378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quadcopter_interface -c quadcopter_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off quadcopter_interface -c quadcopter_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117120378 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1583117120560 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "avalonBus.qsys " "Elaborating Platform Designer system entity \"avalonBus.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117129975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:34 Progress: Loading quadcopter_interface/avalonBus.qsys " "2020.03.01.20:45:34 Progress: Loading quadcopter_interface/avalonBus.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117134609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:35 Progress: Reading input file " "2020.03.01.20:45:35 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117135047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:35 Progress: Adding ap102_led_0 \[ap102_led 1.0\] " "2020.03.01.20:45:35 Progress: Adding ap102_led_0 \[ap102_led 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117135153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:36 Progress: Parameterizing module ap102_led_0 " "2020.03.01.20:45:36 Progress: Parameterizing module ap102_led_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117136821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:36 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.03.01.20:45:36 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117136823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:36 Progress: Parameterizing module clk_0 " "2020.03.01.20:45:36 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117136929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:36 Progress: Adding gpio_led_0 \[gpio_led 1.1\] " "2020.03.01.20:45:36 Progress: Adding gpio_led_0 \[gpio_led 1.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117136930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:36 Progress: Parameterizing module gpio_led_0 " "2020.03.01.20:45:36 Progress: Parameterizing module gpio_led_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117136984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:36 Progress: Adding packets_to_master_0 \[altera_avalon_packets_to_master 18.1\] " "2020.03.01.20:45:36 Progress: Adding packets_to_master_0 \[altera_avalon_packets_to_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117136992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Parameterizing module packets_to_master_0 " "2020.03.01.20:45:37 Progress: Parameterizing module packets_to_master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Adding pwm_decoder_0 \[pwm_decoder 1.0\] " "2020.03.01.20:45:37 Progress: Adding pwm_decoder_0 \[pwm_decoder 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Parameterizing module pwm_decoder_0 " "2020.03.01.20:45:37 Progress: Parameterizing module pwm_decoder_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Adding pwm_dshot_0 \[pwm_dshot 1.0\] " "2020.03.01.20:45:37 Progress: Adding pwm_dshot_0 \[pwm_dshot 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Parameterizing module pwm_dshot_0 " "2020.03.01.20:45:37 Progress: Parameterizing module pwm_dshot_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Adding st_bytes_to_packets_0 \[altera_avalon_st_bytes_to_packets 18.1\] " "2020.03.01.20:45:37 Progress: Adding st_bytes_to_packets_0 \[altera_avalon_st_bytes_to_packets 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Parameterizing module st_bytes_to_packets_0 " "2020.03.01.20:45:37 Progress: Parameterizing module st_bytes_to_packets_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Adding st_packets_to_bytes_0 \[altera_avalon_st_packets_to_bytes 18.1\] " "2020.03.01.20:45:37 Progress: Adding st_packets_to_bytes_0 \[altera_avalon_st_packets_to_bytes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Parameterizing module st_packets_to_bytes_0 " "2020.03.01.20:45:37 Progress: Parameterizing module st_packets_to_bytes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2020.03.01.20:45:37 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Parameterizing module sysid_qsys_0 " "2020.03.01.20:45:37 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2020.03.01.20:45:37 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Parameterizing module timer_0 " "2020.03.01.20:45:37 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Building connections " "2020.03.01.20:45:37 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Parameterizing connections " "2020.03.01.20:45:37 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:37 Progress: Validating " "2020.03.01.20:45:37 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117137886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.03.01.20:45:38 Progress: Done reading input file " "2020.03.01.20:45:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117138130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "AvalonBus.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117138301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "AvalonBus.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117138301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "AvalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117138302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "AvalonBus.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117138302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted.. " "AvalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117138302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted. " "AvalonBus.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117138302 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "AvalonBus.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver " "AvalonBus.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117138309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus: Generating avalonBus \"avalonBus\" for QUARTUS_SYNTH " "AvalonBus: Generating avalonBus \"avalonBus\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117139210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ap102_led_0: \"avalonBus\" instantiated ap102_led \"ap102_led_0\" " "Ap102_led_0: \"avalonBus\" instantiated ap102_led \"ap102_led_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Gpio_led_0: \"avalonBus\" instantiated gpio_led \"gpio_led_0\" " "Gpio_led_0: \"avalonBus\" instantiated gpio_led \"gpio_led_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Packets_to_master_0: \"avalonBus\" instantiated altera_avalon_packets_to_master \"packets_to_master_0\" " "Packets_to_master_0: \"avalonBus\" instantiated altera_avalon_packets_to_master \"packets_to_master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pwm_decoder_0: \"avalonBus\" instantiated pwm_decoder \"pwm_decoder_0\" " "Pwm_decoder_0: \"avalonBus\" instantiated pwm_decoder \"pwm_decoder_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pwm_dshot_0: \"avalonBus\" instantiated pwm_dshot \"pwm_dshot_0\" " "Pwm_dshot_0: \"avalonBus\" instantiated pwm_dshot \"pwm_dshot_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "St_bytes_to_packets_0: \"avalonBus\" instantiated altera_avalon_st_bytes_to_packets \"st_bytes_to_packets_0\" " "St_bytes_to_packets_0: \"avalonBus\" instantiated altera_avalon_st_bytes_to_packets \"st_bytes_to_packets_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "St_packets_to_bytes_0: \"avalonBus\" instantiated altera_avalon_st_packets_to_bytes \"st_packets_to_bytes_0\" " "St_packets_to_bytes_0: \"avalonBus\" instantiated altera_avalon_st_packets_to_bytes \"st_packets_to_bytes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"avalonBus\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"avalonBus\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'avalonBus_timer_0' " "Timer_0: Starting RTL generation for module 'avalonBus_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=avalonBus_timer_0 --dir=/tmp/alt8323_3069635953006474477.dir/0010_timer_0_gen/ --quartus_dir=/home/tcmichals/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8323_3069635953006474477.dir/0010_timer_0_gen//avalonBus_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/tcmichals/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/tcmichals/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/tcmichals/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=avalonBus_timer_0 --dir=/tmp/alt8323_3069635953006474477.dir/0010_timer_0_gen/ --quartus_dir=/home/tcmichals/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8323_3069635953006474477.dir/0010_timer_0_gen//avalonBus_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'avalonBus_timer_0' " "Timer_0: Done RTL generation for module 'avalonBus_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"avalonBus\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"avalonBus\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117141952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117142366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117142426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117142489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117142547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117142612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117142696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"avalonBus\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"avalonBus\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"avalonBus\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"avalonBus\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"avalonBus\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"avalonBus\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"avalonBus\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"avalonBus\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Packets_to_master_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"packets_to_master_0_avalon_master_translator\" " "Packets_to_master_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"packets_to_master_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ap102_led_0_avs_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ap102_led_0_avs_s0_translator\" " "Ap102_led_0_avs_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ap102_led_0_avs_s0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Packets_to_master_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"packets_to_master_0_avalon_master_agent\" " "Packets_to_master_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"packets_to_master_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ap102_led_0_avs_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ap102_led_0_avs_s0_agent\" " "Ap102_led_0_avs_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ap102_led_0_avs_s0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ap102_led_0_avs_s0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ap102_led_0_avs_s0_agent_rsp_fifo\" " "Ap102_led_0_avs_s0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ap102_led_0_avs_s0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Packets_to_master_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"packets_to_master_0_avalon_master_limiter\" " "Packets_to_master_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"packets_to_master_0_avalon_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_sc_fifo.v " "Reusing file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_arbitrator.sv " "Reusing file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter_001\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter_001\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AvalonBus: Done \"avalonBus\" with 30 modules, 36 files " "AvalonBus: Done \"avalonBus\" with 30 modules, 36 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117143492 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "avalonBus.qsys " "Finished elaborating Platform Designer system entity \"avalonBus.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144514 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit dshot_out.v(46) " "Verilog HDL Declaration warning at dshot_out.v(46): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ip/PWM/dshot_out.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/dshot_out.v" 46 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1583117144572 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dshot_out.v(51) " "Verilog HDL information at dshot_out.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "ip/PWM/dshot_out.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/dshot_out.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583117144573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/PWM/dshot_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/PWM/dshot_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 dhot_output " "Found entity 1: dhot_output" {  } { { "ip/PWM/dshot_out.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/dshot_out.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GUARD_TIME guard_time pwm_output.v(21) " "Verilog HDL Declaration information at pwm_output.v(21): object \"GUARD_TIME\" differs only in case from object \"guard_time\" in the same scope" {  } { { "ip/PWM/pwm_output.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/pwm_output.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PWM_HIGH pwm_high pwm_output.v(19) " "Verilog HDL Declaration information at pwm_output.v(19): object \"PWM_HIGH\" differs only in case from object \"pwm_high\" in the same scope" {  } { { "ip/PWM/pwm_output.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/pwm_output.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PWM_LOW pwm_low pwm_output.v(20) " "Verilog HDL Declaration information at pwm_output.v(20): object \"PWM_LOW\" differs only in case from object \"pwm_low\" in the same scope" {  } { { "ip/PWM/pwm_output.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/pwm_output.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/PWM/pwm_output.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/PWM/pwm_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_output " "Found entity 1: pwm_output" {  } { { "ip/PWM/pwm_output.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/pwm_output.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_1 MOTOR_1 pwm_dshot.v(22) " "Verilog HDL Declaration information at pwm_dshot.v(22): object \"motor_1\" differs only in case from object \"MOTOR_1\" in the same scope" {  } { { "pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/pwm_dshot.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_2 MOTOR_2 pwm_dshot.v(23) " "Verilog HDL Declaration information at pwm_dshot.v(23): object \"motor_2\" differs only in case from object \"MOTOR_2\" in the same scope" {  } { { "pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/pwm_dshot.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_3 MOTOR_3 pwm_dshot.v(24) " "Verilog HDL Declaration information at pwm_dshot.v(24): object \"motor_3\" differs only in case from object \"MOTOR_3\" in the same scope" {  } { { "pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/pwm_dshot.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_4 MOTOR_4 pwm_dshot.v(26) " "Verilog HDL Declaration information at pwm_dshot.v(26): object \"motor_4\" differs only in case from object \"MOTOR_4\" in the same scope" {  } { { "pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/pwm_dshot.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_dshot.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_dshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_dshot " "Found entity 1: pwm_dshot" {  } { { "pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/pwm_dshot.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/SERIAL_TX/serial_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/SERIAL_TX/serial_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_tx " "Found entity 1: serial_tx" {  } { { "ip/SERIAL_TX/serial_tx.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/SERIAL_TX/serial_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/rx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/rx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fastserial " "Found entity 1: rx_fastserial" {  } { { "ip/FASTSERIAL/rx_fastserial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/rx_fastserial.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/tx_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/tx_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fastserial " "Found entity 1: tx_fastserial" {  } { { "ip/FASTSERIAL/tx_fastserial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/tx_fastserial.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/rxtx_fastserail.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/rxtx_fastserail.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxtx_fastserial " "Found entity 1: rxtx_fastserial" {  } { { "ip/FASTSERIAL/rxtx_fastserail.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/rxtx_fastserail.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/fastserial.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/FASTSERIAL/fastserial.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/FASTSERIAL/clock_fastserial.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/FASTSERIAL/clock_fastserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_fastserial " "Found entity 1: clock_fastserial" {  } { { "ip/FASTSERIAL/clock_fastserial.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/FASTSERIAL/clock_fastserial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/CLOCK_DIVIDER/simple_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/CLOCK_DIVIDER/simple_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_divider " "Found entity 1: simple_divider" {  } { { "ip/CLOCK_DIVIDER/simple_divider.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/CLOCK_DIVIDER/simple_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/CLOCK_DIVIDER/n2_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/CLOCK_DIVIDER/n2_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2_divider " "Found entity 1: n2_divider" {  } { { "ip/CLOCK_DIVIDER/n2_divider.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/CLOCK_DIVIDER/n2_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL12M.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL12M.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12M " "Found entity 1: PLL12M" {  } { { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/PLL12M.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144584 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "quadcopter_interface.v(138) " "Verilog HDL Module Instantiation warning at quadcopter_interface.v(138): ignored dangling comma in List of Port Connections" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1583117144585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset_count RESET_COUNT quadcopter_interface.v(140) " "Verilog HDL Declaration information at quadcopter_interface.v(140): object \"reset_count\" differs only in case from object \"RESET_COUNT\" in the same scope" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadcopter_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file quadcopter_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 quadcopter_interface " "Found entity 1: quadcopter_interface" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ap102_component.v 1 1 " "Found 1 design units, including 1 entities, in source file ap102_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap102_component " "Found entity 1: ap102_component" {  } { { "ap102_component.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ap102_component.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/avalonBus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/avalonBus.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus " "Found entity 1: avalonBus" {  } { { "db/ip/avalonBus/avalonBus.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144593 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144593 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144593 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144593 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144593 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144593 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/avalonBus/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/avalonBus/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/avalonBus/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/avalonBus/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/avalonBus/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144598 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/avalonBus/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/avalonBus/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/avalonBus/submodules/altera_merlin_master_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/avalonBus/submodules/altera_merlin_master_translator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/avalonBus/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/avalonBus/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144605 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/avalonBus/submodules/altera_merlin_reorder_memory.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/avalonBus/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/avalonBus/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/avalonBus/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/avalonBus/submodules/altera_reset_controller.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/avalonBus/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/ap102_component.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/ap102_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap102_component " "Found entity 1: ap102_component" {  } { { "db/ip/avalonBus/submodules/ap102_component.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/ap102_component.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_avalon_st_adapter " "Found entity 1: avalonBus_avalon_st_adapter" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_avalon_st_adapter_001 " "Found entity 1: avalonBus_avalon_st_adapter_001" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_avalon_st_adapter_001_channel_adapter_0 " "Found entity 1: avalonBus_avalon_st_adapter_001_channel_adapter_0" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_avalon_st_adapter_channel_adapter_0 " "Found entity 1: avalonBus_avalon_st_adapter_channel_adapter_0" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_mm_interconnect_0 " "Found entity 1: avalonBus_mm_interconnect_0" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalonBus_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_mm_interconnect_0_cmd_demux " "Found entity 1: avalonBus_mm_interconnect_0_cmd_demux" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_mm_interconnect_0_cmd_mux " "Found entity 1: avalonBus_mm_interconnect_0_cmd_mux" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalonBus_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalonBus_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalonBus_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalonBus_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_mm_interconnect_0_router_default_decode " "Found entity 1: avalonBus_mm_interconnect_0_router_default_decode" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144627 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalonBus_mm_interconnect_0_router " "Found entity 2: avalonBus_mm_interconnect_0_router" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalonBus_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at avalonBus_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalonBus_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at avalonBus_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_mm_interconnect_0_router_001_default_decode " "Found entity 1: avalonBus_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144628 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalonBus_mm_interconnect_0_router_001 " "Found entity 2: avalonBus_mm_interconnect_0_router_001" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_mm_interconnect_0_rsp_demux " "Found entity 1: avalonBus_mm_interconnect_0_rsp_demux" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_rsp_demux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_mm_interconnect_0_rsp_mux " "Found entity 1: avalonBus_mm_interconnect_0_rsp_mux" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_sysid_qsys_0 " "Found entity 1: avalonBus_sysid_qsys_0" {  } { { "db/ip/avalonBus/submodules/avalonBus_sysid_qsys_0.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/avalonBus_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/avalonBus_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalonBus_timer_0 " "Found entity 1: avalonBus_timer_0" {  } { { "db/ip/avalonBus/submodules/avalonBus_timer_0.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/gpio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/gpio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_led " "Found entity 1: gpio_led" {  } { { "db/ip/avalonBus/submodules/gpio_led.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/gpio_led.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/pwm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/pwm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_decoder " "Found entity 1: pwm_decoder" {  } { { "db/ip/avalonBus/submodules/pwm_decoder.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_decoder.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_1 MOTOR_1 pwm_dshot.v(22) " "Verilog HDL Declaration information at pwm_dshot.v(22): object \"motor_1\" differs only in case from object \"MOTOR_1\" in the same scope" {  } { { "db/ip/avalonBus/submodules/pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_dshot.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_2 MOTOR_2 pwm_dshot.v(23) " "Verilog HDL Declaration information at pwm_dshot.v(23): object \"motor_2\" differs only in case from object \"MOTOR_2\" in the same scope" {  } { { "db/ip/avalonBus/submodules/pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_dshot.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_3 MOTOR_3 pwm_dshot.v(24) " "Verilog HDL Declaration information at pwm_dshot.v(24): object \"motor_3\" differs only in case from object \"MOTOR_3\" in the same scope" {  } { { "db/ip/avalonBus/submodules/pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_dshot.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "motor_4 MOTOR_4 pwm_dshot.v(26) " "Verilog HDL Declaration information at pwm_dshot.v(26): object \"motor_4\" differs only in case from object \"MOTOR_4\" in the same scope" {  } { { "db/ip/avalonBus/submodules/pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_dshot.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583117144637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalonBus/submodules/pwm_dshot.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalonBus/submodules/pwm_dshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_dshot " "Found entity 1: pwm_dshot" {  } { { "db/ip/avalonBus/submodules/pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_dshot.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quadcopter_interface " "Elaborating entity \"quadcopter_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583117144788 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BDBUS4 quadcopter_interface.v(45) " "Output port \"BDBUS4\" at quadcopter_interface.v(45) has no driver" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583117144790 "|quadcopter_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIN6 quadcopter_interface.v(54) " "Output port \"AIN6\" at quadcopter_interface.v(54) has no driver" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583117144790 "|quadcopter_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D0 quadcopter_interface.v(56) " "Output port \"D0\" at quadcopter_interface.v(56) has no driver" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583117144790 "|quadcopter_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D1 quadcopter_interface.v(56) " "Output port \"D1\" at quadcopter_interface.v(56) has no driver" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583117144790 "|quadcopter_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D2 quadcopter_interface.v(56) " "Output port \"D2\" at quadcopter_interface.v(56) has no driver" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583117144790 "|quadcopter_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "D3 quadcopter_interface.v(56) " "Output port \"D3\" at quadcopter_interface.v(56) has no driver" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583117144790 "|quadcopter_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12M PLL12M:PLL12M_inst " "Elaborating entity \"PLL12M\" for hierarchy \"PLL12M:PLL12M_inst\"" {  } { { "quadcopter_interface.v" "PLL12M_inst" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL12M:PLL12M_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL12M:PLL12M_inst\|altpll:altpll_component\"" {  } { { "PLL12M.v" "altpll_component" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/PLL12M.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL12M:PLL12M_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL12M:PLL12M_inst\|altpll:altpll_component\"" {  } { { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/PLL12M.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL12M:PLL12M_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL12M:PLL12M_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL12M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL12M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117144890 ""}  } { { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/PLL12M.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583117144890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL12M_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL12M_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL12M_altpll " "Found entity 1: PLL12M_altpll" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/PLL12M_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117144951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117144951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL12M_altpll PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated " "Elaborating entity \"PLL12M_altpll\" for hierarchy \"PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_fastserial clock_fastserial:clock_for_fastserial " "Elaborating entity \"clock_fastserial\" for hierarchy \"clock_fastserial:clock_for_fastserial\"" {  } { { "quadcopter_interface.v" "clock_for_fastserial" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fastserial rx_fastserial:rx_lite " "Elaborating entity \"rx_fastserial\" for hierarchy \"rx_fastserial:rx_lite\"" {  } { { "quadcopter_interface.v" "rx_lite" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fastserial tx_fastserial:tx_lite " "Elaborating entity \"tx_fastserial\" for hierarchy \"tx_fastserial:tx_lite\"" {  } { { "quadcopter_interface.v" "tx_lite" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus avalonBus:u0 " "Elaborating entity \"avalonBus\" for hierarchy \"avalonBus:u0\"" {  } { { "quadcopter_interface.v" "u0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ap102_component avalonBus:u0\|ap102_component:ap102_led_0 " "Elaborating entity \"ap102_component\" for hierarchy \"avalonBus:u0\|ap102_component:ap102_led_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "ap102_led_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_tx avalonBus:u0\|ap102_component:ap102_led_0\|serial_tx:tx " "Elaborating entity \"serial_tx\" for hierarchy \"avalonBus:u0\|ap102_component:ap102_led_0\|serial_tx:tx\"" {  } { { "db/ip/avalonBus/submodules/ap102_component.v" "tx" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/ap102_component.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serial_tx.v(81) " "Verilog HDL assignment warning at serial_tx.v(81): truncated value with size 32 to match size of target (8)" {  } { { "ip/SERIAL_TX/serial_tx.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/SERIAL_TX/serial_tx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117144972 "|quadcopter_interface|avalonBus:u0|ap102_component:ap102_led_0|serial_tx:tx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "serial_tx.v(64) " "Verilog HDL Case Statement information at serial_tx.v(64): all case item expressions in this case statement are onehot" {  } { { "ip/SERIAL_TX/serial_tx.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/SERIAL_TX/serial_tx.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583117144972 "|quadcopter_interface|avalonBus:u0|ap102_component:ap102_led_0|serial_tx:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_divider avalonBus:u0\|ap102_component:ap102_led_0\|serial_tx:tx\|simple_divider:sclk_divider " "Elaborating entity \"simple_divider\" for hierarchy \"avalonBus:u0\|ap102_component:ap102_led_0\|serial_tx:tx\|simple_divider:sclk_divider\"" {  } { { "ip/SERIAL_TX/serial_tx.v" "sclk_divider" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/SERIAL_TX/serial_tx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 simple_divider.v(32) " "Verilog HDL assignment warning at simple_divider.v(32): truncated value with size 32 to match size of target (24)" {  } { { "ip/CLOCK_DIVIDER/simple_divider.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/CLOCK_DIVIDER/simple_divider.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117144973 "|quadcopter_interface|avalonBus:u0|ap102_component:ap102_led_0|serial_tx:tx|simple_divider:sclk_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_led avalonBus:u0\|gpio_led:gpio_led_0 " "Elaborating entity \"gpio_led\" for hierarchy \"avalonBus:u0\|gpio_led:gpio_led_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "gpio_led_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 gpio_led.v(60) " "Verilog HDL assignment warning at gpio_led.v(60): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/avalonBus/submodules/gpio_led.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/gpio_led.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117144974 "|quadcopter_interface|avalonBus:u0|gpio_led:gpio_led_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 gpio_led.v(66) " "Verilog HDL assignment warning at gpio_led.v(66): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/avalonBus/submodules/gpio_led.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/gpio_led.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117144974 "|quadcopter_interface|avalonBus:u0|gpio_led:gpio_led_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 gpio_led.v(72) " "Verilog HDL assignment warning at gpio_led.v(72): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/avalonBus/submodules/gpio_led.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/gpio_led.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117144974 "|quadcopter_interface|avalonBus:u0|gpio_led:gpio_led_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0 " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "packets_to_master_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_fifo avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|packets_to_fifo:p2f " "Elaborating entity \"packets_to_fifo\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|packets_to_fifo:p2f\"" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "p2f" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_to_packet avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_to_packet:f2p " "Elaborating entity \"fifo_to_packet\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_to_packet:f2p\"" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "f2p" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_buffer avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb " "Elaborating entity \"fifo_buffer\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\"" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "fb" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_buffer_scfifo_with_controls avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"fifo_buffer_scfifo_with_controls\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "the_scfifo_with_controls" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_buffer_single_clock_fifo avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo " "Elaborating entity \"fifo_buffer_single_clock_fifo\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\"" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "the_scfifo" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117144995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "single_clock_fifo" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 552 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117145176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117145176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117145176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117145176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117145176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117145176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117145176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117145176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117145176 ""}  } { { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 552 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583117145176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "scfifo.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 552 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145194 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 552 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145206 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 552 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_osc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_osc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_osc " "Found entity 1: mux_osc" {  } { { "db/mux_osc.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/mux_osc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117145243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117145243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_osc avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_osc:auto_generated " "Elaborating entity \"mux_osc\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_osc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 552 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_paf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_paf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_paf " "Found entity 1: cntr_paf" {  } { { "db/cntr_paf.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/cntr_paf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117145312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117145312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_paf avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_paf:auto_generated " "Elaborating entity \"cntr_paf\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_paf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145321 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 552 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 552 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_veg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_veg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_veg " "Found entity 1: cmpr_veg" {  } { { "db/cmpr_veg.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/cmpr_veg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117145380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117145380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_veg avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_veg:auto_generated " "Elaborating entity \"cmpr_veg\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_veg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145384 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"avalonBus:u0\|altera_avalon_packets_to_master:packets_to_master_0\|fifo_buffer:fb\|fifo_buffer_scfifo_with_controls:the_scfifo_with_controls\|fifo_buffer_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "a_fefifo.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 552 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_decoder avalonBus:u0\|pwm_decoder:pwm_decoder_0 " "Elaborating entity \"pwm_decoder\" for hierarchy \"avalonBus:u0\|pwm_decoder:pwm_decoder_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "pwm_decoder_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_decoder.v(185) " "Verilog HDL assignment warning at pwm_decoder.v(185): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/avalonBus/submodules/pwm_decoder.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_decoder.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145396 "|quadcopter_interface|avalonBus:u0|pwm_decoder:pwm_decoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_decoder.v(217) " "Verilog HDL assignment warning at pwm_decoder.v(217): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/avalonBus/submodules/pwm_decoder.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_decoder.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145396 "|quadcopter_interface|avalonBus:u0|pwm_decoder:pwm_decoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_decoder.v(248) " "Verilog HDL assignment warning at pwm_decoder.v(248): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/avalonBus/submodules/pwm_decoder.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_decoder.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145396 "|quadcopter_interface|avalonBus:u0|pwm_decoder:pwm_decoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_decoder.v(279) " "Verilog HDL assignment warning at pwm_decoder.v(279): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/avalonBus/submodules/pwm_decoder.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_decoder.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145396 "|quadcopter_interface|avalonBus:u0|pwm_decoder:pwm_decoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_decoder.v(312) " "Verilog HDL assignment warning at pwm_decoder.v(312): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/avalonBus/submodules/pwm_decoder.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_decoder.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145396 "|quadcopter_interface|avalonBus:u0|pwm_decoder:pwm_decoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_decoder.v(345) " "Verilog HDL assignment warning at pwm_decoder.v(345): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/avalonBus/submodules/pwm_decoder.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_decoder.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145396 "|quadcopter_interface|avalonBus:u0|pwm_decoder:pwm_decoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_decoder.v(352) " "Verilog HDL assignment warning at pwm_decoder.v(352): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/avalonBus/submodules/pwm_decoder.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_decoder.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145396 "|quadcopter_interface|avalonBus:u0|pwm_decoder:pwm_decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_dshot avalonBus:u0\|pwm_dshot:pwm_dshot_0 " "Elaborating entity \"pwm_dshot\" for hierarchy \"avalonBus:u0\|pwm_dshot:pwm_dshot_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "pwm_dshot_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_dshot.v(127) " "Verilog HDL assignment warning at pwm_dshot.v(127): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/avalonBus/submodules/pwm_dshot.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_dshot.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145399 "|quadcopter_interface|avalonBus:u0|pwm_dshot:pwm_dshot_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_output avalonBus:u0\|pwm_dshot:pwm_dshot_0\|pwm_output:motor_out_1 " "Elaborating entity \"pwm_output\" for hierarchy \"avalonBus:u0\|pwm_dshot:pwm_dshot_0\|pwm_output:motor_out_1\"" {  } { { "db/ip/avalonBus/submodules/pwm_dshot.v" "motor_out_1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/pwm_dshot.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145416 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pwm_output.v(54) " "Verilog HDL Case Statement information at pwm_output.v(54): all case item expressions in this case statement are onehot" {  } { { "ip/PWM/pwm_output.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/pwm_output.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583117145417 "|quadcopter_interface|avalonBus:u0|pwm_dshot:pwm_dshot_0|pwm_output:motor_out_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_output.v(71) " "Verilog HDL assignment warning at pwm_output.v(71): truncated value with size 32 to match size of target (16)" {  } { { "ip/PWM/pwm_output.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/pwm_output.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145417 "|quadcopter_interface|avalonBus:u0|pwm_dshot:pwm_dshot_0|pwm_output:motor_out_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_output.v(87) " "Verilog HDL assignment warning at pwm_output.v(87): truncated value with size 32 to match size of target (16)" {  } { { "ip/PWM/pwm_output.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/pwm_output.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145417 "|quadcopter_interface|avalonBus:u0|pwm_dshot:pwm_dshot_0|pwm_output:motor_out_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pwm_output.v(82) " "Verilog HDL Case Statement information at pwm_output.v(82): all case item expressions in this case statement are onehot" {  } { { "ip/PWM/pwm_output.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/PWM/pwm_output.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583117145418 "|quadcopter_interface|avalonBus:u0|pwm_dshot:pwm_dshot_0|pwm_output:motor_out_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets avalonBus:u0\|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0 " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"avalonBus:u0\|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "st_bytes_to_packets_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes avalonBus:u0\|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0 " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"avalonBus:u0\|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "st_packets_to_bytes_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_sysid_qsys_0 avalonBus:u0\|avalonBus_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"avalonBus_sysid_qsys_0\" for hierarchy \"avalonBus:u0\|avalonBus_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "sysid_qsys_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_timer_0 avalonBus:u0\|avalonBus_timer_0:timer_0 " "Elaborating entity \"avalonBus_timer_0\" for hierarchy \"avalonBus:u0\|avalonBus_timer_0:timer_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "timer_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0 avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalonBus_mm_interconnect_0\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/avalonBus/avalonBus.v" "mm_interconnect_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "packets_to_master_0_avalon_master_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ap102_led_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ap102_led_0_avs_s0_translator\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "ap102_led_0_avs_s0_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_decoder_0_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_decoder_0_avs_s0_translator\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "pwm_decoder_0_avs_s0_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_led_0_avs_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_led_0_avs_slave_translator\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "gpio_led_0_avs_slave_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "packets_to_master_0_avalon_master_agent" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ap102_led_0_avs_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ap102_led_0_avs_s0_agent\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "ap102_led_0_avs_s0_agent" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ap102_led_0_avs_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ap102_led_0_avs_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/avalonBus/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ap102_led_0_avs_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ap102_led_0_avs_s0_agent_rsp_fifo\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "ap102_led_0_avs_s0_agent_rsp_fifo" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0_router avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_router:router " "Elaborating entity \"avalonBus_mm_interconnect_0_router\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_router:router\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "router" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0_router_default_decode avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_router:router\|avalonBus_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"avalonBus_mm_interconnect_0_router_default_decode\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_router:router\|avalonBus_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" "the_default_decode" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0_router_001 avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"avalonBus_mm_interconnect_0_router_001\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "router_001" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0_router_001_default_decode avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_router_001:router_001\|avalonBus_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"avalonBus_mm_interconnect_0_router_001_default_decode\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_router_001:router_001\|avalonBus_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:packets_to_master_0_avalon_master_limiter\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "packets_to_master_0_avalon_master_limiter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0_cmd_demux avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"avalonBus_mm_interconnect_0_cmd_demux\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "cmd_demux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0_cmd_mux avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"avalonBus_mm_interconnect_0_cmd_mux\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "cmd_mux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0_rsp_demux avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"avalonBus_mm_interconnect_0_rsp_demux\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "rsp_demux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0_rsp_mux avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"avalonBus_mm_interconnect_0_rsp_mux\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "rsp_mux" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/avalonBus/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0_avalon_st_adapter avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalonBus_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" "avalon_st_adapter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0 avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"avalonBus:u0\|avalonBus_mm_interconnect_0:mm_interconnect_0\|avalonBus_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalonBus_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_avalon_st_adapter avalonBus:u0\|avalonBus_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalonBus_avalon_st_adapter\" for hierarchy \"avalonBus:u0\|avalonBus_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/avalonBus/avalonBus.v" "avalon_st_adapter" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_avalon_st_adapter_channel_adapter_0 avalonBus:u0\|avalonBus_avalon_st_adapter:avalon_st_adapter\|avalonBus_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalonBus_avalon_st_adapter_channel_adapter_0\" for hierarchy \"avalonBus:u0\|avalonBus_avalon_st_adapter:avalon_st_adapter\|avalonBus_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v" "channel_adapter_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel avalonBus_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at avalonBus_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583117145577 "|quadcopter_interface|avalonBus:u0|avalonBus_avalon_st_adapter:avalon_st_adapter|avalonBus_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 avalonBus_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at avalonBus_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583117145577 "|quadcopter_interface|avalonBus:u0|avalonBus_avalon_st_adapter:avalon_st_adapter|avalonBus_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_avalon_st_adapter_001 avalonBus:u0\|avalonBus_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"avalonBus_avalon_st_adapter_001\" for hierarchy \"avalonBus:u0\|avalonBus_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/avalonBus/avalonBus.v" "avalon_st_adapter_001" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalonBus_avalon_st_adapter_001_channel_adapter_0 avalonBus:u0\|avalonBus_avalon_st_adapter_001:avalon_st_adapter_001\|avalonBus_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"avalonBus_avalon_st_adapter_001_channel_adapter_0\" for hierarchy \"avalonBus:u0\|avalonBus_avalon_st_adapter_001:avalon_st_adapter_001\|avalonBus_avalon_st_adapter_001_channel_adapter_0:channel_adapter_0\"" {  } { { "db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v" "channel_adapter_0" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_avalon_st_adapter_001.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalonBus:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalonBus:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/avalonBus/avalonBus.v" "rst_controller" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/avalonBus.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalonBus:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalonBus:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/avalonBus/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalonBus:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalonBus:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/avalonBus/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117145583 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 11 /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif " "Memory depth (16) in the design file differs from memory depth (11) in the Memory Initialization File \"/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1583117147957 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583117147958 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "avalonBus:u0\|ap102_component:ap102_led_0\|leds_rtl_0 " "Inferred RAM node \"avalonBus:u0\|ap102_component:ap102_led_0\|leds_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1583117147959 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583117147963 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "avalonBus:u0\|ap102_component:ap102_led_0\|leds_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"avalonBus:u0\|ap102_component:ap102_led_0\|leds_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 11 " "Parameter NUMWORDS_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 11 " "Parameter NUMWORDS_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif " "Parameter INIT_FILE set to db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583117149144 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1583117149144 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583117149144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalonBus:u0\|ap102_component:ap102_led_0\|altsyncram:leds_rtl_0 " "Elaborated megafunction instantiation \"avalonBus:u0\|ap102_component:ap102_led_0\|altsyncram:leds_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117149188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalonBus:u0\|ap102_component:ap102_led_0\|altsyncram:leds_rtl_0 " "Instantiated megafunction \"avalonBus:u0\|ap102_component:ap102_led_0\|altsyncram:leds_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 11 " "Parameter \"NUMWORDS_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 11 " "Parameter \"NUMWORDS_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/quadcopter_interface.ram0_ap102_component_b2ef7ea7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583117149188 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583117149188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jn1 " "Found entity 1: altsyncram_5jn1" {  } { { "db/altsyncram_5jn1.tdf" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/altsyncram_5jn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583117149239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117149239 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583117149667 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/avalonBus/submodules/altera_reset_synchronizer.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/avalonBus/submodules/altera_merlin_master_agent.sv" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/altera_avalon_packets_to_master.v" 717 -1 0 } } { "db/ip/avalonBus/submodules/avalonBus_timer_0.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/ip/avalonBus/submodules/avalonBus_timer_0.v" 161 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583117149762 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583117149762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BDBUS4 GND " "Pin \"BDBUS4\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583117151138 "|quadcopter_interface|BDBUS4"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIN6 GND " "Pin \"AIN6\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583117151138 "|quadcopter_interface|AIN6"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0 GND " "Pin \"D0\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583117151138 "|quadcopter_interface|D0"} { "Warning" "WMLS_MLS_STUCK_PIN" "D1 GND " "Pin \"D1\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583117151138 "|quadcopter_interface|D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2 GND " "Pin \"D2\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583117151138 "|quadcopter_interface|D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3 GND " "Pin \"D3\" is stuck at GND" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583117151138 "|quadcopter_interface|D3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583117151138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583117151380 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "avalonBus:u0\|ap102_component:ap102_led_0\|serial_tx:tx\|i_sclk_reset Low " "Register avalonBus:u0\|ap102_component:ap102_led_0\|serial_tx:tx\|i_sclk_reset will power up to Low" {  } { { "ip/SERIAL_TX/serial_tx.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/ip/SERIAL_TX/serial_tx.v" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1583117151578 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1583117151578 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583117154125 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/output_files/quadcopter_interface.map.smsg " "Generated suppressed messages file /media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/output_files/quadcopter_interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117154274 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583117154554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583117154554 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL12M:PLL12M_inst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/db/PLL12M_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL12M.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/PLL12M.v" 104 0 0 } } { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 84 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1583117154691 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_BTN " "No output dependent on input pin \"USER_BTN\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583117154825 "|quadcopter_interface|USER_BTN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_INT1 " "No output dependent on input pin \"SEN_INT1\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583117154825 "|quadcopter_interface|SEN_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_INT2 " "No output dependent on input pin \"SEN_INT2\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583117154825 "|quadcopter_interface|SEN_INT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SDI " "No output dependent on input pin \"SEN_SDI\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583117154825 "|quadcopter_interface|SEN_SDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SDO " "No output dependent on input pin \"SEN_SDO\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583117154825 "|quadcopter_interface|SEN_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_SPC " "No output dependent on input pin \"SEN_SPC\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583117154825 "|quadcopter_interface|SEN_SPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEN_CS " "No output dependent on input pin \"SEN_CS\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583117154825 "|quadcopter_interface|SEN_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BDBUS5 " "No output dependent on input pin \"BDBUS5\"" {  } { { "quadcopter_interface.v" "" { Text "/media/tcmichals/Working/cyclone-10/cyc1000/github/cyc1000/quadcopter_interface/quadcopter_interface.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583117154825 "|quadcopter_interface|BDBUS5"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583117154825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2832 " "Implemented 2832 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583117154825 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583117154825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2758 " "Implemented 2758 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583117154825 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583117154825 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1583117154825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583117154825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1082 " "Peak virtual memory: 1082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583117154852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  1 20:45:54 2020 " "Processing ended: Sun Mar  1 20:45:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583117154852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583117154852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583117154852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583117154852 ""}
