
```verilog
// Implement a 2-input NOR gate
assign out = ~(in1 | in2);

endmodule
```