$comment
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
$end

$date 
  10/17/2019 16:56:02 
$end
$version 
 QUARTUS_VCD_EXPORT 1.0 
$end
$timescale
  1 ps
$end
$scope module schemeHard $end
$var reg 32 ! aluAOut[31:0] $end
$var reg 32 " aluBOut[31:0] $end
$var reg 3 # alucontrol[2:0] $end
$var reg 32 $ aluresult[31:0] $end
$var reg 16 % bSExtended[15:0] $end
$var reg 1 & clk $end
$var reg 1 ' debug $end
$var reg 6 ( funct[5:0] $end
$var reg 6 ) functOut[5:0] $end
$var reg 1 * instControl $end
$var reg 32 + IORDout[31:0] $end
$var reg 32 , j[31:0] $end
$var reg 32 - LuiOut[31:0] $end
$var reg 4 . memtoRegmux[3:0] $end
$var reg 1 / muxXCHG $end
$var reg 6 0 opcodeW[5:0] $end
$var reg 32 1 pcOut[31:0] $end
$var reg 1 2 pcWriteS $end
$var reg 32 3 pcWriteSource[31:0] $end
$var reg 5 4 rd[4:0] $end
$var reg 16 5 rdshf[15:0] $end
$var reg 1 6 RegWriteC $end
$var reg 1 7 reset $end
$var reg 1 8 resetD2 $end
$var reg 5 9 rs[4:0] $end
$var reg 5 : rt[4:0] $end
$var reg 32 ; sExtended[31:0] $end
$var reg 5 < shift[4:0] $end
$var reg 32 = shiftOut[31:0] $end
$var reg 1 > sltOut $end
$var reg 32 ? SourceSh[31:0] $end
$var reg 7 @ stateOut[6:0] $end
$var reg 32 A ulaOut_t[31:0] $end
$var reg 32 B wrData[31:0] $end
$var reg 5 C wrReg[4:0] $end
$var reg 32 D xCHG[31:0] $end
$var reg 32 E xchgOUT[31:0] $end
$scope module inst6 $end
$var reg 32 F Reg0[31:0] $end
$var reg 32 G Reg1[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
b0 $
b0 %
0&
0'
b0 (
b0 )
0*
b0 +
b0 ,
b0 -
b0 .
0/
b0 0
b0 1
02
b0 3
b0 4
b0 5
06
07
08
b0 9
b0 :
b0 ;
b0 <
b0 =
1>
b0 ?
b0 @
b0 A
b0 B
b0 C
b0 D
b0 E
b0 F
b0 G
$end
#10000
b100 "
b1 #
b100 $
1&
1'
b1001 .
b100 3
0>
b1 @
b11100011 B
b11101 C
#20000
0&
0'
#30000
1&
1'
12
b10 @
#40000
0&
0'
#50000
b100 !
b1000 $
1&
1'
1*
b100 +
b100 1
02
b1000 3
b11 @
#60000
0&
0'
#70000
b101000 "
b101100 $
b1010 %
1&
1'
b1010 (
0*
b100000000000000000101000 ,
b10100000000000000000 -
b1000 0
b101100 3
b1010 5
b1 9
b1010 ;
b100 @
#80000
0&
0'
#90000
1&
1'
b1010 )
b110 @
b101100 A
#100000
0&
0'
#110000
b0 !
b1010 "
b1010 $
1&
1'
b1010 3
b1000 @
#120000
0&
0'
#130000
b0 "
b0 #
b0 $
1&
1'
b0 .
b0 3
16
1>
b1000100 @
b1010 A
b1010 B
b0 C
#140000
0&
0'
#150000
b100 !
b100 $
1&
1'
b100 3
06
0>
b1000101 @
b1010 F
#160000
0&
0'
#170000
b1010 "
1&
1'
b1010 <
1>
b0 @
#180000
0&
0'
#190000
b100 "
b1 #
b1000 $
1&
1'
b1001 .
b1000 3
0>
b1 @
b11100011 B
b11101 C
#200000
0&
0'
#210000
1&
1'
12
b10 @
#220000
0&
0'
#230000
b1000 !
b1100 $
1&
1'
1*
b1000 +
b1000 1
02
b1100 3
b11 @
#240000
0&
0'
#250000
b10000010000000 "
b10000010001000 $
b100000100000 %
1&
1'
b100000 (
0*
b1000010000010000000 ,
b1000001000000000000000000000 -
b0 0
b10000010001000 3
b1 4
b100000100000 5
b0 9
b1 :
b100000100000 ;
b100 @
#260000
0&
0'
#270000
1&
1'
b100000 )
b0 <
b1010 ?
b110 @
b10000010001000 A
b1010 E
#280000
0&
0'
#290000
b1010 !
b0 "
b1010 $
1&
1'
b1010 3
b111 @
#300000
0&
0'
#310000
b0 #
1&
1'
b0 .
16
b1000100 @
b1010 A
b1010 B
b1 C
#320000
0&
0'
#330000
b1000 !
b1000 $
1&
1'
b1000 3
06
b1000101 @
b1010 G
#340000
0&
0'
#350000
b1010 "
1&
1'
b1010 <
1>
b0 @
#360000
0&
0'
#370000
b100 "
b1 #
b1100 $
1&
1'
b1001 .
b1100 3
0>
b1 @
b11100011 B
b11101 C
#380000
0&
0'
#390000
1&
1'
12
b10 @
#400000
0&
0'
#410000
b1100 !
b10000 $
1&
1'
1*
b1100 +
b1100 1
02
b10000 3
b11 @
#420000
0&
0'
#430000
b101000 "
b110100 $
b1010 %
1&
1'
b1010 (
0*
b1000000000000101000 ,
b10100000000000000000 -
b110 0
b110100 3
b0 4
b1010 5
b1010 ;
b100 @
#440000
0&
0'
#450000
1&
1'
b1010 )
b110 @
b110100 A
#460000
0&
0'
#470000
b1010 !
b1010 "
b111 #
b0 $
1&
1'
12
b11000 @
#480000
0&
0'
#490000
1&
1'
b110100 +
b110100 1
b1000100 @
#500000
0&
0'
#510000
b110100 !
b0 #
b110100 $
1&
1'
b0 .
02
b1000101 @
b110100 B
b1 C
#520000
0&
0'
#530000
1&
1'
b0 @
#540000
0&
0'
#550000
b100 "
b1 #
b111000 $
1&
1'
b1001 .
b111000 3
b1 @
b11100011 B
b11101 C
#560000
0&
0'
#570000
1&
1'
12
b10 @
#580000
0&
0'
#590000
b111000 !
b111100 $
1&
1'
1*
b111000 +
b111000 1
02
b111100 3
b11 @
#600000
0&
0'
#610000
b0 "
b111000 $
b0 %
1&
1'
b0 (
0*
b0 ,
b0 -
b0 0
b111000 3
b0 5
b0 :
b0 ;
b100 @
#620000
0&
0'
#630000
1&
1'
b0 )
b110 @
b111000 A
#640000
0&
0'
#650000
1&
1'
b0 <
b1101 @
#660000
0&
0'
#670000
b1010 "
b0 #
1&
1'
b0 .
b1010 =
b1111 @
b111000 B
b0 C
#680000
0&
0'
#690000
b1010 !
b1010 $
1&
1'
b111 .
b1010 3
16
1>
b1000100 @
b1010 B
#700000
0&
0'
#710000
b111000 !
b111000 $
1&
1'
b0 .
b111000 3
06
b1010 <
0>
b1000101 @
b111000 B
#720000
0&
0'
#730000
1&
1'
b0 @
#740000
0&
0'
#750000
b100 "
b1 #
b111100 $
1&
1'
b1001 .
b111100 3
b1 @
b11100011 B
b11101 C
#760000
0&
0'
#770000
1&
1'
12
b10 @
#780000
0&
0'
#790000
b111100 !
b1000000 $
1&
1'
1*
b111100 +
b111100 1
02
b1000000 3
b11 @
#800000
0&
0'
#810000
b0 "
b111100 $
1&
1'
0*
b111100 3
b100 @
#820000
0&
0'
#830000
1&
1'
b110 @
b111100 A
#840000
0&
0'
#850000
1&
1'
b0 <
b1101 @
#860000
0&
0'
#870000
b1010 "
b0 #
1&
1'
b0 .
b1111 @
b111100 B
b0 C
#880000
0&
0'
#890000
b1010 !
b1010 $
1&
1'
b111 .
b1010 3
16
1>
b1000100 @
b1010 B
#900000
0&
0'
#910000
b111100 !
b111100 $
1&
1'
b0 .
b111100 3
06
b1010 <
0>
b1000101 @
b111100 B
#920000
0&
0'
#930000
1&
1'
b0 @
#940000
0&
0'
#950000
b100 "
b1 #
b1000000 $
1&
1'
b1001 .
b1000000 3
b1 @
b11100011 B
b11101 C
#960000
0&
0'
#970000
1&
1'
12
b10 @
#980000
0&
0'
#990000
b1000000 !
b1000100 $
1&
1'
1*
b1000000 +
b1000000 1
02
b1000100 3
b11 @
#1000000
