// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        conv_out_0_address0,
        conv_out_0_ce0,
        conv_out_0_we0,
        conv_out_0_d0,
        conv_out_0_address1,
        conv_out_0_ce1,
        conv_out_0_we1,
        conv_out_0_d1,
        conv_out_1_address0,
        conv_out_1_ce0,
        conv_out_1_we0,
        conv_out_1_d0,
        conv_out_1_address1,
        conv_out_1_ce1,
        conv_out_1_we1,
        conv_out_1_d1
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state48 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [9:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [10:0] conv_out_0_address0;
output   conv_out_0_ce0;
output   conv_out_0_we0;
output  [31:0] conv_out_0_d0;
output  [10:0] conv_out_0_address1;
output   conv_out_0_ce1;
output   conv_out_0_we1;
output  [31:0] conv_out_0_d1;
output  [10:0] conv_out_1_address0;
output   conv_out_1_ce0;
output   conv_out_1_we0;
output  [31:0] conv_out_1_d0;
output  [10:0] conv_out_1_address1;
output   conv_out_1_ce1;
output   conv_out_1_we1;
output  [31:0] conv_out_1_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_r_address0;
reg input_r_ce0;
reg[9:0] input_r_address1;
reg input_r_ce1;
reg[10:0] conv_out_0_address0;
reg conv_out_0_ce0;
reg conv_out_0_we0;
reg[31:0] conv_out_0_d0;
reg[10:0] conv_out_0_address1;
reg conv_out_0_ce1;
reg conv_out_0_we1;
reg[31:0] conv_out_0_d1;
reg[10:0] conv_out_1_address0;
reg conv_out_1_ce0;
reg conv_out_1_we0;
reg[31:0] conv_out_1_d0;
reg[10:0] conv_out_1_address1;
reg conv_out_1_ce1;
reg conv_out_1_we1;
reg[31:0] conv_out_1_d1;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] indvar_flatten_reg_405;
reg   [4:0] r_0_reg_416;
reg   [4:0] c_0_reg_427;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state13_pp0_stage1_iter2;
wire    ap_block_state18_pp0_stage1_iter3;
wire    ap_block_state23_pp0_stage1_iter4;
wire    ap_block_state28_pp0_stage1_iter5;
wire    ap_block_state33_pp0_stage1_iter6;
wire    ap_block_state38_pp0_stage1_iter7;
wire    ap_block_state43_pp0_stage1_iter8;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln8_reg_1357;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state14_pp0_stage2_iter2;
wire    ap_block_state19_pp0_stage2_iter3;
wire    ap_block_state24_pp0_stage2_iter4;
wire    ap_block_state29_pp0_stage2_iter5;
wire    ap_block_state34_pp0_stage2_iter6;
wire    ap_block_state39_pp0_stage2_iter7;
wire    ap_block_state44_pp0_stage2_iter8;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state15_pp0_stage3_iter2;
wire    ap_block_state20_pp0_stage3_iter3;
wire    ap_block_state25_pp0_stage3_iter4;
wire    ap_block_state30_pp0_stage3_iter5;
wire    ap_block_state35_pp0_stage3_iter6;
wire    ap_block_state40_pp0_stage3_iter7;
wire    ap_block_state45_pp0_stage3_iter8;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state16_pp0_stage4_iter2;
wire    ap_block_state21_pp0_stage4_iter3;
wire    ap_block_state26_pp0_stage4_iter4;
wire    ap_block_state31_pp0_stage4_iter5;
wire    ap_block_state36_pp0_stage4_iter6;
wire    ap_block_state41_pp0_stage4_iter7;
wire    ap_block_state46_pp0_stage4_iter8;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_state22_pp0_stage0_iter4;
wire    ap_block_state27_pp0_stage0_iter5;
wire    ap_block_state32_pp0_stage0_iter6;
wire    ap_block_state37_pp0_stage0_iter7;
wire    ap_block_state42_pp0_stage0_iter8;
wire    ap_block_state47_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_639;
reg   [31:0] reg_648;
wire   [31:0] grp_fu_468_p2;
reg   [31:0] reg_661;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] icmp_ln8_reg_1357_pp0_iter7_reg;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] icmp_ln8_reg_1357_pp0_iter8_reg;
wire   [31:0] grp_fu_472_p2;
reg   [31:0] reg_667;
wire   [0:0] icmp_ln8_fu_679_p2;
reg   [0:0] icmp_ln8_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln8_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln8_reg_1357_pp0_iter3_reg;
reg   [0:0] icmp_ln8_reg_1357_pp0_iter4_reg;
reg   [0:0] icmp_ln8_reg_1357_pp0_iter5_reg;
reg   [0:0] icmp_ln8_reg_1357_pp0_iter6_reg;
wire   [9:0] add_ln8_fu_685_p2;
reg   [9:0] add_ln8_reg_1361;
wire   [4:0] select_ln30_fu_697_p3;
reg   [4:0] select_ln30_reg_1366;
wire   [4:0] select_ln30_1_fu_705_p3;
reg   [4:0] select_ln30_1_reg_1371;
reg   [4:0] select_ln30_1_reg_1371_pp0_iter1_reg;
reg   [4:0] select_ln30_1_reg_1371_pp0_iter2_reg;
reg   [4:0] select_ln30_1_reg_1371_pp0_iter3_reg;
reg   [4:0] select_ln30_1_reg_1371_pp0_iter4_reg;
reg   [4:0] select_ln30_1_reg_1371_pp0_iter5_reg;
reg   [4:0] select_ln30_1_reg_1371_pp0_iter6_reg;
reg   [4:0] select_ln30_1_reg_1371_pp0_iter7_reg;
reg   [4:0] select_ln30_1_reg_1371_pp0_iter8_reg;
wire   [10:0] sub_ln23_fu_737_p2;
reg   [10:0] sub_ln23_reg_1377;
wire   [4:0] select_ln30_2_fu_749_p3;
reg   [4:0] select_ln30_2_reg_1382;
wire   [4:0] add_ln30_fu_765_p2;
reg   [4:0] add_ln30_reg_1388;
wire   [10:0] zext_ln23_6_fu_771_p1;
reg   [10:0] zext_ln23_6_reg_1394;
wire   [4:0] c_fu_786_p2;
reg   [4:0] c_reg_1405;
wire   [10:0] zext_ln23_9_fu_792_p1;
reg   [10:0] zext_ln23_9_reg_1410;
wire   [0:0] trunc_ln30_fu_807_p1;
reg   [0:0] trunc_ln30_reg_1421;
reg   [0:0] trunc_ln30_reg_1421_pp0_iter1_reg;
reg   [0:0] trunc_ln30_reg_1421_pp0_iter2_reg;
reg   [0:0] trunc_ln30_reg_1421_pp0_iter3_reg;
reg   [0:0] trunc_ln30_reg_1421_pp0_iter4_reg;
reg   [0:0] trunc_ln30_reg_1421_pp0_iter5_reg;
reg   [0:0] trunc_ln30_reg_1421_pp0_iter6_reg;
reg   [0:0] trunc_ln30_reg_1421_pp0_iter7_reg;
reg   [0:0] trunc_ln30_reg_1421_pp0_iter8_reg;
reg   [3:0] tmp_29_reg_1425;
reg   [3:0] tmp_29_reg_1425_pp0_iter1_reg;
reg   [3:0] tmp_29_reg_1425_pp0_iter2_reg;
reg   [3:0] tmp_29_reg_1425_pp0_iter3_reg;
reg   [3:0] tmp_29_reg_1425_pp0_iter4_reg;
reg   [3:0] tmp_29_reg_1425_pp0_iter5_reg;
reg   [3:0] tmp_29_reg_1425_pp0_iter6_reg;
reg   [3:0] tmp_29_reg_1425_pp0_iter7_reg;
reg   [3:0] tmp_29_reg_1425_pp0_iter8_reg;
wire   [10:0] sub_ln23_1_fu_843_p2;
reg   [10:0] sub_ln23_1_reg_1430;
wire   [10:0] zext_ln23_12_fu_864_p1;
reg   [10:0] zext_ln23_12_reg_1441;
wire   [10:0] add_ln23_4_fu_906_p2;
reg   [10:0] add_ln23_4_reg_1452;
wire   [31:0] grp_fu_498_p2;
reg   [31:0] tmp_2_17_reg_1457;
wire   [10:0] add_ln23_8_fu_920_p2;
reg   [10:0] add_ln23_8_reg_1467;
wire   [31:0] grp_fu_504_p2;
reg   [31:0] tmp_0_0_1_reg_1472;
wire   [10:0] add_ln23_11_fu_934_p2;
reg   [10:0] add_ln23_11_reg_1482;
wire   [31:0] grp_fu_510_p2;
reg   [31:0] tmp_1_reg_1487;
wire   [31:0] grp_fu_516_p2;
reg   [31:0] tmp_1_0_1_reg_1492;
wire   [31:0] grp_fu_522_p2;
reg   [31:0] tmp_2_reg_1497;
wire   [31:0] grp_fu_528_p2;
reg   [31:0] tmp_2_0_1_reg_1502;
wire   [31:0] grp_fu_534_p2;
reg   [31:0] tmp_3_reg_1507;
wire   [31:0] grp_fu_540_p2;
reg   [31:0] tmp_3_0_1_reg_1512;
wire   [31:0] grp_fu_546_p2;
reg   [31:0] tmp_4_reg_1517;
wire   [31:0] grp_fu_552_p2;
reg   [31:0] tmp_4_0_1_reg_1522;
wire   [31:0] grp_fu_558_p2;
reg   [31:0] tmp_5_reg_1527;
reg   [31:0] tmp_0_0_2_reg_1542;
reg   [31:0] tmp_0_0_2_reg_1542_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_1547;
reg   [31:0] tmp_0_1_reg_1547_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_1547_pp0_iter2_reg;
reg   [31:0] tmp_1_0_2_reg_1552;
reg   [31:0] tmp_1_0_2_reg_1552_pp0_iter1_reg;
reg   [31:0] tmp_1_1_reg_1557;
reg   [31:0] tmp_1_1_reg_1557_pp0_iter1_reg;
reg   [31:0] tmp_1_1_reg_1557_pp0_iter2_reg;
reg   [31:0] tmp_2_0_2_reg_1562;
reg   [31:0] tmp_2_0_2_reg_1562_pp0_iter1_reg;
reg   [31:0] tmp_2_1_reg_1567;
reg   [31:0] tmp_2_1_reg_1567_pp0_iter1_reg;
reg   [31:0] tmp_2_1_reg_1567_pp0_iter2_reg;
reg   [31:0] tmp_3_0_2_reg_1572;
reg   [31:0] tmp_3_0_2_reg_1572_pp0_iter1_reg;
reg   [31:0] tmp_3_1_reg_1577;
reg   [31:0] tmp_3_1_reg_1577_pp0_iter1_reg;
reg   [31:0] tmp_3_1_reg_1577_pp0_iter2_reg;
reg   [31:0] tmp_4_0_2_reg_1582;
reg   [31:0] tmp_4_0_2_reg_1582_pp0_iter1_reg;
reg   [31:0] tmp_5_0_1_reg_1587;
reg   [31:0] tmp_5_0_2_reg_1592;
reg   [31:0] tmp_5_0_2_reg_1592_pp0_iter1_reg;
reg   [31:0] tmp_0_1_1_reg_1602;
reg   [31:0] tmp_0_1_1_reg_1602_pp0_iter1_reg;
reg   [31:0] tmp_0_1_1_reg_1602_pp0_iter2_reg;
reg   [31:0] tmp_0_1_2_reg_1607;
reg   [31:0] tmp_0_1_2_reg_1607_pp0_iter1_reg;
reg   [31:0] tmp_0_1_2_reg_1607_pp0_iter2_reg;
reg   [31:0] tmp_0_1_2_reg_1607_pp0_iter3_reg;
reg   [31:0] tmp_1_1_1_reg_1612;
reg   [31:0] tmp_1_1_1_reg_1612_pp0_iter1_reg;
reg   [31:0] tmp_1_1_1_reg_1612_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_1617;
reg   [31:0] tmp_1_1_2_reg_1617_pp0_iter1_reg;
reg   [31:0] tmp_1_1_2_reg_1617_pp0_iter2_reg;
reg   [31:0] tmp_1_1_2_reg_1617_pp0_iter3_reg;
reg   [31:0] tmp_2_1_1_reg_1622;
reg   [31:0] tmp_2_1_1_reg_1622_pp0_iter1_reg;
reg   [31:0] tmp_2_1_1_reg_1622_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_reg_1627;
reg   [31:0] tmp_2_1_2_reg_1627_pp0_iter1_reg;
reg   [31:0] tmp_2_1_2_reg_1627_pp0_iter2_reg;
reg   [31:0] tmp_2_1_2_reg_1627_pp0_iter3_reg;
reg   [31:0] tmp_3_1_1_reg_1632;
reg   [31:0] tmp_3_1_1_reg_1632_pp0_iter1_reg;
reg   [31:0] tmp_3_1_1_reg_1632_pp0_iter2_reg;
reg   [31:0] tmp_4_1_reg_1637;
reg   [31:0] tmp_4_1_reg_1637_pp0_iter1_reg;
reg   [31:0] tmp_4_1_reg_1637_pp0_iter2_reg;
reg   [31:0] tmp_4_1_1_reg_1642;
reg   [31:0] tmp_4_1_1_reg_1642_pp0_iter1_reg;
reg   [31:0] tmp_4_1_1_reg_1642_pp0_iter2_reg;
reg   [31:0] tmp_5_1_reg_1647;
reg   [31:0] tmp_5_1_reg_1647_pp0_iter1_reg;
reg   [31:0] tmp_5_1_reg_1647_pp0_iter2_reg;
reg   [31:0] tmp_5_1_1_reg_1652;
reg   [31:0] tmp_5_1_1_reg_1652_pp0_iter1_reg;
reg   [31:0] tmp_5_1_1_reg_1652_pp0_iter2_reg;
reg   [31:0] tmp_0_2_reg_1657;
reg   [31:0] tmp_0_2_reg_1657_pp0_iter2_reg;
reg   [31:0] tmp_0_2_reg_1657_pp0_iter3_reg;
reg   [31:0] tmp_0_2_reg_1657_pp0_iter4_reg;
reg   [31:0] tmp_0_2_reg_1657_pp0_iter5_reg;
reg   [31:0] tmp_0_2_1_reg_1662;
reg   [31:0] tmp_0_2_1_reg_1662_pp0_iter2_reg;
reg   [31:0] tmp_0_2_1_reg_1662_pp0_iter3_reg;
reg   [31:0] tmp_0_2_1_reg_1662_pp0_iter4_reg;
reg   [31:0] tmp_0_2_1_reg_1662_pp0_iter5_reg;
reg   [31:0] tmp_0_2_1_reg_1662_pp0_iter6_reg;
reg   [31:0] tmp_1_2_reg_1667;
reg   [31:0] tmp_1_2_reg_1667_pp0_iter2_reg;
reg   [31:0] tmp_1_2_reg_1667_pp0_iter3_reg;
reg   [31:0] tmp_1_2_reg_1667_pp0_iter4_reg;
reg   [31:0] tmp_1_2_reg_1667_pp0_iter5_reg;
reg   [31:0] tmp_1_2_1_reg_1672;
reg   [31:0] tmp_1_2_1_reg_1672_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_reg_1672_pp0_iter3_reg;
reg   [31:0] tmp_1_2_1_reg_1672_pp0_iter4_reg;
reg   [31:0] tmp_1_2_1_reg_1672_pp0_iter5_reg;
reg   [31:0] tmp_1_2_1_reg_1672_pp0_iter6_reg;
reg   [31:0] tmp_2_2_reg_1677;
reg   [31:0] tmp_2_2_reg_1677_pp0_iter2_reg;
reg   [31:0] tmp_2_2_reg_1677_pp0_iter3_reg;
reg   [31:0] tmp_2_2_reg_1677_pp0_iter4_reg;
reg   [31:0] tmp_2_2_reg_1677_pp0_iter5_reg;
reg   [31:0] tmp_3_1_2_reg_1682;
reg   [31:0] tmp_3_1_2_reg_1682_pp0_iter2_reg;
reg   [31:0] tmp_3_1_2_reg_1682_pp0_iter3_reg;
reg   [31:0] tmp_3_1_2_reg_1682_pp0_iter4_reg;
reg   [31:0] tmp_3_2_reg_1687;
reg   [31:0] tmp_3_2_reg_1687_pp0_iter2_reg;
reg   [31:0] tmp_3_2_reg_1687_pp0_iter3_reg;
reg   [31:0] tmp_3_2_reg_1687_pp0_iter4_reg;
reg   [31:0] tmp_3_2_reg_1687_pp0_iter5_reg;
reg   [31:0] tmp_4_1_2_reg_1692;
reg   [31:0] tmp_4_1_2_reg_1692_pp0_iter2_reg;
reg   [31:0] tmp_4_1_2_reg_1692_pp0_iter3_reg;
reg   [31:0] tmp_4_1_2_reg_1692_pp0_iter4_reg;
reg   [31:0] tmp_4_2_reg_1697;
reg   [31:0] tmp_4_2_reg_1697_pp0_iter2_reg;
reg   [31:0] tmp_4_2_reg_1697_pp0_iter3_reg;
reg   [31:0] tmp_4_2_reg_1697_pp0_iter4_reg;
reg   [31:0] tmp_4_2_reg_1697_pp0_iter5_reg;
reg   [31:0] tmp_5_1_2_reg_1702;
reg   [31:0] tmp_5_1_2_reg_1702_pp0_iter2_reg;
reg   [31:0] tmp_5_1_2_reg_1702_pp0_iter3_reg;
reg   [31:0] tmp_5_1_2_reg_1702_pp0_iter4_reg;
reg   [31:0] tmp_5_2_reg_1707;
reg   [31:0] tmp_5_2_reg_1707_pp0_iter2_reg;
reg   [31:0] tmp_5_2_reg_1707_pp0_iter3_reg;
reg   [31:0] tmp_5_2_reg_1707_pp0_iter4_reg;
reg   [31:0] tmp_5_2_reg_1707_pp0_iter5_reg;
wire   [31:0] grp_fu_438_p2;
reg   [31:0] w_sum_6_reg_1712;
reg   [31:0] tmp_0_2_2_reg_1717;
reg   [31:0] tmp_0_2_2_reg_1717_pp0_iter2_reg;
reg   [31:0] tmp_0_2_2_reg_1717_pp0_iter3_reg;
reg   [31:0] tmp_0_2_2_reg_1717_pp0_iter4_reg;
reg   [31:0] tmp_0_2_2_reg_1717_pp0_iter5_reg;
reg   [31:0] tmp_0_2_2_reg_1717_pp0_iter6_reg;
wire   [31:0] grp_fu_443_p2;
reg   [31:0] w_sum_4_1_reg_1722;
reg   [31:0] tmp_1_2_2_reg_1727;
reg   [31:0] tmp_1_2_2_reg_1727_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_reg_1727_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_reg_1727_pp0_iter4_reg;
reg   [31:0] tmp_1_2_2_reg_1727_pp0_iter5_reg;
reg   [31:0] tmp_1_2_2_reg_1727_pp0_iter6_reg;
wire   [31:0] grp_fu_448_p2;
reg   [31:0] w_sum_4_2_reg_1732;
reg   [31:0] tmp_2_2_1_reg_1737;
reg   [31:0] tmp_2_2_1_reg_1737_pp0_iter2_reg;
reg   [31:0] tmp_2_2_1_reg_1737_pp0_iter3_reg;
reg   [31:0] tmp_2_2_1_reg_1737_pp0_iter4_reg;
reg   [31:0] tmp_2_2_1_reg_1737_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_reg_1742;
reg   [31:0] tmp_2_2_2_reg_1742_pp0_iter2_reg;
reg   [31:0] tmp_2_2_2_reg_1742_pp0_iter3_reg;
reg   [31:0] tmp_2_2_2_reg_1742_pp0_iter4_reg;
reg   [31:0] tmp_2_2_2_reg_1742_pp0_iter5_reg;
reg   [31:0] tmp_2_2_2_reg_1742_pp0_iter6_reg;
wire   [31:0] grp_fu_453_p2;
reg   [31:0] w_sum_4_3_reg_1747;
reg   [31:0] tmp_3_2_1_reg_1752;
reg   [31:0] tmp_3_2_1_reg_1752_pp0_iter2_reg;
reg   [31:0] tmp_3_2_1_reg_1752_pp0_iter3_reg;
reg   [31:0] tmp_3_2_1_reg_1752_pp0_iter4_reg;
reg   [31:0] tmp_3_2_1_reg_1752_pp0_iter5_reg;
reg   [31:0] tmp_3_2_2_reg_1757;
reg   [31:0] tmp_3_2_2_reg_1757_pp0_iter2_reg;
reg   [31:0] tmp_3_2_2_reg_1757_pp0_iter3_reg;
reg   [31:0] tmp_3_2_2_reg_1757_pp0_iter4_reg;
reg   [31:0] tmp_3_2_2_reg_1757_pp0_iter5_reg;
reg   [31:0] tmp_3_2_2_reg_1757_pp0_iter6_reg;
wire   [31:0] grp_fu_458_p2;
reg   [31:0] w_sum_4_4_reg_1762;
reg   [31:0] tmp_4_2_1_reg_1767;
reg   [31:0] tmp_4_2_1_reg_1767_pp0_iter2_reg;
reg   [31:0] tmp_4_2_1_reg_1767_pp0_iter3_reg;
reg   [31:0] tmp_4_2_1_reg_1767_pp0_iter4_reg;
reg   [31:0] tmp_4_2_1_reg_1767_pp0_iter5_reg;
reg   [31:0] tmp_4_2_2_reg_1772;
reg   [31:0] tmp_4_2_2_reg_1772_pp0_iter2_reg;
reg   [31:0] tmp_4_2_2_reg_1772_pp0_iter3_reg;
reg   [31:0] tmp_4_2_2_reg_1772_pp0_iter4_reg;
reg   [31:0] tmp_4_2_2_reg_1772_pp0_iter5_reg;
reg   [31:0] tmp_4_2_2_reg_1772_pp0_iter6_reg;
wire   [31:0] grp_fu_463_p2;
reg   [31:0] w_sum_4_5_reg_1777;
reg   [31:0] tmp_5_2_1_reg_1782;
reg   [31:0] tmp_5_2_1_reg_1782_pp0_iter2_reg;
reg   [31:0] tmp_5_2_1_reg_1782_pp0_iter3_reg;
reg   [31:0] tmp_5_2_1_reg_1782_pp0_iter4_reg;
reg   [31:0] tmp_5_2_1_reg_1782_pp0_iter5_reg;
reg   [31:0] tmp_5_2_2_reg_1787;
reg   [31:0] tmp_5_2_2_reg_1787_pp0_iter2_reg;
reg   [31:0] tmp_5_2_2_reg_1787_pp0_iter3_reg;
reg   [31:0] tmp_5_2_2_reg_1787_pp0_iter4_reg;
reg   [31:0] tmp_5_2_2_reg_1787_pp0_iter5_reg;
reg   [31:0] tmp_5_2_2_reg_1787_pp0_iter6_reg;
reg   [31:0] w_sum_4_0_0_1_reg_1792;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] w_sum_4_1_0_1_reg_1797;
reg   [31:0] w_sum_4_2_0_1_reg_1802;
reg   [31:0] w_sum_4_3_0_1_reg_1807;
reg   [31:0] w_sum_4_4_0_1_reg_1812;
reg   [31:0] w_sum_4_5_0_1_reg_1817;
reg   [31:0] w_sum_4_0_0_2_reg_1822;
reg   [31:0] w_sum_4_1_0_2_reg_1827;
reg   [31:0] w_sum_4_2_0_2_reg_1832;
reg   [31:0] w_sum_4_3_0_2_reg_1837;
reg   [31:0] w_sum_4_4_0_2_reg_1842;
reg   [31:0] w_sum_4_5_0_2_reg_1847;
reg   [31:0] w_sum_4_0_1_reg_1852;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] w_sum_4_1_1_reg_1857;
reg   [31:0] w_sum_4_2_1_reg_1862;
reg   [31:0] w_sum_4_3_1_reg_1867;
reg   [31:0] w_sum_4_4_1_reg_1872;
reg   [31:0] w_sum_4_5_1_reg_1877;
reg   [31:0] w_sum_4_0_1_1_reg_1882;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] w_sum_4_1_1_1_reg_1887;
reg   [31:0] w_sum_4_2_1_1_reg_1892;
reg   [31:0] w_sum_4_3_1_1_reg_1897;
reg   [31:0] w_sum_4_4_1_1_reg_1902;
reg   [31:0] w_sum_4_5_1_1_reg_1907;
reg   [31:0] w_sum_4_0_1_2_reg_1912;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] w_sum_4_1_1_2_reg_1917;
wire   [31:0] grp_fu_476_p2;
reg   [31:0] w_sum_4_2_1_2_reg_1922;
wire   [31:0] grp_fu_480_p2;
reg   [31:0] w_sum_4_3_1_2_reg_1927;
wire   [31:0] grp_fu_484_p2;
reg   [31:0] w_sum_4_4_1_2_reg_1932;
wire   [31:0] grp_fu_488_p2;
reg   [31:0] w_sum_4_5_1_2_reg_1937;
reg   [31:0] w_sum_4_0_2_reg_1942;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] w_sum_4_1_2_reg_1947;
reg   [31:0] w_sum_4_2_2_reg_1952;
reg   [31:0] w_sum_4_3_2_reg_1957;
reg   [31:0] w_sum_4_4_2_reg_1962;
reg   [31:0] w_sum_4_5_2_reg_1967;
reg   [31:0] w_sum_4_0_2_1_reg_1972;
reg   [31:0] w_sum_4_1_2_1_reg_1977;
reg   [31:0] w_sum_4_2_2_1_reg_1982;
reg   [31:0] w_sum_4_3_2_1_reg_1987;
reg   [31:0] w_sum_4_4_2_1_reg_1992;
reg   [31:0] w_sum_4_5_2_1_reg_1997;
reg   [31:0] w_sum_4_2_2_2_reg_2002;
reg   [31:0] w_sum_4_3_2_2_reg_2007;
reg   [31:0] w_sum_4_4_2_2_reg_2012;
reg   [31:0] w_sum_4_5_2_2_reg_2017;
reg   [31:0] w_sum_2_reg_2022;
reg   [31:0] w_sum_3_reg_2029;
reg   [31:0] w_sum_4_reg_2036;
reg   [31:0] w_sum_5_reg_2043;
wire   [11:0] sub_ln30_fu_1017_p2;
reg   [11:0] sub_ln30_reg_2050;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
reg    ap_enable_reg_pp0_iter9;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_409_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_r_0_phi_fu_420_p4;
reg   [4:0] ap_phi_mux_c_0_phi_fu_431_p4;
wire   [63:0] zext_ln23_7_fu_781_p1;
wire   [63:0] zext_ln23_10_fu_802_p1;
wire   [63:0] zext_ln23_8_fu_854_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln23_13_fu_873_p1;
wire   [63:0] zext_ln23_11_fu_915_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln23_14_fu_929_p1;
wire  signed [63:0] sext_ln23_fu_939_p1;
wire    ap_block_pp0_stage3;
wire  signed [63:0] sext_ln23_1_fu_943_p1;
wire  signed [63:0] sext_ln23_2_fu_947_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln30_3_fu_1023_p1;
wire   [63:0] zext_ln30_4_fu_1035_p1;
wire   [63:0] zext_ln30_5_fu_1108_p1;
wire   [63:0] zext_ln30_6_fu_1119_p1;
wire   [63:0] zext_ln30_7_fu_1230_p1;
wire   [63:0] zext_ln30_8_fu_1241_p1;
wire   [31:0] select_ln29_fu_1041_p3;
wire   [31:0] select_ln29_1_fu_1093_p3;
wire   [31:0] select_ln29_2_fu_1166_p3;
wire   [31:0] select_ln29_3_fu_1216_p3;
wire   [31:0] select_ln29_4_fu_1288_p3;
wire   [31:0] select_ln29_5_fu_1338_p3;
reg   [31:0] grp_fu_438_p0;
reg   [31:0] grp_fu_438_p1;
reg   [31:0] grp_fu_443_p0;
reg   [31:0] grp_fu_443_p1;
reg   [31:0] grp_fu_448_p0;
reg   [31:0] grp_fu_448_p1;
reg   [31:0] grp_fu_453_p0;
reg   [31:0] grp_fu_453_p1;
reg   [31:0] grp_fu_458_p0;
reg   [31:0] grp_fu_458_p1;
reg   [31:0] grp_fu_463_p0;
reg   [31:0] grp_fu_463_p1;
reg   [31:0] grp_fu_468_p0;
reg   [31:0] grp_fu_468_p1;
reg   [31:0] grp_fu_472_p0;
reg   [31:0] grp_fu_472_p1;
reg   [31:0] grp_fu_476_p0;
reg   [31:0] grp_fu_476_p1;
reg   [31:0] grp_fu_480_p0;
reg   [31:0] grp_fu_480_p1;
reg   [31:0] grp_fu_484_p0;
reg   [31:0] grp_fu_484_p1;
reg   [31:0] grp_fu_488_p0;
reg   [31:0] grp_fu_488_p1;
reg   [31:0] grp_fu_498_p1;
reg   [31:0] grp_fu_504_p0;
reg   [31:0] grp_fu_504_p1;
reg   [31:0] grp_fu_510_p0;
reg   [31:0] grp_fu_510_p1;
reg   [31:0] grp_fu_516_p0;
reg   [31:0] grp_fu_516_p1;
reg   [31:0] grp_fu_522_p0;
reg   [31:0] grp_fu_522_p1;
reg   [31:0] grp_fu_528_p0;
reg   [31:0] grp_fu_528_p1;
reg   [31:0] grp_fu_534_p0;
reg   [31:0] grp_fu_534_p1;
reg   [31:0] grp_fu_540_p0;
reg   [31:0] grp_fu_540_p1;
reg   [31:0] grp_fu_546_p0;
reg   [31:0] grp_fu_546_p1;
reg   [31:0] grp_fu_552_p0;
reg   [31:0] grp_fu_552_p1;
reg   [31:0] grp_fu_558_p1;
reg   [31:0] grp_fu_612_p0;
reg   [31:0] grp_fu_618_p0;
wire   [0:0] icmp_ln11_fu_691_p2;
wire   [4:0] r_fu_673_p2;
wire   [9:0] tmp_fu_713_p3;
wire   [6:0] tmp_24_fu_725_p3;
wire   [10:0] zext_ln23_fu_721_p1;
wire   [10:0] zext_ln23_1_fu_733_p1;
wire   [4:0] add_ln23_fu_743_p2;
wire   [4:0] select_ln30_3_fu_757_p3;
wire   [10:0] add_ln23_2_fu_775_p2;
wire   [10:0] add_ln23_6_fu_796_p2;
wire   [9:0] tmp_25_fu_821_p3;
wire   [6:0] tmp_26_fu_832_p3;
wire   [10:0] zext_ln23_2_fu_828_p1;
wire   [10:0] zext_ln23_3_fu_839_p1;
wire   [10:0] add_ln23_3_fu_849_p2;
wire   [4:0] add_ln23_1_fu_859_p2;
wire   [10:0] add_ln23_9_fu_868_p2;
wire   [9:0] tmp_27_fu_878_p3;
wire   [6:0] tmp_28_fu_889_p3;
wire   [10:0] zext_ln23_4_fu_885_p1;
wire   [10:0] zext_ln23_5_fu_896_p1;
wire   [10:0] sub_ln23_2_fu_900_p2;
wire   [10:0] add_ln23_7_fu_911_p2;
wire   [10:0] add_ln23_10_fu_925_p2;
wire   [31:0] bitcast_ln29_fu_954_p1;
wire   [7:0] tmp_12_fu_958_p4;
wire   [22:0] trunc_ln29_fu_968_p1;
wire   [0:0] icmp_ln29_21_fu_978_p2;
wire   [0:0] icmp_ln29_fu_972_p2;
wire   [0:0] or_ln29_fu_984_p2;
wire   [0:0] grp_fu_612_p2;
wire   [8:0] grp_fu_1347_p3;
wire   [9:0] tmp_30_fu_1006_p3;
wire   [11:0] p_shl_cast_fu_999_p3;
wire   [11:0] zext_ln30_2_fu_1013_p1;
wire   [11:0] or_ln30_fu_1029_p2;
wire   [0:0] and_ln29_fu_990_p2;
wire   [31:0] bitcast_ln29_10_fu_1051_p1;
wire   [7:0] tmp_14_fu_1055_p4;
wire   [22:0] trunc_ln29_10_fu_1065_p1;
wire   [0:0] icmp_ln29_23_fu_1075_p2;
wire   [0:0] icmp_ln29_22_fu_1069_p2;
wire   [0:0] or_ln29_10_fu_1081_p2;
wire   [0:0] grp_fu_618_p2;
wire   [0:0] and_ln29_10_fu_1087_p2;
wire   [11:0] add_ln30_2_fu_1103_p2;
wire   [11:0] add_ln30_3_fu_1114_p2;
wire   [31:0] bitcast_ln29_11_fu_1125_p1;
wire   [7:0] tmp_16_fu_1128_p4;
wire   [22:0] trunc_ln29_11_fu_1138_p1;
wire   [0:0] icmp_ln29_25_fu_1148_p2;
wire   [0:0] icmp_ln29_24_fu_1142_p2;
wire   [0:0] or_ln29_11_fu_1154_p2;
wire   [0:0] and_ln29_11_fu_1160_p2;
wire   [31:0] bitcast_ln29_12_fu_1175_p1;
wire   [7:0] tmp_18_fu_1178_p4;
wire   [22:0] trunc_ln29_12_fu_1188_p1;
wire   [0:0] icmp_ln29_27_fu_1198_p2;
wire   [0:0] icmp_ln29_26_fu_1192_p2;
wire   [0:0] or_ln29_12_fu_1204_p2;
wire   [0:0] and_ln29_12_fu_1210_p2;
wire   [11:0] add_ln30_4_fu_1225_p2;
wire   [11:0] add_ln30_5_fu_1236_p2;
wire   [31:0] bitcast_ln29_13_fu_1247_p1;
wire   [7:0] tmp_20_fu_1250_p4;
wire   [22:0] trunc_ln29_13_fu_1260_p1;
wire   [0:0] icmp_ln29_29_fu_1270_p2;
wire   [0:0] icmp_ln29_28_fu_1264_p2;
wire   [0:0] or_ln29_13_fu_1276_p2;
wire   [0:0] and_ln29_13_fu_1282_p2;
wire   [31:0] bitcast_ln29_14_fu_1297_p1;
wire   [7:0] tmp_22_fu_1300_p4;
wire   [22:0] trunc_ln29_14_fu_1310_p1;
wire   [0:0] icmp_ln29_31_fu_1320_p2;
wire   [0:0] icmp_ln29_30_fu_1314_p2;
wire   [0:0] or_ln29_14_fu_1326_p2;
wire   [0:0] and_ln29_14_fu_1332_p2;
wire   [4:0] grp_fu_1347_p0;
wire   [4:0] grp_fu_1347_p1;
wire   [3:0] grp_fu_1347_p2;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_CS_fsm_state48;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [8:0] grp_fu_1347_p10;
wire   [8:0] grp_fu_1347_p20;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_438_p0),
    .din1(grp_fu_438_p1),
    .ce(1'b1),
    .dout(grp_fu_438_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_443_p0),
    .din1(grp_fu_443_p1),
    .ce(1'b1),
    .dout(grp_fu_443_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_448_p0),
    .din1(grp_fu_448_p1),
    .ce(1'b1),
    .dout(grp_fu_448_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_453_p0),
    .din1(grp_fu_453_p1),
    .ce(1'b1),
    .dout(grp_fu_453_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_458_p0),
    .din1(grp_fu_458_p1),
    .ce(1'b1),
    .dout(grp_fu_458_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_463_p0),
    .din1(grp_fu_463_p1),
    .ce(1'b1),
    .dout(grp_fu_463_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_468_p0),
    .din1(grp_fu_468_p1),
    .ce(1'b1),
    .dout(grp_fu_468_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_472_p0),
    .din1(grp_fu_472_p1),
    .ce(1'b1),
    .dout(grp_fu_472_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_476_p0),
    .din1(grp_fu_476_p1),
    .ce(1'b1),
    .dout(grp_fu_476_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_480_p0),
    .din1(grp_fu_480_p1),
    .ce(1'b1),
    .dout(grp_fu_480_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_484_p0),
    .din1(grp_fu_484_p1),
    .ce(1'b1),
    .dout(grp_fu_484_p2)
);

cnn_fadd_32ns_32nbkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nbkb_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_488_p0),
    .din1(grp_fu_488_p1),
    .ce(1'b1),
    .dout(grp_fu_488_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q0),
    .din1(grp_fu_498_p1),
    .ce(1'b1),
    .dout(grp_fu_498_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_504_p0),
    .din1(grp_fu_504_p1),
    .ce(1'b1),
    .dout(grp_fu_504_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_510_p0),
    .din1(grp_fu_510_p1),
    .ce(1'b1),
    .dout(grp_fu_510_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_516_p0),
    .din1(grp_fu_516_p1),
    .ce(1'b1),
    .dout(grp_fu_516_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p0),
    .din1(grp_fu_522_p1),
    .ce(1'b1),
    .dout(grp_fu_522_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_528_p0),
    .din1(grp_fu_528_p1),
    .ce(1'b1),
    .dout(grp_fu_528_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_534_p0),
    .din1(grp_fu_534_p1),
    .ce(1'b1),
    .dout(grp_fu_534_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_540_p0),
    .din1(grp_fu_540_p1),
    .ce(1'b1),
    .dout(grp_fu_540_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_546_p0),
    .din1(grp_fu_546_p1),
    .ce(1'b1),
    .dout(grp_fu_546_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_552_p0),
    .din1(grp_fu_552_p1),
    .ce(1'b1),
    .dout(grp_fu_552_p2)
);

cnn_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ncud_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q0),
    .din1(grp_fu_558_p1),
    .ce(1'b1),
    .dout(grp_fu_558_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_612_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_612_p2)
);

cnn_fcmp_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32ndEe_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_618_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_618_p2)
);

cnn_mac_muladd_5neOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 9 ))
cnn_mac_muladd_5neOg_U26(
    .din0(grp_fu_1347_p0),
    .din1(grp_fu_1347_p1),
    .din2(grp_fu_1347_p2),
    .dout(grp_fu_1347_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_0_reg_427 <= c_reg_1405;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_0_reg_427 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_405 <= add_ln8_reg_1361;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_405 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_0_reg_416 <= select_ln30_1_reg_1371;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_416 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln23_11_reg_1482 <= add_ln23_11_fu_934_p2;
        add_ln23_4_reg_1452 <= add_ln23_4_fu_906_p2;
        add_ln23_8_reg_1467 <= add_ln23_8_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_679_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln30_reg_1388 <= add_ln30_fu_765_p2;
        select_ln30_2_reg_1382 <= select_ln30_2_fu_749_p3;
        select_ln30_reg_1366 <= select_ln30_fu_697_p3;
        sub_ln23_reg_1377[10 : 2] <= sub_ln23_fu_737_p2[10 : 2];
        tmp_29_reg_1425 <= {{select_ln30_fu_697_p3[4:1]}};
        trunc_ln30_reg_1421 <= trunc_ln30_fu_807_p1;
        zext_ln23_6_reg_1394[4 : 0] <= zext_ln23_6_fu_771_p1[4 : 0];
        zext_ln23_9_reg_1410[4 : 0] <= zext_ln23_9_fu_792_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln8_reg_1361 <= add_ln8_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_679_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_reg_1405 <= c_fu_786_p2;
        select_ln30_1_reg_1371 <= select_ln30_1_fu_705_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln8_reg_1357 <= icmp_ln8_fu_679_p2;
        icmp_ln8_reg_1357_pp0_iter1_reg <= icmp_ln8_reg_1357;
        icmp_ln8_reg_1357_pp0_iter2_reg <= icmp_ln8_reg_1357_pp0_iter1_reg;
        icmp_ln8_reg_1357_pp0_iter3_reg <= icmp_ln8_reg_1357_pp0_iter2_reg;
        icmp_ln8_reg_1357_pp0_iter4_reg <= icmp_ln8_reg_1357_pp0_iter3_reg;
        icmp_ln8_reg_1357_pp0_iter5_reg <= icmp_ln8_reg_1357_pp0_iter4_reg;
        icmp_ln8_reg_1357_pp0_iter6_reg <= icmp_ln8_reg_1357_pp0_iter5_reg;
        icmp_ln8_reg_1357_pp0_iter7_reg <= icmp_ln8_reg_1357_pp0_iter6_reg;
        icmp_ln8_reg_1357_pp0_iter8_reg <= icmp_ln8_reg_1357_pp0_iter7_reg;
        select_ln30_1_reg_1371_pp0_iter1_reg <= select_ln30_1_reg_1371;
        select_ln30_1_reg_1371_pp0_iter2_reg <= select_ln30_1_reg_1371_pp0_iter1_reg;
        select_ln30_1_reg_1371_pp0_iter3_reg <= select_ln30_1_reg_1371_pp0_iter2_reg;
        select_ln30_1_reg_1371_pp0_iter4_reg <= select_ln30_1_reg_1371_pp0_iter3_reg;
        select_ln30_1_reg_1371_pp0_iter5_reg <= select_ln30_1_reg_1371_pp0_iter4_reg;
        select_ln30_1_reg_1371_pp0_iter6_reg <= select_ln30_1_reg_1371_pp0_iter5_reg;
        select_ln30_1_reg_1371_pp0_iter7_reg <= select_ln30_1_reg_1371_pp0_iter6_reg;
        select_ln30_1_reg_1371_pp0_iter8_reg <= select_ln30_1_reg_1371_pp0_iter7_reg;
        tmp_0_2_1_reg_1662_pp0_iter2_reg <= tmp_0_2_1_reg_1662;
        tmp_0_2_1_reg_1662_pp0_iter3_reg <= tmp_0_2_1_reg_1662_pp0_iter2_reg;
        tmp_0_2_1_reg_1662_pp0_iter4_reg <= tmp_0_2_1_reg_1662_pp0_iter3_reg;
        tmp_0_2_1_reg_1662_pp0_iter5_reg <= tmp_0_2_1_reg_1662_pp0_iter4_reg;
        tmp_0_2_1_reg_1662_pp0_iter6_reg <= tmp_0_2_1_reg_1662_pp0_iter5_reg;
        tmp_0_2_reg_1657_pp0_iter2_reg <= tmp_0_2_reg_1657;
        tmp_0_2_reg_1657_pp0_iter3_reg <= tmp_0_2_reg_1657_pp0_iter2_reg;
        tmp_0_2_reg_1657_pp0_iter4_reg <= tmp_0_2_reg_1657_pp0_iter3_reg;
        tmp_0_2_reg_1657_pp0_iter5_reg <= tmp_0_2_reg_1657_pp0_iter4_reg;
        tmp_1_2_1_reg_1672_pp0_iter2_reg <= tmp_1_2_1_reg_1672;
        tmp_1_2_1_reg_1672_pp0_iter3_reg <= tmp_1_2_1_reg_1672_pp0_iter2_reg;
        tmp_1_2_1_reg_1672_pp0_iter4_reg <= tmp_1_2_1_reg_1672_pp0_iter3_reg;
        tmp_1_2_1_reg_1672_pp0_iter5_reg <= tmp_1_2_1_reg_1672_pp0_iter4_reg;
        tmp_1_2_1_reg_1672_pp0_iter6_reg <= tmp_1_2_1_reg_1672_pp0_iter5_reg;
        tmp_1_2_reg_1667_pp0_iter2_reg <= tmp_1_2_reg_1667;
        tmp_1_2_reg_1667_pp0_iter3_reg <= tmp_1_2_reg_1667_pp0_iter2_reg;
        tmp_1_2_reg_1667_pp0_iter4_reg <= tmp_1_2_reg_1667_pp0_iter3_reg;
        tmp_1_2_reg_1667_pp0_iter5_reg <= tmp_1_2_reg_1667_pp0_iter4_reg;
        tmp_29_reg_1425_pp0_iter1_reg <= tmp_29_reg_1425;
        tmp_29_reg_1425_pp0_iter2_reg <= tmp_29_reg_1425_pp0_iter1_reg;
        tmp_29_reg_1425_pp0_iter3_reg <= tmp_29_reg_1425_pp0_iter2_reg;
        tmp_29_reg_1425_pp0_iter4_reg <= tmp_29_reg_1425_pp0_iter3_reg;
        tmp_29_reg_1425_pp0_iter5_reg <= tmp_29_reg_1425_pp0_iter4_reg;
        tmp_29_reg_1425_pp0_iter6_reg <= tmp_29_reg_1425_pp0_iter5_reg;
        tmp_29_reg_1425_pp0_iter7_reg <= tmp_29_reg_1425_pp0_iter6_reg;
        tmp_29_reg_1425_pp0_iter8_reg <= tmp_29_reg_1425_pp0_iter7_reg;
        tmp_2_2_reg_1677_pp0_iter2_reg <= tmp_2_2_reg_1677;
        tmp_2_2_reg_1677_pp0_iter3_reg <= tmp_2_2_reg_1677_pp0_iter2_reg;
        tmp_2_2_reg_1677_pp0_iter4_reg <= tmp_2_2_reg_1677_pp0_iter3_reg;
        tmp_2_2_reg_1677_pp0_iter5_reg <= tmp_2_2_reg_1677_pp0_iter4_reg;
        tmp_3_1_2_reg_1682_pp0_iter2_reg <= tmp_3_1_2_reg_1682;
        tmp_3_1_2_reg_1682_pp0_iter3_reg <= tmp_3_1_2_reg_1682_pp0_iter2_reg;
        tmp_3_1_2_reg_1682_pp0_iter4_reg <= tmp_3_1_2_reg_1682_pp0_iter3_reg;
        tmp_3_2_reg_1687_pp0_iter2_reg <= tmp_3_2_reg_1687;
        tmp_3_2_reg_1687_pp0_iter3_reg <= tmp_3_2_reg_1687_pp0_iter2_reg;
        tmp_3_2_reg_1687_pp0_iter4_reg <= tmp_3_2_reg_1687_pp0_iter3_reg;
        tmp_3_2_reg_1687_pp0_iter5_reg <= tmp_3_2_reg_1687_pp0_iter4_reg;
        tmp_4_1_2_reg_1692_pp0_iter2_reg <= tmp_4_1_2_reg_1692;
        tmp_4_1_2_reg_1692_pp0_iter3_reg <= tmp_4_1_2_reg_1692_pp0_iter2_reg;
        tmp_4_1_2_reg_1692_pp0_iter4_reg <= tmp_4_1_2_reg_1692_pp0_iter3_reg;
        tmp_4_2_reg_1697_pp0_iter2_reg <= tmp_4_2_reg_1697;
        tmp_4_2_reg_1697_pp0_iter3_reg <= tmp_4_2_reg_1697_pp0_iter2_reg;
        tmp_4_2_reg_1697_pp0_iter4_reg <= tmp_4_2_reg_1697_pp0_iter3_reg;
        tmp_4_2_reg_1697_pp0_iter5_reg <= tmp_4_2_reg_1697_pp0_iter4_reg;
        tmp_5_1_2_reg_1702_pp0_iter2_reg <= tmp_5_1_2_reg_1702;
        tmp_5_1_2_reg_1702_pp0_iter3_reg <= tmp_5_1_2_reg_1702_pp0_iter2_reg;
        tmp_5_1_2_reg_1702_pp0_iter4_reg <= tmp_5_1_2_reg_1702_pp0_iter3_reg;
        tmp_5_2_reg_1707_pp0_iter2_reg <= tmp_5_2_reg_1707;
        tmp_5_2_reg_1707_pp0_iter3_reg <= tmp_5_2_reg_1707_pp0_iter2_reg;
        tmp_5_2_reg_1707_pp0_iter4_reg <= tmp_5_2_reg_1707_pp0_iter3_reg;
        tmp_5_2_reg_1707_pp0_iter5_reg <= tmp_5_2_reg_1707_pp0_iter4_reg;
        trunc_ln30_reg_1421_pp0_iter1_reg <= trunc_ln30_reg_1421;
        trunc_ln30_reg_1421_pp0_iter2_reg <= trunc_ln30_reg_1421_pp0_iter1_reg;
        trunc_ln30_reg_1421_pp0_iter3_reg <= trunc_ln30_reg_1421_pp0_iter2_reg;
        trunc_ln30_reg_1421_pp0_iter4_reg <= trunc_ln30_reg_1421_pp0_iter3_reg;
        trunc_ln30_reg_1421_pp0_iter5_reg <= trunc_ln30_reg_1421_pp0_iter4_reg;
        trunc_ln30_reg_1421_pp0_iter6_reg <= trunc_ln30_reg_1421_pp0_iter5_reg;
        trunc_ln30_reg_1421_pp0_iter7_reg <= trunc_ln30_reg_1421_pp0_iter6_reg;
        trunc_ln30_reg_1421_pp0_iter8_reg <= trunc_ln30_reg_1421_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln8_reg_1357 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((icmp_ln8_reg_1357 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_639 <= input_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln8_reg_1357 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((icmp_ln8_reg_1357 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        reg_648 <= input_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln8_reg_1357_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((icmp_ln8_reg_1357_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_661 <= grp_fu_468_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_667 <= grp_fu_472_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_ln23_1_reg_1430[10 : 2] <= sub_ln23_1_fu_843_p2[10 : 2];
        zext_ln23_12_reg_1441[4 : 0] <= zext_ln23_12_fu_864_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        sub_ln30_reg_2050[11 : 1] <= sub_ln30_fu_1017_p2[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_0_0_1_reg_1472 <= grp_fu_504_p2;
        tmp_1_0_1_reg_1492 <= grp_fu_516_p2;
        tmp_1_reg_1487 <= grp_fu_510_p2;
        tmp_2_0_1_reg_1502 <= grp_fu_528_p2;
        tmp_2_17_reg_1457 <= grp_fu_498_p2;
        tmp_2_reg_1497 <= grp_fu_522_p2;
        tmp_3_0_1_reg_1512 <= grp_fu_540_p2;
        tmp_3_reg_1507 <= grp_fu_534_p2;
        tmp_4_0_1_reg_1522 <= grp_fu_552_p2;
        tmp_4_reg_1517 <= grp_fu_546_p2;
        tmp_5_reg_1527 <= grp_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_0_0_2_reg_1542 <= grp_fu_498_p2;
        tmp_0_1_reg_1547 <= grp_fu_504_p2;
        tmp_1_0_2_reg_1552 <= grp_fu_510_p2;
        tmp_1_1_reg_1557 <= grp_fu_516_p2;
        tmp_2_0_2_reg_1562 <= grp_fu_522_p2;
        tmp_2_1_reg_1567 <= grp_fu_528_p2;
        tmp_3_0_2_reg_1572 <= grp_fu_534_p2;
        tmp_3_1_reg_1577 <= grp_fu_540_p2;
        tmp_4_0_2_reg_1582 <= grp_fu_546_p2;
        tmp_5_0_1_reg_1587 <= grp_fu_552_p2;
        tmp_5_0_2_reg_1592 <= grp_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_0_0_2_reg_1542_pp0_iter1_reg <= tmp_0_0_2_reg_1542;
        tmp_0_1_reg_1547_pp0_iter1_reg <= tmp_0_1_reg_1547;
        tmp_0_1_reg_1547_pp0_iter2_reg <= tmp_0_1_reg_1547_pp0_iter1_reg;
        tmp_1_0_2_reg_1552_pp0_iter1_reg <= tmp_1_0_2_reg_1552;
        tmp_1_1_reg_1557_pp0_iter1_reg <= tmp_1_1_reg_1557;
        tmp_1_1_reg_1557_pp0_iter2_reg <= tmp_1_1_reg_1557_pp0_iter1_reg;
        tmp_2_0_2_reg_1562_pp0_iter1_reg <= tmp_2_0_2_reg_1562;
        tmp_2_1_reg_1567_pp0_iter1_reg <= tmp_2_1_reg_1567;
        tmp_2_1_reg_1567_pp0_iter2_reg <= tmp_2_1_reg_1567_pp0_iter1_reg;
        tmp_3_0_2_reg_1572_pp0_iter1_reg <= tmp_3_0_2_reg_1572;
        tmp_3_1_reg_1577_pp0_iter1_reg <= tmp_3_1_reg_1577;
        tmp_3_1_reg_1577_pp0_iter2_reg <= tmp_3_1_reg_1577_pp0_iter1_reg;
        tmp_4_0_2_reg_1582_pp0_iter1_reg <= tmp_4_0_2_reg_1582;
        tmp_5_0_2_reg_1592_pp0_iter1_reg <= tmp_5_0_2_reg_1592;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_0_1_1_reg_1602 <= grp_fu_498_p2;
        tmp_0_1_2_reg_1607 <= grp_fu_504_p2;
        tmp_1_1_1_reg_1612 <= grp_fu_510_p2;
        tmp_1_1_2_reg_1617 <= grp_fu_516_p2;
        tmp_2_1_1_reg_1622 <= grp_fu_522_p2;
        tmp_2_1_2_reg_1627 <= grp_fu_528_p2;
        tmp_3_1_1_reg_1632 <= grp_fu_534_p2;
        tmp_4_1_1_reg_1642 <= grp_fu_546_p2;
        tmp_4_1_reg_1637 <= grp_fu_540_p2;
        tmp_5_1_1_reg_1652 <= grp_fu_558_p2;
        tmp_5_1_reg_1647 <= grp_fu_552_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        tmp_0_1_1_reg_1602_pp0_iter1_reg <= tmp_0_1_1_reg_1602;
        tmp_0_1_1_reg_1602_pp0_iter2_reg <= tmp_0_1_1_reg_1602_pp0_iter1_reg;
        tmp_0_1_2_reg_1607_pp0_iter1_reg <= tmp_0_1_2_reg_1607;
        tmp_0_1_2_reg_1607_pp0_iter2_reg <= tmp_0_1_2_reg_1607_pp0_iter1_reg;
        tmp_0_1_2_reg_1607_pp0_iter3_reg <= tmp_0_1_2_reg_1607_pp0_iter2_reg;
        tmp_1_1_1_reg_1612_pp0_iter1_reg <= tmp_1_1_1_reg_1612;
        tmp_1_1_1_reg_1612_pp0_iter2_reg <= tmp_1_1_1_reg_1612_pp0_iter1_reg;
        tmp_1_1_2_reg_1617_pp0_iter1_reg <= tmp_1_1_2_reg_1617;
        tmp_1_1_2_reg_1617_pp0_iter2_reg <= tmp_1_1_2_reg_1617_pp0_iter1_reg;
        tmp_1_1_2_reg_1617_pp0_iter3_reg <= tmp_1_1_2_reg_1617_pp0_iter2_reg;
        tmp_2_1_1_reg_1622_pp0_iter1_reg <= tmp_2_1_1_reg_1622;
        tmp_2_1_1_reg_1622_pp0_iter2_reg <= tmp_2_1_1_reg_1622_pp0_iter1_reg;
        tmp_2_1_2_reg_1627_pp0_iter1_reg <= tmp_2_1_2_reg_1627;
        tmp_2_1_2_reg_1627_pp0_iter2_reg <= tmp_2_1_2_reg_1627_pp0_iter1_reg;
        tmp_2_1_2_reg_1627_pp0_iter3_reg <= tmp_2_1_2_reg_1627_pp0_iter2_reg;
        tmp_3_1_1_reg_1632_pp0_iter1_reg <= tmp_3_1_1_reg_1632;
        tmp_3_1_1_reg_1632_pp0_iter2_reg <= tmp_3_1_1_reg_1632_pp0_iter1_reg;
        tmp_4_1_1_reg_1642_pp0_iter1_reg <= tmp_4_1_1_reg_1642;
        tmp_4_1_1_reg_1642_pp0_iter2_reg <= tmp_4_1_1_reg_1642_pp0_iter1_reg;
        tmp_4_1_reg_1637_pp0_iter1_reg <= tmp_4_1_reg_1637;
        tmp_4_1_reg_1637_pp0_iter2_reg <= tmp_4_1_reg_1637_pp0_iter1_reg;
        tmp_5_1_1_reg_1652_pp0_iter1_reg <= tmp_5_1_1_reg_1652;
        tmp_5_1_1_reg_1652_pp0_iter2_reg <= tmp_5_1_1_reg_1652_pp0_iter1_reg;
        tmp_5_1_reg_1647_pp0_iter1_reg <= tmp_5_1_reg_1647;
        tmp_5_1_reg_1647_pp0_iter2_reg <= tmp_5_1_reg_1647_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_0_2_1_reg_1662 <= grp_fu_504_p2;
        tmp_0_2_reg_1657 <= grp_fu_498_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_0_2_2_reg_1717 <= grp_fu_498_p2;
        w_sum_6_reg_1712 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_0_2_2_reg_1717_pp0_iter2_reg <= tmp_0_2_2_reg_1717;
        tmp_0_2_2_reg_1717_pp0_iter3_reg <= tmp_0_2_2_reg_1717_pp0_iter2_reg;
        tmp_0_2_2_reg_1717_pp0_iter4_reg <= tmp_0_2_2_reg_1717_pp0_iter3_reg;
        tmp_0_2_2_reg_1717_pp0_iter5_reg <= tmp_0_2_2_reg_1717_pp0_iter4_reg;
        tmp_0_2_2_reg_1717_pp0_iter6_reg <= tmp_0_2_2_reg_1717_pp0_iter5_reg;
        tmp_1_2_2_reg_1727_pp0_iter2_reg <= tmp_1_2_2_reg_1727;
        tmp_1_2_2_reg_1727_pp0_iter3_reg <= tmp_1_2_2_reg_1727_pp0_iter2_reg;
        tmp_1_2_2_reg_1727_pp0_iter4_reg <= tmp_1_2_2_reg_1727_pp0_iter3_reg;
        tmp_1_2_2_reg_1727_pp0_iter5_reg <= tmp_1_2_2_reg_1727_pp0_iter4_reg;
        tmp_1_2_2_reg_1727_pp0_iter6_reg <= tmp_1_2_2_reg_1727_pp0_iter5_reg;
        tmp_2_2_1_reg_1737_pp0_iter2_reg <= tmp_2_2_1_reg_1737;
        tmp_2_2_1_reg_1737_pp0_iter3_reg <= tmp_2_2_1_reg_1737_pp0_iter2_reg;
        tmp_2_2_1_reg_1737_pp0_iter4_reg <= tmp_2_2_1_reg_1737_pp0_iter3_reg;
        tmp_2_2_1_reg_1737_pp0_iter5_reg <= tmp_2_2_1_reg_1737_pp0_iter4_reg;
        tmp_2_2_2_reg_1742_pp0_iter2_reg <= tmp_2_2_2_reg_1742;
        tmp_2_2_2_reg_1742_pp0_iter3_reg <= tmp_2_2_2_reg_1742_pp0_iter2_reg;
        tmp_2_2_2_reg_1742_pp0_iter4_reg <= tmp_2_2_2_reg_1742_pp0_iter3_reg;
        tmp_2_2_2_reg_1742_pp0_iter5_reg <= tmp_2_2_2_reg_1742_pp0_iter4_reg;
        tmp_2_2_2_reg_1742_pp0_iter6_reg <= tmp_2_2_2_reg_1742_pp0_iter5_reg;
        tmp_3_2_1_reg_1752_pp0_iter2_reg <= tmp_3_2_1_reg_1752;
        tmp_3_2_1_reg_1752_pp0_iter3_reg <= tmp_3_2_1_reg_1752_pp0_iter2_reg;
        tmp_3_2_1_reg_1752_pp0_iter4_reg <= tmp_3_2_1_reg_1752_pp0_iter3_reg;
        tmp_3_2_1_reg_1752_pp0_iter5_reg <= tmp_3_2_1_reg_1752_pp0_iter4_reg;
        tmp_3_2_2_reg_1757_pp0_iter2_reg <= tmp_3_2_2_reg_1757;
        tmp_3_2_2_reg_1757_pp0_iter3_reg <= tmp_3_2_2_reg_1757_pp0_iter2_reg;
        tmp_3_2_2_reg_1757_pp0_iter4_reg <= tmp_3_2_2_reg_1757_pp0_iter3_reg;
        tmp_3_2_2_reg_1757_pp0_iter5_reg <= tmp_3_2_2_reg_1757_pp0_iter4_reg;
        tmp_3_2_2_reg_1757_pp0_iter6_reg <= tmp_3_2_2_reg_1757_pp0_iter5_reg;
        tmp_4_2_1_reg_1767_pp0_iter2_reg <= tmp_4_2_1_reg_1767;
        tmp_4_2_1_reg_1767_pp0_iter3_reg <= tmp_4_2_1_reg_1767_pp0_iter2_reg;
        tmp_4_2_1_reg_1767_pp0_iter4_reg <= tmp_4_2_1_reg_1767_pp0_iter3_reg;
        tmp_4_2_1_reg_1767_pp0_iter5_reg <= tmp_4_2_1_reg_1767_pp0_iter4_reg;
        tmp_4_2_2_reg_1772_pp0_iter2_reg <= tmp_4_2_2_reg_1772;
        tmp_4_2_2_reg_1772_pp0_iter3_reg <= tmp_4_2_2_reg_1772_pp0_iter2_reg;
        tmp_4_2_2_reg_1772_pp0_iter4_reg <= tmp_4_2_2_reg_1772_pp0_iter3_reg;
        tmp_4_2_2_reg_1772_pp0_iter5_reg <= tmp_4_2_2_reg_1772_pp0_iter4_reg;
        tmp_4_2_2_reg_1772_pp0_iter6_reg <= tmp_4_2_2_reg_1772_pp0_iter5_reg;
        tmp_5_2_1_reg_1782_pp0_iter2_reg <= tmp_5_2_1_reg_1782;
        tmp_5_2_1_reg_1782_pp0_iter3_reg <= tmp_5_2_1_reg_1782_pp0_iter2_reg;
        tmp_5_2_1_reg_1782_pp0_iter4_reg <= tmp_5_2_1_reg_1782_pp0_iter3_reg;
        tmp_5_2_1_reg_1782_pp0_iter5_reg <= tmp_5_2_1_reg_1782_pp0_iter4_reg;
        tmp_5_2_2_reg_1787_pp0_iter2_reg <= tmp_5_2_2_reg_1787;
        tmp_5_2_2_reg_1787_pp0_iter3_reg <= tmp_5_2_2_reg_1787_pp0_iter2_reg;
        tmp_5_2_2_reg_1787_pp0_iter4_reg <= tmp_5_2_2_reg_1787_pp0_iter3_reg;
        tmp_5_2_2_reg_1787_pp0_iter5_reg <= tmp_5_2_2_reg_1787_pp0_iter4_reg;
        tmp_5_2_2_reg_1787_pp0_iter6_reg <= tmp_5_2_2_reg_1787_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_2_1_reg_1672 <= grp_fu_516_p2;
        tmp_1_2_reg_1667 <= grp_fu_510_p2;
        tmp_2_2_reg_1677 <= grp_fu_522_p2;
        tmp_3_1_2_reg_1682 <= grp_fu_528_p2;
        tmp_3_2_reg_1687 <= grp_fu_534_p2;
        tmp_4_1_2_reg_1692 <= grp_fu_540_p2;
        tmp_4_2_reg_1697 <= grp_fu_546_p2;
        tmp_5_1_2_reg_1702 <= grp_fu_552_p2;
        tmp_5_2_reg_1707 <= grp_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_1_2_2_reg_1727 <= grp_fu_504_p2;
        tmp_2_2_1_reg_1737 <= grp_fu_510_p2;
        tmp_2_2_2_reg_1742 <= grp_fu_516_p2;
        tmp_3_2_1_reg_1752 <= grp_fu_522_p2;
        tmp_3_2_2_reg_1757 <= grp_fu_528_p2;
        tmp_4_2_1_reg_1767 <= grp_fu_534_p2;
        tmp_4_2_2_reg_1772 <= grp_fu_540_p2;
        tmp_5_2_1_reg_1782 <= grp_fu_546_p2;
        tmp_5_2_2_reg_1787 <= grp_fu_552_p2;
        w_sum_4_1_reg_1722 <= grp_fu_443_p2;
        w_sum_4_2_reg_1732 <= grp_fu_448_p2;
        w_sum_4_3_reg_1747 <= grp_fu_453_p2;
        w_sum_4_4_reg_1762 <= grp_fu_458_p2;
        w_sum_4_5_reg_1777 <= grp_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        w_sum_2_reg_2022 <= grp_fu_476_p2;
        w_sum_3_reg_2029 <= grp_fu_480_p2;
        w_sum_4_reg_2036 <= grp_fu_484_p2;
        w_sum_5_reg_2043 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_0_0_1_reg_1792 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        w_sum_4_0_0_2_reg_1822 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        w_sum_4_0_1_1_reg_1882 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        w_sum_4_0_1_2_reg_1912 <= grp_fu_468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        w_sum_4_0_1_reg_1852 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        w_sum_4_0_2_1_reg_1972 <= grp_fu_468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1357_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_0_2_reg_1942 <= grp_fu_468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_1_0_1_reg_1797 <= grp_fu_443_p2;
        w_sum_4_2_0_1_reg_1802 <= grp_fu_448_p2;
        w_sum_4_3_0_1_reg_1807 <= grp_fu_453_p2;
        w_sum_4_4_0_1_reg_1812 <= grp_fu_458_p2;
        w_sum_4_5_0_1_reg_1817 <= grp_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        w_sum_4_1_0_2_reg_1827 <= grp_fu_443_p2;
        w_sum_4_2_0_2_reg_1832 <= grp_fu_448_p2;
        w_sum_4_3_0_2_reg_1837 <= grp_fu_453_p2;
        w_sum_4_4_0_2_reg_1842 <= grp_fu_458_p2;
        w_sum_4_5_0_2_reg_1847 <= grp_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        w_sum_4_1_1_1_reg_1887 <= grp_fu_443_p2;
        w_sum_4_2_1_1_reg_1892 <= grp_fu_448_p2;
        w_sum_4_3_1_1_reg_1897 <= grp_fu_453_p2;
        w_sum_4_4_1_1_reg_1902 <= grp_fu_458_p2;
        w_sum_4_5_1_1_reg_1907 <= grp_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        w_sum_4_1_1_2_reg_1917 <= grp_fu_472_p2;
        w_sum_4_2_1_2_reg_1922 <= grp_fu_476_p2;
        w_sum_4_3_1_2_reg_1927 <= grp_fu_480_p2;
        w_sum_4_4_1_2_reg_1932 <= grp_fu_484_p2;
        w_sum_4_5_1_2_reg_1937 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        w_sum_4_1_1_reg_1857 <= grp_fu_443_p2;
        w_sum_4_2_1_reg_1862 <= grp_fu_448_p2;
        w_sum_4_3_1_reg_1867 <= grp_fu_453_p2;
        w_sum_4_4_1_reg_1872 <= grp_fu_458_p2;
        w_sum_4_5_1_reg_1877 <= grp_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        w_sum_4_1_2_1_reg_1977 <= grp_fu_472_p2;
        w_sum_4_2_2_1_reg_1982 <= grp_fu_476_p2;
        w_sum_4_3_2_1_reg_1987 <= grp_fu_480_p2;
        w_sum_4_4_2_1_reg_1992 <= grp_fu_484_p2;
        w_sum_4_5_2_1_reg_1997 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_1_2_reg_1947 <= grp_fu_472_p2;
        w_sum_4_2_2_reg_1952 <= grp_fu_476_p2;
        w_sum_4_3_2_reg_1957 <= grp_fu_480_p2;
        w_sum_4_4_2_reg_1962 <= grp_fu_484_p2;
        w_sum_4_5_2_reg_1967 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        w_sum_4_2_2_2_reg_2002 <= grp_fu_476_p2;
        w_sum_4_3_2_2_reg_2007 <= grp_fu_480_p2;
        w_sum_4_4_2_2_reg_2012 <= grp_fu_484_p2;
        w_sum_4_5_2_2_reg_2017 <= grp_fu_488_p2;
    end
end

always @ (*) begin
    if ((icmp_ln8_fu_679_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c_0_phi_fu_431_p4 = c_reg_1405;
    end else begin
        ap_phi_mux_c_0_phi_fu_431_p4 = c_0_reg_427;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_409_p4 = add_ln8_reg_1361;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_409_p4 = indvar_flatten_reg_405;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_1357 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_420_p4 = select_ln30_1_reg_1371;
    end else begin
        ap_phi_mux_r_0_phi_fu_420_p4 = r_0_reg_416;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_0_address0 = zext_ln30_7_fu_1230_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_0_address0 = zext_ln30_5_fu_1108_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_0_address0 = zext_ln30_3_fu_1023_p1;
    end else begin
        conv_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_0_address1 = zext_ln30_8_fu_1241_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_0_address1 = zext_ln30_6_fu_1119_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_0_address1 = zext_ln30_4_fu_1035_p1;
    end else begin
        conv_out_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_0_ce0 = 1'b1;
    end else begin
        conv_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_0_ce1 = 1'b1;
    end else begin
        conv_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_0_d0 = select_ln29_4_fu_1288_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_0_d0 = select_ln29_2_fu_1166_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_0_d0 = select_ln29_fu_1041_p3;
    end else begin
        conv_out_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_0_d1 = select_ln29_5_fu_1338_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_0_d1 = select_ln29_3_fu_1216_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_0_d1 = select_ln29_1_fu_1093_p3;
    end else begin
        conv_out_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_0_we0 = 1'b1;
    end else begin
        conv_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_0_we1 = 1'b1;
    end else begin
        conv_out_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_1_address0 = zext_ln30_7_fu_1230_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_1_address0 = zext_ln30_5_fu_1108_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_1_address0 = zext_ln30_3_fu_1023_p1;
    end else begin
        conv_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_1_address1 = zext_ln30_8_fu_1241_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_1_address1 = zext_ln30_6_fu_1119_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_1_address1 = zext_ln30_4_fu_1035_p1;
    end else begin
        conv_out_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_1_ce0 = 1'b1;
    end else begin
        conv_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_1_ce1 = 1'b1;
    end else begin
        conv_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_1_d0 = select_ln29_4_fu_1288_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_1_d0 = select_ln29_2_fu_1166_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_1_d0 = select_ln29_fu_1041_p3;
    end else begin
        conv_out_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_out_1_d1 = select_ln29_5_fu_1338_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_out_1_d1 = select_ln29_3_fu_1216_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_out_1_d1 = select_ln29_1_fu_1093_p3;
    end else begin
        conv_out_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_1_we0 = 1'b1;
    end else begin
        conv_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((trunc_ln30_reg_1421_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        conv_out_1_we1 = 1'b1;
    end else begin
        conv_out_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_438_p0 = w_sum_4_0_1_reg_1852;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_438_p0 = w_sum_4_0_0_2_reg_1822;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_438_p0 = w_sum_4_0_0_1_reg_1792;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_438_p0 = w_sum_6_reg_1712;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_438_p0 = tmp_2_17_reg_1457;
    end else begin
        grp_fu_438_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_438_p1 = tmp_0_1_1_reg_1602_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_438_p1 = tmp_0_1_reg_1547_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_438_p1 = tmp_0_0_2_reg_1542_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_438_p1 = tmp_0_0_1_reg_1472;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_438_p1 = 32'd0;
    end else begin
        grp_fu_438_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_443_p0 = w_sum_4_1_1_reg_1857;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_443_p0 = w_sum_4_1_0_2_reg_1827;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_443_p0 = w_sum_4_1_0_1_reg_1797;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_443_p0 = w_sum_4_1_reg_1722;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_443_p0 = tmp_1_reg_1487;
    end else begin
        grp_fu_443_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_443_p1 = tmp_1_1_1_reg_1612_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_443_p1 = tmp_1_1_reg_1557_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_443_p1 = tmp_1_0_2_reg_1552_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_443_p1 = tmp_1_0_1_reg_1492;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_443_p1 = 32'd0;
    end else begin
        grp_fu_443_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_448_p0 = w_sum_4_2_1_reg_1862;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_448_p0 = w_sum_4_2_0_2_reg_1832;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_448_p0 = w_sum_4_2_0_1_reg_1802;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_448_p0 = w_sum_4_2_reg_1732;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_448_p0 = tmp_2_reg_1497;
    end else begin
        grp_fu_448_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_448_p1 = tmp_2_1_1_reg_1622_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_448_p1 = tmp_2_1_reg_1567_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_448_p1 = tmp_2_0_2_reg_1562_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_448_p1 = tmp_2_0_1_reg_1502;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_448_p1 = 32'd0;
    end else begin
        grp_fu_448_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_453_p0 = w_sum_4_3_1_reg_1867;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_453_p0 = w_sum_4_3_0_2_reg_1837;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_453_p0 = w_sum_4_3_0_1_reg_1807;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_453_p0 = w_sum_4_3_reg_1747;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_453_p0 = tmp_3_reg_1507;
    end else begin
        grp_fu_453_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_453_p1 = tmp_3_1_1_reg_1632_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_453_p1 = tmp_3_1_reg_1577_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_453_p1 = tmp_3_0_2_reg_1572_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_453_p1 = tmp_3_0_1_reg_1512;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_453_p1 = 32'd0;
    end else begin
        grp_fu_453_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_458_p0 = w_sum_4_4_1_reg_1872;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_458_p0 = w_sum_4_4_0_2_reg_1842;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_458_p0 = w_sum_4_4_0_1_reg_1812;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_458_p0 = w_sum_4_4_reg_1762;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_458_p0 = tmp_4_reg_1517;
    end else begin
        grp_fu_458_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_458_p1 = tmp_4_1_1_reg_1642_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_458_p1 = tmp_4_1_reg_1637_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_458_p1 = tmp_4_0_2_reg_1582_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_458_p1 = tmp_4_0_1_reg_1522;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_458_p1 = 32'd0;
    end else begin
        grp_fu_458_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_463_p0 = w_sum_4_5_1_reg_1877;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_463_p0 = w_sum_4_5_0_2_reg_1847;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_463_p0 = w_sum_4_5_0_1_reg_1817;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_463_p0 = w_sum_4_5_reg_1777;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_463_p0 = tmp_5_reg_1527;
    end else begin
        grp_fu_463_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_463_p1 = tmp_5_1_1_reg_1652_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_463_p1 = tmp_5_1_reg_1647_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_463_p1 = tmp_5_0_2_reg_1592_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_463_p1 = tmp_5_0_1_reg_1587;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_463_p1 = 32'd0;
    end else begin
        grp_fu_463_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_468_p0 = reg_661;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_468_p0 = w_sum_4_0_2_1_reg_1972;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_468_p0 = w_sum_4_0_2_reg_1942;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_468_p0 = w_sum_4_0_1_2_reg_1912;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_468_p0 = w_sum_4_0_1_1_reg_1882;
    end else begin
        grp_fu_468_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_468_p1 = 32'd3154313640;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_468_p1 = tmp_0_2_2_reg_1717_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_468_p1 = tmp_0_2_1_reg_1662_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_468_p1 = tmp_0_2_reg_1657_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_468_p1 = tmp_0_1_2_reg_1607_pp0_iter3_reg;
    end else begin
        grp_fu_468_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_472_p0 = reg_667;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_472_p0 = w_sum_4_1_2_1_reg_1977;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_472_p0 = w_sum_4_1_2_reg_1947;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_472_p0 = w_sum_4_1_1_2_reg_1917;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_472_p0 = w_sum_4_1_1_1_reg_1887;
    end else begin
        grp_fu_472_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_472_p1 = 32'd3150112625;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_472_p1 = tmp_1_2_2_reg_1727_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_472_p1 = tmp_1_2_1_reg_1672_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_472_p1 = tmp_1_2_reg_1667_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_472_p1 = tmp_1_1_2_reg_1617_pp0_iter3_reg;
    end else begin
        grp_fu_472_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_476_p0 = w_sum_4_2_2_2_reg_2002;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_476_p0 = w_sum_4_2_2_1_reg_1982;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_476_p0 = w_sum_4_2_2_reg_1952;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_476_p0 = w_sum_4_2_1_2_reg_1922;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_476_p0 = w_sum_4_2_1_1_reg_1892;
    end else begin
        grp_fu_476_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_476_p1 = 32'd3140547196;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_476_p1 = tmp_2_2_2_reg_1742_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_476_p1 = tmp_2_2_1_reg_1737_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_476_p1 = tmp_2_2_reg_1677_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_476_p1 = tmp_2_1_2_reg_1627_pp0_iter3_reg;
    end else begin
        grp_fu_476_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_480_p0 = w_sum_4_3_2_2_reg_2007;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_480_p0 = w_sum_4_3_2_1_reg_1987;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_480_p0 = w_sum_4_3_2_reg_1957;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_480_p0 = w_sum_4_3_1_2_reg_1927;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_480_p0 = w_sum_4_3_1_1_reg_1897;
    end else begin
        grp_fu_480_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_480_p1 = 32'd3117253977;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_480_p1 = tmp_3_2_2_reg_1757_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_480_p1 = tmp_3_2_1_reg_1752_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_480_p1 = tmp_3_2_reg_1687_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_480_p1 = tmp_3_1_2_reg_1682_pp0_iter4_reg;
    end else begin
        grp_fu_480_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_484_p0 = w_sum_4_4_2_2_reg_2012;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_484_p0 = w_sum_4_4_2_1_reg_1992;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_484_p0 = w_sum_4_4_2_reg_1962;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_484_p0 = w_sum_4_4_1_2_reg_1932;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_484_p0 = w_sum_4_4_1_1_reg_1902;
    end else begin
        grp_fu_484_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_484_p1 = 32'd1044236204;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_484_p1 = tmp_4_2_2_reg_1772_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_484_p1 = tmp_4_2_1_reg_1767_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_484_p1 = tmp_4_2_reg_1697_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_484_p1 = tmp_4_1_2_reg_1692_pp0_iter4_reg;
    end else begin
        grp_fu_484_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_488_p0 = w_sum_4_5_2_2_reg_2017;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_488_p0 = w_sum_4_5_2_1_reg_1997;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_488_p0 = w_sum_4_5_2_reg_1967;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_488_p0 = w_sum_4_5_1_2_reg_1937;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_488_p0 = w_sum_4_5_1_1_reg_1907;
    end else begin
        grp_fu_488_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_488_p1 = 32'd3166862997;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_488_p1 = tmp_5_2_2_reg_1787_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_488_p1 = tmp_5_2_1_reg_1782_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_488_p1 = tmp_5_2_reg_1707_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_488_p1 = tmp_5_1_2_reg_1702_pp0_iter4_reg;
    end else begin
        grp_fu_488_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_498_p1 = 32'd1051824505;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_498_p1 = 32'd1049661150;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_498_p1 = 32'd1045583683;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_498_p1 = 32'd3199575079;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_498_p1 = 32'd1032027357;
    end else begin
        grp_fu_498_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_504_p0 = input_r_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_504_p0 = input_r_q1;
    end else begin
        grp_fu_504_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_504_p1 = 32'd3203407867;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_504_p1 = 32'd1058281586;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_504_p1 = 32'd1035707070;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_504_p1 = 32'd3190825761;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_504_p1 = 32'd1039772793;
    end else begin
        grp_fu_504_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_510_p0 = reg_648;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_510_p0 = input_r_q0;
    end else begin
        grp_fu_510_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_510_p1 = 32'd1033032513;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_510_p1 = 32'd3205092468;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_510_p1 = 32'd3172495310;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_510_p1 = 32'd1058225567;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_510_p1 = 32'd1053009748;
    end else begin
        grp_fu_510_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_516_p0 = input_r_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_516_p0 = input_r_q1;
    end else begin
        grp_fu_516_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_516_p1 = 32'd1049850968;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_516_p1 = 32'd3201854800;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_516_p1 = 32'd3142634550;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_516_p1 = 32'd1043712017;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_516_p1 = 32'd1052747219;
    end else begin
        grp_fu_516_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_522_p0 = reg_648;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_522_p0 = input_r_q0;
    end else begin
        grp_fu_522_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_522_p1 = 32'd1058153811;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_522_p1 = 32'd1033944389;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_522_p1 = 32'd1036440704;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_522_p1 = 32'd1057621872;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_522_p1 = 32'd1044510679;
    end else begin
        grp_fu_522_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_528_p0 = input_r_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_528_p0 = reg_639;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_528_p0 = input_r_q1;
    end else begin
        grp_fu_528_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_528_p1 = 32'd3184347272;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_528_p1 = 32'd3208356005;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_528_p1 = 32'd1054282300;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_528_p1 = 32'd1052059084;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_528_p1 = 32'd3180876133;
    end else begin
        grp_fu_528_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p0 = reg_648;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_534_p0 = input_r_q0;
    end else begin
        grp_fu_534_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p1 = 32'd3207242367;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_534_p1 = 32'd1057663832;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_534_p1 = 32'd1032355653;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_534_p1 = 32'd3203760759;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_534_p1 = 32'd3143424824;
    end else begin
        grp_fu_534_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_540_p0 = input_r_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_540_p0 = reg_639;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_540_p0 = reg_648;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_540_p0 = input_r_q1;
    end else begin
        grp_fu_540_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_540_p1 = 32'd3209615387;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_540_p1 = 32'd1034589439;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_540_p1 = 32'd3208122986;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_540_p1 = 32'd1059101421;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_540_p1 = 32'd3183848385;
    end else begin
        grp_fu_540_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_546_p0 = reg_648;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_546_p0 = input_r_q0;
    end else begin
        grp_fu_546_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_546_p1 = 32'd3181294356;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_546_p1 = 32'd3204182740;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_546_p1 = 32'd1030397819;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_546_p1 = 32'd1050695097;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_546_p1 = 32'd1019509272;
    end else begin
        grp_fu_546_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_552_p0 = input_r_q0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_552_p0 = reg_648;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_552_p0 = reg_639;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_552_p0 = input_r_q1;
    end else begin
        grp_fu_552_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_552_p1 = 32'd1048690488;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_552_p1 = 32'd1054682907;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_552_p1 = 32'd3206628740;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_552_p1 = 32'd1050608996;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_552_p1 = 32'd1053512796;
    end else begin
        grp_fu_552_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_558_p1 = 32'd3205836084;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_558_p1 = 32'd3197261098;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_558_p1 = 32'd1054916882;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_558_p1 = 32'd1027053650;
        end else begin
            grp_fu_558_p1 = 'bx;
        end
    end else begin
        grp_fu_558_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_612_p0 = w_sum_4_reg_2036;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_612_p0 = w_sum_2_reg_2022;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_612_p0 = grp_fu_468_p2;
        end else begin
            grp_fu_612_p0 = 'bx;
        end
    end else begin
        grp_fu_612_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_618_p0 = w_sum_5_reg_2043;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_618_p0 = w_sum_3_reg_2029;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_618_p0 = grp_fu_472_p2;
        end else begin
            grp_fu_618_p0 = 'bx;
        end
    end else begin
        grp_fu_618_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_r_address0 = sext_ln23_2_fu_947_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address0 = sext_ln23_fu_939_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address0 = zext_ln23_11_fu_915_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address0 = zext_ln23_13_fu_873_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address0 = zext_ln23_7_fu_781_p1;
        end else begin
            input_r_address0 = 'bx;
        end
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_r_address1 = sext_ln23_1_fu_943_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_r_address1 = zext_ln23_14_fu_929_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_r_address1 = zext_ln23_8_fu_854_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_r_address1 = zext_ln23_10_fu_802_p1;
        end else begin
            input_r_address1 = 'bx;
        end
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_679_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln8_fu_679_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_10_fu_925_p2 = (sub_ln23_1_reg_1430 + zext_ln23_12_reg_1441);

assign add_ln23_11_fu_934_p2 = (sub_ln23_2_fu_900_p2 + zext_ln23_12_reg_1441);

assign add_ln23_1_fu_859_p2 = (5'd2 + select_ln30_reg_1366);

assign add_ln23_2_fu_775_p2 = (sub_ln23_fu_737_p2 + zext_ln23_6_fu_771_p1);

assign add_ln23_3_fu_849_p2 = (sub_ln23_1_fu_843_p2 + zext_ln23_6_reg_1394);

assign add_ln23_4_fu_906_p2 = (sub_ln23_2_fu_900_p2 + zext_ln23_6_reg_1394);

assign add_ln23_6_fu_796_p2 = (sub_ln23_fu_737_p2 + zext_ln23_9_fu_792_p1);

assign add_ln23_7_fu_911_p2 = (sub_ln23_1_reg_1430 + zext_ln23_9_reg_1410);

assign add_ln23_8_fu_920_p2 = (sub_ln23_2_fu_900_p2 + zext_ln23_9_reg_1410);

assign add_ln23_9_fu_868_p2 = (sub_ln23_reg_1377 + zext_ln23_12_fu_864_p1);

assign add_ln23_fu_743_p2 = (5'd2 + ap_phi_mux_r_0_phi_fu_420_p4);

assign add_ln30_2_fu_1103_p2 = (12'd2 + sub_ln30_reg_2050);

assign add_ln30_3_fu_1114_p2 = (12'd3 + sub_ln30_reg_2050);

assign add_ln30_4_fu_1225_p2 = (12'd4 + sub_ln30_reg_2050);

assign add_ln30_5_fu_1236_p2 = (12'd5 + sub_ln30_reg_2050);

assign add_ln30_fu_765_p2 = (ap_phi_mux_r_0_phi_fu_420_p4 + select_ln30_3_fu_757_p3);

assign add_ln8_fu_685_p2 = (ap_phi_mux_indvar_flatten_phi_fu_409_p4 + 10'd1);

assign and_ln29_10_fu_1087_p2 = (or_ln29_10_fu_1081_p2 & grp_fu_618_p2);

assign and_ln29_11_fu_1160_p2 = (or_ln29_11_fu_1154_p2 & grp_fu_612_p2);

assign and_ln29_12_fu_1210_p2 = (or_ln29_12_fu_1204_p2 & grp_fu_618_p2);

assign and_ln29_13_fu_1282_p2 = (or_ln29_13_fu_1276_p2 & grp_fu_612_p2);

assign and_ln29_14_fu_1332_p2 = (or_ln29_14_fu_1326_p2 & grp_fu_618_p2);

assign and_ln29_fu_990_p2 = (or_ln29_fu_984_p2 & grp_fu_612_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln29_10_fu_1051_p1 = reg_667;

assign bitcast_ln29_11_fu_1125_p1 = w_sum_2_reg_2022;

assign bitcast_ln29_12_fu_1175_p1 = w_sum_3_reg_2029;

assign bitcast_ln29_13_fu_1247_p1 = w_sum_4_reg_2036;

assign bitcast_ln29_14_fu_1297_p1 = w_sum_5_reg_2043;

assign bitcast_ln29_fu_954_p1 = reg_661;

assign c_fu_786_p2 = (5'd1 + select_ln30_fu_697_p3);

assign grp_fu_1347_p0 = 9'd13;

assign grp_fu_1347_p1 = grp_fu_1347_p10;

assign grp_fu_1347_p10 = select_ln30_1_reg_1371_pp0_iter8_reg;

assign grp_fu_1347_p2 = grp_fu_1347_p20;

assign grp_fu_1347_p20 = tmp_29_reg_1425_pp0_iter8_reg;

assign icmp_ln11_fu_691_p2 = ((ap_phi_mux_c_0_phi_fu_431_p4 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln29_21_fu_978_p2 = ((trunc_ln29_fu_968_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_22_fu_1069_p2 = ((tmp_14_fu_1055_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_23_fu_1075_p2 = ((trunc_ln29_10_fu_1065_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_24_fu_1142_p2 = ((tmp_16_fu_1128_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_25_fu_1148_p2 = ((trunc_ln29_11_fu_1138_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_26_fu_1192_p2 = ((tmp_18_fu_1178_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_27_fu_1198_p2 = ((trunc_ln29_12_fu_1188_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_28_fu_1264_p2 = ((tmp_20_fu_1250_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_29_fu_1270_p2 = ((trunc_ln29_13_fu_1260_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_30_fu_1314_p2 = ((tmp_22_fu_1300_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_31_fu_1320_p2 = ((trunc_ln29_14_fu_1310_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_972_p2 = ((tmp_12_fu_958_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_679_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_409_p4 == 10'd676) ? 1'b1 : 1'b0);

assign or_ln29_10_fu_1081_p2 = (icmp_ln29_23_fu_1075_p2 | icmp_ln29_22_fu_1069_p2);

assign or_ln29_11_fu_1154_p2 = (icmp_ln29_25_fu_1148_p2 | icmp_ln29_24_fu_1142_p2);

assign or_ln29_12_fu_1204_p2 = (icmp_ln29_27_fu_1198_p2 | icmp_ln29_26_fu_1192_p2);

assign or_ln29_13_fu_1276_p2 = (icmp_ln29_29_fu_1270_p2 | icmp_ln29_28_fu_1264_p2);

assign or_ln29_14_fu_1326_p2 = (icmp_ln29_31_fu_1320_p2 | icmp_ln29_30_fu_1314_p2);

assign or_ln29_fu_984_p2 = (icmp_ln29_fu_972_p2 | icmp_ln29_21_fu_978_p2);

assign or_ln30_fu_1029_p2 = (sub_ln30_fu_1017_p2 | 12'd1);

assign p_shl_cast_fu_999_p3 = {{grp_fu_1347_p3}, {3'd0}};

assign r_fu_673_p2 = (ap_phi_mux_r_0_phi_fu_420_p4 + 5'd1);

assign select_ln29_1_fu_1093_p3 = ((and_ln29_10_fu_1087_p2[0:0] === 1'b1) ? reg_667 : 32'd0);

assign select_ln29_2_fu_1166_p3 = ((and_ln29_11_fu_1160_p2[0:0] === 1'b1) ? w_sum_2_reg_2022 : 32'd0);

assign select_ln29_3_fu_1216_p3 = ((and_ln29_12_fu_1210_p2[0:0] === 1'b1) ? w_sum_3_reg_2029 : 32'd0);

assign select_ln29_4_fu_1288_p3 = ((and_ln29_13_fu_1282_p2[0:0] === 1'b1) ? w_sum_4_reg_2036 : 32'd0);

assign select_ln29_5_fu_1338_p3 = ((and_ln29_14_fu_1332_p2[0:0] === 1'b1) ? w_sum_5_reg_2043 : 32'd0);

assign select_ln29_fu_1041_p3 = ((and_ln29_fu_990_p2[0:0] === 1'b1) ? reg_661 : 32'd0);

assign select_ln30_1_fu_705_p3 = ((icmp_ln11_fu_691_p2[0:0] === 1'b1) ? r_fu_673_p2 : ap_phi_mux_r_0_phi_fu_420_p4);

assign select_ln30_2_fu_749_p3 = ((icmp_ln11_fu_691_p2[0:0] === 1'b1) ? add_ln23_fu_743_p2 : r_fu_673_p2);

assign select_ln30_3_fu_757_p3 = ((icmp_ln11_fu_691_p2[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign select_ln30_fu_697_p3 = ((icmp_ln11_fu_691_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_c_0_phi_fu_431_p4);

assign sext_ln23_1_fu_943_p1 = $signed(add_ln23_8_reg_1467);

assign sext_ln23_2_fu_947_p1 = $signed(add_ln23_11_reg_1482);

assign sext_ln23_fu_939_p1 = $signed(add_ln23_4_reg_1452);

assign sub_ln23_1_fu_843_p2 = (zext_ln23_2_fu_828_p1 - zext_ln23_3_fu_839_p1);

assign sub_ln23_2_fu_900_p2 = (zext_ln23_4_fu_885_p1 - zext_ln23_5_fu_896_p1);

assign sub_ln23_fu_737_p2 = (zext_ln23_fu_721_p1 - zext_ln23_1_fu_733_p1);

assign sub_ln30_fu_1017_p2 = (p_shl_cast_fu_999_p3 - zext_ln30_2_fu_1013_p1);

assign tmp_12_fu_958_p4 = {{bitcast_ln29_fu_954_p1[30:23]}};

assign tmp_14_fu_1055_p4 = {{bitcast_ln29_10_fu_1051_p1[30:23]}};

assign tmp_16_fu_1128_p4 = {{bitcast_ln29_11_fu_1125_p1[30:23]}};

assign tmp_18_fu_1178_p4 = {{bitcast_ln29_12_fu_1175_p1[30:23]}};

assign tmp_20_fu_1250_p4 = {{bitcast_ln29_13_fu_1247_p1[30:23]}};

assign tmp_22_fu_1300_p4 = {{bitcast_ln29_14_fu_1297_p1[30:23]}};

assign tmp_24_fu_725_p3 = {{select_ln30_1_fu_705_p3}, {2'd0}};

assign tmp_25_fu_821_p3 = {{select_ln30_2_reg_1382}, {5'd0}};

assign tmp_26_fu_832_p3 = {{select_ln30_2_reg_1382}, {2'd0}};

assign tmp_27_fu_878_p3 = {{add_ln30_reg_1388}, {5'd0}};

assign tmp_28_fu_889_p3 = {{add_ln30_reg_1388}, {2'd0}};

assign tmp_30_fu_1006_p3 = {{grp_fu_1347_p3}, {1'd0}};

assign tmp_fu_713_p3 = {{select_ln30_1_fu_705_p3}, {5'd0}};

assign trunc_ln29_10_fu_1065_p1 = bitcast_ln29_10_fu_1051_p1[22:0];

assign trunc_ln29_11_fu_1138_p1 = bitcast_ln29_11_fu_1125_p1[22:0];

assign trunc_ln29_12_fu_1188_p1 = bitcast_ln29_12_fu_1175_p1[22:0];

assign trunc_ln29_13_fu_1260_p1 = bitcast_ln29_13_fu_1247_p1[22:0];

assign trunc_ln29_14_fu_1310_p1 = bitcast_ln29_14_fu_1297_p1[22:0];

assign trunc_ln29_fu_968_p1 = bitcast_ln29_fu_954_p1[22:0];

assign trunc_ln30_fu_807_p1 = select_ln30_fu_697_p3[0:0];

assign zext_ln23_10_fu_802_p1 = add_ln23_6_fu_796_p2;

assign zext_ln23_11_fu_915_p1 = add_ln23_7_fu_911_p2;

assign zext_ln23_12_fu_864_p1 = add_ln23_1_fu_859_p2;

assign zext_ln23_13_fu_873_p1 = add_ln23_9_fu_868_p2;

assign zext_ln23_14_fu_929_p1 = add_ln23_10_fu_925_p2;

assign zext_ln23_1_fu_733_p1 = tmp_24_fu_725_p3;

assign zext_ln23_2_fu_828_p1 = tmp_25_fu_821_p3;

assign zext_ln23_3_fu_839_p1 = tmp_26_fu_832_p3;

assign zext_ln23_4_fu_885_p1 = tmp_27_fu_878_p3;

assign zext_ln23_5_fu_896_p1 = tmp_28_fu_889_p3;

assign zext_ln23_6_fu_771_p1 = select_ln30_fu_697_p3;

assign zext_ln23_7_fu_781_p1 = add_ln23_2_fu_775_p2;

assign zext_ln23_8_fu_854_p1 = add_ln23_3_fu_849_p2;

assign zext_ln23_9_fu_792_p1 = c_fu_786_p2;

assign zext_ln23_fu_721_p1 = tmp_fu_713_p3;

assign zext_ln30_2_fu_1013_p1 = tmp_30_fu_1006_p3;

assign zext_ln30_3_fu_1023_p1 = sub_ln30_fu_1017_p2;

assign zext_ln30_4_fu_1035_p1 = or_ln30_fu_1029_p2;

assign zext_ln30_5_fu_1108_p1 = add_ln30_2_fu_1103_p2;

assign zext_ln30_6_fu_1119_p1 = add_ln30_3_fu_1114_p2;

assign zext_ln30_7_fu_1230_p1 = add_ln30_4_fu_1225_p2;

assign zext_ln30_8_fu_1241_p1 = add_ln30_5_fu_1236_p2;

always @ (posedge ap_clk) begin
    sub_ln23_reg_1377[1:0] <= 2'b00;
    zext_ln23_6_reg_1394[10:5] <= 6'b000000;
    zext_ln23_9_reg_1410[10:5] <= 6'b000000;
    sub_ln23_1_reg_1430[1:0] <= 2'b00;
    zext_ln23_12_reg_1441[10:5] <= 6'b000000;
    sub_ln30_reg_2050[0] <= 1'b0;
end

endmodule //conv_1
