
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Sat Jun 15 22:34:00 2024
Host:		cad33 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5620 @ 2.40GHz 12288KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (201 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_ioOri R0
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set enc_enable_print_mode_command_reset_options 1
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
<CMD> set init_assign_buffer 1
<CMD> set init_gnd_net VSS
<CMD> setImportMode -keepEmptyModule 1 -treatUndefinedCellAsBbox 0
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_lef_file {../library/lef/tsmc13fsg_8lm_cic.lef ../library/lef/tpz013g3_8lm_cic.lef ../library/lef/RF2SH64x16.vclef ../library/lef/antenna_8.lef}
<CMD> set init_mmmc_file IOTDF.view
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell IOTDF
<CMD> set init_verilog ../syn/IOTDF_syn.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 80
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#% Begin Load MMMC data ... (date=06/15 22:35:24, mem=427.4M)
#% End Load MMMC data ... (date=06/15 22:35:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=427.5M, current mem=427.5M)
RC_corner
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.

Loading LEF file ../library/lef/tsmc13fsg_8lm_cic.lef ...
Set DBUPerIGU to M2 pitch 920.

Loading LEF file ../library/lef/tpz013g3_8lm_cic.lef ...
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/tpz013g3_8lm_cic.lef at line 20304.

Loading LEF file ../library/lef/RF2SH64x16.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../library/lef/RF2SH64x16.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/RF2SH64x16.vclef at line 1855.

Loading LEF file ../library/lef/antenna_8.lef ...
**WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (IMPLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Innovus database and cannot be used in the
netlist.
**WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/antenna_8.lef at line 606.
**WARN: (IMPLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[8]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[9]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sat Jun 15 22:35:26 2024
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Sat Jun 15 22:35:26 2024
Loading view definition file from IOTDF.view
Reading lib_max timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
Read 527 cells in library 'slow' 
Reading lib_max timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/RF2SH64x16_slow_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading lib_max timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
Read 124 cells in library 'tpz013g3wc' 
Reading lib_min timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/fast.lib)
Read 527 cells in library 'fast' 
Reading lib_min timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/RF2SH64x16_fast@0C_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading lib_min timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
Read 124 cells in library 'tpz013g3lt' 
*** End library_loading (cpu=0.06min, real=0.08min, mem=26.4M, fe_cpu=0.54min, fe_real=1.52min, fe_mem=548.7M) ***
#% Begin Load netlist data ... (date=06/15 22:35:31, mem=453.5M)
*** Begin netlist parsing (mem=548.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VSS' of cell 'PVSS3DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 652 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/IOTDF_syn.v'

*** Memory Usage v#1 (Current mem = 548.723M, initial mem = 179.637M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=548.7M) ***
#% End Load netlist data ... (date=06/15 22:35:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=464.7M, current mem=464.7M)
Set top cell to IOTDF.
Hooked 1304 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell IOTDF ...
*** Netlist is unique.
** info: there are 1372 modules.
** info: there are 2370 stdCell insts.

*** Memory Usage v#1 (Current mem = 587.395M, initial mem = 179.637M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'IOTDF_apr.sdc' ...
Current (total cpu=0:00:33.3, real=0:01:33, peak res=610.1M, current mem=610.1M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File IOTDF_apr.sdc, Line 23).

INFO (CTE): Reading of timing constraints file IOTDF_apr.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=625.8M, current mem=625.8M)
Current (total cpu=0:00:33.4, real=0:01:33, peak res=625.8M, current mem=625.7M)
Reading timing constraints file 'IOTDF_apr.sdc' ...
Current (total cpu=0:00:33.4, real=0:01:33, peak res=625.8M, current mem=625.8M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File IOTDF_apr.sdc, Line 23).

INFO (CTE): Reading of timing constraints file IOTDF_apr.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=626.1M, current mem=626.1M)
Current (total cpu=0:00:33.5, real=0:01:33, peak res=626.1M, current mem=626.1M)
Total number of combinational cells: 363
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../library/tsmc013.capTbl ...
Cap table was created using Encounter 04.20-s274_1.
Process name: t013s8ml_fsg.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
 
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
 
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
WARNING   IMPLF-200          355  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          225  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          1  Command '%s' is obsolete and will be mad...
WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
WARNING   TECHLIB-302         14  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1720 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi -pin VDD -inst *
<CMD> globalNetConnect VSS -type tielo -pin VSS -inst *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site TSM13SITE -r 1 0.8 40 40 40 40
Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setPlaceMode -fp true
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#10 (mem=925.1M)" ...
No user setting net weight.
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
Scan chains were not defined.
#std cell=2370 (0 fixed + 2370 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2674 #term=8098 #term/net=3.03, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=143
stdCell: 2370 single + 0 double + 0 multi
Total standard cell length = 13.2696 (mm), area = 0.0490 (mm^2)
Estimated cell power/ground rail width = 0.461 um
Average module density = 0.799.
Density for the design = 0.799.
       = stdcell_area 28847 sites (48965 um^2) / alloc_area 36113 sites (61298 um^2).
Pin Density = 0.2242.
            = total # of pins 8098 / total area 36113.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 4.448e-10 (2.02e-10 2.43e-10)
              Est.  stn bbox = 4.848e-10 (2.19e-10 2.66e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 943.1M
Iteration  2: Total net bbox = 4.448e-10 (2.02e-10 2.43e-10)
              Est.  stn bbox = 4.848e-10 (2.19e-10 2.66e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 943.1M
Iteration  3: Total net bbox = 3.089e+02 (1.46e+02 1.63e+02)
              Est.  stn bbox = 3.754e+02 (1.77e+02 1.99e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 959.1M
Iteration  4: Total net bbox = 2.959e+04 (1.31e+04 1.65e+04)
              Est.  stn bbox = 3.784e+04 (1.69e+04 2.10e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 959.1M
Iteration  5: Total net bbox = 4.243e+04 (2.22e+04 2.02e+04)
              Est.  stn bbox = 5.461e+04 (2.86e+04 2.60e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 959.1M
Iteration  6: Total net bbox = 4.612e+04 (2.44e+04 2.17e+04)
              Est.  stn bbox = 5.843e+04 (3.10e+04 2.75e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 960.1M
Iteration  7: Total net bbox = 9.835e+04 (5.18e+04 4.66e+04)
              Est.  stn bbox = 1.110e+05 (5.85e+04 5.25e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 960.1M
Iteration  8: Total net bbox = 9.835e+04 (5.18e+04 4.66e+04)
              Est.  stn bbox = 1.110e+05 (5.85e+04 5.25e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 960.1M
Iteration  9: Total net bbox = 9.946e+04 (5.24e+04 4.71e+04)
              Est.  stn bbox = 1.121e+05 (5.91e+04 5.30e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 960.1M
Iteration 10: Total net bbox = 9.946e+04 (5.24e+04 4.71e+04)
              Est.  stn bbox = 1.121e+05 (5.91e+04 5.30e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 960.1M
*** cost = 9.946e+04 (5.24e+04 4.71e+04) (cpu for global=0:00:02.0) real=0:00:05.0***
Solver runtime cpu: 0:00:01.8 real: 0:00:03.0
Core Placement runtime cpu: 0:00:02.0 real: 0:00:05.0
*** End of Placement (cpu=0:00:02.3, real=0:00:05.0, mem=960.1M) ***
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 5, mem = 960.1M **
INFO: Finished placeDesign in floorplan mode - no legalization done.


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_prePlace -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1006.95)
AAE DB initialization (MEM=1035.57 CPU=0:00:00.2 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	../library/celtic/slow.cdB
	../library/celtic/fast.cdB
 
Total number of fetched objects 2674
End delay calculation. (MEM=1287.21 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1189.84 CPU=0:00:03.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:06.0 totSessionCpu=0:00:46.1 mem=1189.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.070  |  6.040  | -6.070  |
|           TNS (ns):|-667.733 |  0.000  |-667.733 |
|    Violating Paths:|   110   |    0    |   110   |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

Density: 79.880%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 4.22 sec
Total Real time: 7.0 sec
Total Memory Usage: 1102.425781 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_prePlace -outDir timingReports
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1144.46)
Total number of fetched objects 2674
End delay calculation. (MEM=1202.69 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1202.69 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:00:48.6 mem=1202.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.070  |  6.040  | -6.070  |
|           TNS (ns):|-667.733 |  0.000  |-667.733 |
|    Violating Paths:|   110   |    0    |   110   |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

Density: 79.880%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 2.42 sec
Total Real time: 3.0 sec
Total Memory Usage: 1110.425781 Mbytes
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.31225 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1146.44)
Total number of fetched objects 2674
End delay calculation. (MEM=1203.68 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1203.68 CPU=0:00:01.3 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=1189.5M)" ...
total jobs 6536
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:08.6 mem=1189.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:09.2 mem=1189.5M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=2370 (0 fixed + 2370 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2674 #term=8099 #term/net=3.03, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=143
stdCell: 2370 single + 0 double + 0 multi
Total standard cell length = 13.2696 (mm), area = 0.0490 (mm^2)
Average module density = 0.799.
Density for the design = 0.799.
       = stdcell_area 28847 sites (48965 um^2) / alloc_area 36113 sites (61298 um^2).
Pin Density = 0.2243.
            = total # of pins 8099 / total area 36113.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.428e-10 (1.83e-10 2.60e-10)
              Est.  stn bbox = 4.811e-10 (1.99e-10 2.82e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1189.7M
Iteration  2: Total net bbox = 4.428e-10 (1.83e-10 2.60e-10)
              Est.  stn bbox = 4.811e-10 (1.99e-10 2.82e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1189.7M
Iteration  3: Total net bbox = 4.245e+01 (1.79e+01 2.46e+01)
              Est.  stn bbox = 5.274e+01 (2.21e+01 3.07e+01)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1206.7M
Active setup views:
    av_scan_mode_max
Iteration  4: Total net bbox = 3.036e+04 (1.67e+04 1.36e+04)
              Est.  stn bbox = 3.875e+04 (2.13e+04 1.75e+04)
              cpu = 0:00:01.3 real = 0:00:03.0 mem = 1206.7M
Active setup views:
    av_scan_mode_max
Iteration  5: Total net bbox = 4.195e+04 (1.99e+04 2.20e+04)
              Est.  stn bbox = 5.442e+04 (2.58e+04 2.86e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1206.7M
Active setup views:
    av_scan_mode_max
Iteration  6: Total net bbox = 4.678e+04 (2.19e+04 2.49e+04)
              Est.  stn bbox = 5.945e+04 (2.79e+04 3.16e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1207.7M
Active setup views:
    av_scan_mode_max
Iteration  7: Total net bbox = 9.754e+04 (4.86e+04 4.89e+04)
              Est.  stn bbox = 1.106e+05 (5.49e+04 5.57e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1210.7M
Iteration  8: Total net bbox = 9.754e+04 (4.86e+04 4.89e+04)
              Est.  stn bbox = 1.106e+05 (5.49e+04 5.57e+04)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 1212.7M
Active setup views:
    av_scan_mode_max
Active setup views:
    av_scan_mode_max
Active setup views:
    av_scan_mode_max
Iteration  9: Total net bbox = 5.300e+04 (2.51e+04 2.79e+04)
              Est.  stn bbox = 6.578e+04 (3.12e+04 3.46e+04)
              cpu = 0:00:02.0 real = 0:00:03.0 mem = 1210.3M
Iteration 10: Total net bbox = 1.026e+05 (5.07e+04 5.19e+04)
              Est.  stn bbox = 1.157e+05 (5.70e+04 5.87e+04)
              cpu = 0:00:03.9 real = 0:00:05.0 mem = 1210.3M
Iteration 11: Total net bbox = 1.026e+05 (5.07e+04 5.19e+04)
              Est.  stn bbox = 1.157e+05 (5.70e+04 5.87e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1210.3M
Iteration 12: Total net bbox = 1.026e+05 (5.07e+04 5.19e+04)
              Est.  stn bbox = 1.157e+05 (5.70e+04 5.87e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1210.3M
*** cost = 1.026e+05 (5.07e+04 5.19e+04) (cpu for global=0:00:09.3) real=0:00:13.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:07.3 real: 0:00:09.6
Core Placement runtime cpu: 0:00:07.8 real: 0:00:10.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:13 mem=1210.3M) ***
Total net bbox length = 1.026e+05 (5.068e+04 5.189e+04) (ext = 4.616e+04)
Density distribution unevenness ratio = 2.111%
Move report: Detail placement moves 2370 insts, mean move: 2.47 um, max move: 25.36 um
	Max move on inst (output_data_reg[108]): (66.39, 242.76) --> (41.40, 243.13)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1210.3MB
Summary Report:
Instances move: 2370 (out of 2370 movable)
Instances flipped: 0
Mean displacement: 2.47 um
Max displacement: 25.36 um (Instance: output_data_reg[108]) (66.391, 242.764) -> (41.4, 243.13)
	Length: 15 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFQXL
Total net bbox length = 9.739e+04 (4.535e+04 5.204e+04) (ext = 4.525e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1210.3MB
*** Finished refinePlace (0:01:14 mem=1210.3M) ***
*** End of Placement (cpu=0:00:20.6, real=0:00:28.0, mem=1210.3M) ***
default core: bins with density >  0.75 = 85.7 % ( 42 / 49 )
Density distribution unevenness ratio = 2.206%
*** Free Virtual Timing Model ...(mem=1210.3M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2535  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2535 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2535 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.452703e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7817
[NR-eGR] Layer2(METAL2)(V) length: 3.136968e+04um, number of vias: 11067
[NR-eGR] Layer3(METAL3)(H) length: 3.089222e+04um, number of vias: 301
[NR-eGR] Layer4(METAL4)(V) length: 4.216850e+03um, number of vias: 4
[NR-eGR] Layer5(METAL5)(H) length: 1.297695e+02um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.660852e+04um, number of vias: 19189
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.638900e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:23, real = 0: 0:33, mem = 1147.0M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (0:01:15 mem=1147.0M) ***
Density distribution unevenness ratio = 2.206%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1147.0MB
Summary Report:
Instances move: 0 (out of 2370 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1147.0MB
*** Finished refinePlace (0:01:15 mem=1147.0M) ***
Density distribution unevenness ratio = 2.206%
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1147.0M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2535  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2535 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2535 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.452703e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7817
[NR-eGR] Layer2(METAL2)(V) length: 3.136968e+04um, number of vias: 11067
[NR-eGR] Layer3(METAL3)(H) length: 3.089222e+04um, number of vias: 301
[NR-eGR] Layer4(METAL4)(V) length: 4.216850e+03um, number of vias: 4
[NR-eGR] Layer5(METAL5)(H) length: 1.297695e+02um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.660852e+04um, number of vias: 19189
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.638900e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1147.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.18 seconds
Extraction called for design 'IOTDF' of instances=2370 and nets=3015 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1147.047M)
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1176.04)
Total number of fetched objects 2674
End delay calculation. (MEM=1249.27 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1249.27 CPU=0:00:01.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:18 mem=1249.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.070  |  5.902  | -6.070  |
|           TNS (ns):|-667.733 |  0.000  |-667.733 |
|    Violating Paths:|   110   |    0    |   110   |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.957   |    130 (130)     |
|   max_tran     |    130 (130)     |  -25.001   |    130 (130)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.880%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.13 sec
Total Real time: 6.0 sec
Total Memory Usage: 1192.03125 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**WARN: (IMPOPT-576):	143 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iot_in[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	fn_sel[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	fn_sel[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	fn_sel[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 874.2M, totSessionCpu=0:01:26 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1198.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.070  |
|           TNS (ns):|-667.733 |
|    Violating Paths:|   110   |
|          All Paths:|   394   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.957   |    130 (130)     |
|   max_tran     |    130 (130)     |  -25.001   |    130 (130)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.880%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 873.5M, totSessionCpu=0:01:27 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1192.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1192.0M) ***
The useful skew maximum allowed delay is: 0.3

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Info: 1 clock net  excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 19 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1270.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2535  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2535 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2535 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.544215e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7817
[NR-eGR] Layer2(METAL2)(V) length: 3.119953e+04um, number of vias: 11051
[NR-eGR] Layer3(METAL3)(H) length: 3.117144e+04um, number of vias: 375
[NR-eGR] Layer4(METAL4)(V) length: 4.822830e+03um, number of vias: 22
[NR-eGR] Layer5(METAL5)(H) length: 3.637090e+02um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.755751e+04um, number of vias: 19265
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.760290e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1241.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.23 seconds
Extraction called for design 'IOTDF' of instances=2370 and nets=3015 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1241.695M)
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1261.63)
Total number of fetched objects 2674
End delay calculation. (MEM=1321.88 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1321.88 CPU=0:00:01.1 REAL=0:00:02.0)
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    79.88%|        -|  -6.070|-667.733|   0:00:00.0| 1417.3M|
|    79.88%|        -|  -6.070|-667.733|   0:00:00.0| 1417.3M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1417.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   130|   130|   -25.30|   130|   130|    -0.97|     0|     0|     0|     0|    -6.07|  -667.73|       0|       0|       0|  79.88|          |         |
|   130|   130|   -25.30|   130|   130|    -0.97|     0|     0|     0|     0|    -6.07|  -667.73|       1|       0|       1|  79.89| 0:00:00.0|  1417.3M|
|   130|   130|   -25.30|   130|   130|    -0.97|     0|     0|     0|     0|    -6.07|  -667.73|       0|       0|       0|  79.89| 0:00:00.0|  1417.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 130 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1417.3M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:28, real = 0:00:38, mem = 959.8M, totSessionCpu=0:01:54 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 340 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.070  TNS Slack -667.733 
+--------+--------+----------+------------+--------+----------------+---------+-------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|        End Point        |
+--------+--------+----------+------------+--------+----------------+---------+-------------------------+
|  -6.070|-667.733|    79.89%|   0:00:00.0| 1429.6M|av_func_mode_max|  default| iot_out[127]            |
|  -6.070|-667.733|    79.89%|   0:00:00.0| 1430.6M|av_func_mode_max|  default| iot_out[127]            |
|   0.000|   0.000|    84.37%|   0:00:00.0| 1438.3M|              NA|       NA| NA                      |
+--------+--------+----------+------------+--------+----------------+---------+-------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1438.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1438.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 84.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.37%|        -|   0.000|   0.000|   0:00:00.0| 1438.3M|
|    84.37%|        0|   0.000|   0.000|   0:00:01.0| 1438.3M|
|    78.93%|      157|  -6.070|-667.733|   0:00:01.0| 1438.3M|
|    78.92%|        1|  -6.070|-667.733|   0:00:00.0| 1438.3M|
|    58.36%|     1066|  -6.070|-667.733|   0:00:15.0| 1440.3M|
|    58.26%|       35|  -6.070|-667.733|   0:00:01.0| 1440.3M|
|    58.26%|        0|  -6.070|-667.733|   0:00:00.0| 1440.3M|
|    58.26%|        0|  -6.070|-667.733|   0:00:00.0| 1440.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -6.070  TNS Slack -667.733 Density 58.26
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:18.7) (real = 0:00:24.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:19, real=0:00:24, mem=1290.77M, totSessionCpu=0:02:32).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0352
real setup target slack: 0.0352
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1290.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2482  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2482 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2482 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.546429e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1290.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:32 mem=1290.8M) ***
Density distribution unevenness ratio = 5.961%
incr SKP is on..., with optDC mode
total jobs 6536
multi thread init TemplateIndex for each ta. thread num 1
(cpu=0:00:02.0 mem=1299.0M) ***
total jobs 0 -> 5624
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.7 mem=1312.0M) ***
Density distribution unevenness ratio = 8.128%
Move report: Timing Driven Placement moves 2304 insts, mean move: 12.19 um, max move: 62.69 um
	Max move on inst (add_1_root_add_0_root_add_124_2/U1_8): (262.66, 265.27) --> (277.38, 217.30)
	Runtime: CPU: 0:00:24.0 REAL: 0:00:31.0 MEM: 1298.9MB
Density distribution unevenness ratio = 8.128%
Move report: Detail placement moves 372 insts, mean move: 5.11 um, max move: 33.12 um
	Max move on inst (U813): (72.68, 169.33) --> (105.80, 169.33)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1298.9MB
Summary Report:
Instances move: 2303 (out of 2317 movable)
Instances flipped: 6
Mean displacement: 12.29 um
Max displacement: 62.69 um (Instance: add_1_root_add_0_root_add_124_2/U1_8) (262.66, 265.27) -> (277.38, 217.3)
	Length: 20 sites, height: 1 rows, site name: TSM13SITE, cell type: ADDFXL
Runtime: CPU: 0:00:24.5 REAL: 0:00:32.0 MEM: 1298.9MB
*** Finished refinePlace (0:02:57 mem=1298.9M) ***
Density distribution unevenness ratio = 8.171%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2482  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2482 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2482 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.212115e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7711
[NR-eGR] Layer2(METAL2)(V) length: 3.010035e+04um, number of vias: 11054
[NR-eGR] Layer3(METAL3)(H) length: 2.961066e+04um, number of vias: 308
[NR-eGR] Layer4(METAL4)(V) length: 4.155350e+03um, number of vias: 7
[NR-eGR] Layer5(METAL5)(H) length: 9.522000e+01um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.396158e+04um, number of vias: 19080
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.477330e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1271.5M)
Extraction called for design 'IOTDF' of instances=2317 and nets=2976 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1271.473M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:31, real = 0:02:01, mem = 971.2M, totSessionCpu=0:02:58 **
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1292.42)
Total number of fetched objects 2621
End delay calculation. (MEM=1352.66 CPU=0:00:00.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1352.66 CPU=0:00:01.1 REAL=0:00:02.0)
*** Timing NOT met, worst failing slack is -6.070
*** Check timing (0:00:01.6)
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 354 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -6.070 TNS Slack -667.733 Density 58.26

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1464.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1464.1M) ***

End: GigaOpt Optimization in TNS mode
*** Starting refinePlace (0:03:19 mem=1312.5M) ***
Density distribution unevenness ratio = 8.171%
Density distribution unevenness ratio = 8.171%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1312.5MB
Summary Report:
Instances move: 0 (out of 2317 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1312.5MB
*** Finished refinePlace (0:03:19 mem=1312.5M) ***
Density distribution unevenness ratio = 8.171%
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2482  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2482 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2482 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.212115e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7711
[NR-eGR] Layer2(METAL2)(V) length: 3.010035e+04um, number of vias: 11054
[NR-eGR] Layer3(METAL3)(H) length: 2.961066e+04um, number of vias: 308
[NR-eGR] Layer4(METAL4)(V) length: 4.155350e+03um, number of vias: 7
[NR-eGR] Layer5(METAL5)(H) length: 9.522000e+01um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.396158e+04um, number of vias: 19080
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.477330e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1286.5M)
Extraction called for design 'IOTDF' of instances=2317 and nets=2976 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1286.535M)
**optDesign ... cpu = 0:01:53, real = 0:02:29, mem = 972.8M, totSessionCpu=0:03:19 **
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1300.69)
Total number of fetched objects 2621
End delay calculation. (MEM=1357.93 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1357.93 CPU=0:00:01.2 REAL=0:00:02.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   130|   130|   -25.30|   141|   141|    -0.97|     0|     0|     0|     0|    -6.07|  -667.73|       0|       0|       0|  58.26|          |         |
|   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.31|     0.00|      10|       0|     130|  62.97| 0:00:02.0|  1436.0M|
|   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.31|     0.00|       0|       0|       0|  62.97| 0:00:00.0|  1436.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 130 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:   130 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:   130 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=1436.0M) ***

*** Starting refinePlace (0:03:31 mem=1452.0M) ***
Total net bbox length = 9.492e+04 (4.426e+04 5.066e+04) (ext = 4.528e+04)
Density distribution unevenness ratio = 8.670%
Density distribution unevenness ratio = 8.670%
Move report: Detail placement moves 413 insts, mean move: 2.03 um, max move: 8.29 um
	Max move on inst (output_data_reg[111]): (62.56, 239.44) --> (57.96, 235.75)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1452.0MB
Summary Report:
Instances move: 413 (out of 2327 movable)
Instances flipped: 0
Mean displacement: 2.03 um
Max displacement: 8.29 um (Instance: output_data_reg[111]) (62.56, 239.44) -> (57.96, 235.75)
	Length: 29 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFHQX8
Total net bbox length = 9.494e+04 (4.431e+04 5.063e+04) (ext = 4.513e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1452.0MB
*** Finished refinePlace (0:03:31 mem=1452.0M) ***
*** maximum move = 8.29 um ***
*** Finished re-routing un-routed nets (1452.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1452.0M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.17min real=0.25min mem=1302.4M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.306  |  3.404  |  0.306  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |     19 (19)      |   -4.378   |     19 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.966%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:05, real = 0:02:46, mem = 1012.1M, totSessionCpu=0:03:31 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 62.97
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.97%|        -|   0.000|   0.000|   0:00:00.0| 1436.0M|
|    62.97%|        0|   0.000|   0.000|   0:00:00.0| 1436.0M|
|    62.97%|        0|   0.000|   0.000|   0:00:00.0| 1436.0M|
|    62.92%|       34|   0.000|   0.000|   0:00:01.0| 1436.0M|
|    62.92%|        0|   0.000|   0.000|   0:00:00.0| 1436.0M|
|    62.92%|        0|   0.000|   0.000|   0:00:00.0| 1436.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 62.92
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
*** Starting refinePlace (0:03:33 mem=1452.0M) ***
Total net bbox length = 9.494e+04 (4.431e+04 5.063e+04) (ext = 4.513e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1452.0MB
Summary Report:
Instances move: 0 (out of 2327 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.494e+04 (4.431e+04 5.063e+04) (ext = 4.513e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1452.0MB
*** Finished refinePlace (0:03:34 mem=1452.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1452.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1452.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1302.44M, totSessionCpu=0:03:34).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2492  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2492 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2492 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.261930e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7731
[NR-eGR] Layer2(METAL2)(V) length: 3.012671e+04um, number of vias: 11129
[NR-eGR] Layer3(METAL3)(H) length: 3.009826e+04um, number of vias: 368
[NR-eGR] Layer4(METAL4)(V) length: 4.267895e+03um, number of vias: 2
[NR-eGR] Layer5(METAL5)(H) length: 9.568000e+01um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.458854e+04um, number of vias: 19230
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.585970e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1279.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.19 seconds
Extraction called for design 'IOTDF' of instances=2327 and nets=2986 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1279.496M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1350.89)
Total number of fetched objects 2631
End delay calculation. (MEM=1369.96 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1369.96 CPU=0:00:01.1 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   130|   130|    -4.68|   131|   131|    -0.86|     0|     0|     0|     0|     0.29|     0.00|       0|       0|       0|  62.92|          |         |
|   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.29|     0.00|       1|       0|       0|  62.94| 0:00:00.0|  1446.3M|
|   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.29|     0.00|       0|       0|       0|  62.94| 0:00:00.0|  1446.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 130 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:   130 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:   130 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1446.3M) ***

*** Starting refinePlace (0:03:40 mem=1462.3M) ***
Total net bbox length = 9.495e+04 (4.431e+04 5.064e+04) (ext = 4.513e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1462.3MB
Summary Report:
Instances move: 0 (out of 2328 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.495e+04 (4.431e+04 5.064e+04) (ext = 4.513e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1462.3MB
*** Finished refinePlace (0:03:40 mem=1462.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1462.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1462.3M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 5.357%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1427.2M)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'IOTDF' of instances=2328 and nets=2987 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1276.246M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2493  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2493 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2493 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.261930e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1285.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1299.44)
Total number of fetched objects 2632
End delay calculation. (MEM=1358.68 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1358.68 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:42 mem=1358.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:16, real = 0:03:01, mem = 1014.1M, totSessionCpu=0:03:42 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.295  |  3.411  |  0.295  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |     19 (19)      |   -4.378   |     19 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.939%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:16, real = 0:03:03, mem = 1014.3M, totSessionCpu=0:03:43 **
*** Finished optDesign ***
<CMD> getCTSMode -engine -quiet
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (0:03:47 mem=1301.4M) ***
Density distribution unevenness ratio = 8.727%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1301.4MB
Summary Report:
Instances move: 0 (out of 2328 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1301.4MB
*** Finished refinePlace (0:03:47 mem=1301.4M) ***
Density distribution unevenness ratio = 8.727%
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL7 bottom METAL7 left METAL6 right METAL6} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 2 -use_interleaving_wire_group 1

Ring generation is complete.
vias are now being generated.
addRing created 16 wires.
ViaGen created 32 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL6 |        8       |       NA       |
|  VIA67 |       32       |        0       |
| METAL7 |        8       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 1 -spacing 0.24 -set_to_set_distance 30 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs true -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 1 -use_interleaving_wire_group 1 -use_wire_group_bits 1 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 14 wires.
ViaGen created 56 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL6 |       14       |       NA       |
|  VIA67 |       56       |        0       |
+--------+----------------+----------------+
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report IOTDF.drc.rpt -limit 1000
<CMD> verify_drc
#-report IOTDF.drc.rpt                   # string, default="", user setting
 *** Starting Verify DRC (MEM: 1301.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 165.920 165.920} 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {165.920 0.000 327.980 165.920} 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 165.920 165.920 327.590} 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {165.920 165.920 327.980 327.590} 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 1.00  MEM: 15.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report IOTDF.drc.rpt -limit 1000
<CMD> verify_drc
#-report IOTDF.drc.rpt                   # string, default="", user setting
 *** Starting Verify DRC (MEM: 1268.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 165.920 165.920} 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {165.920 0.000 327.980 165.920} 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 165.920 165.920 327.590} 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {165.920 165.920 327.980 327.590} 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1268.6M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=206 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2493  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2493 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2493 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.261930e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7733
[NR-eGR] Layer2(METAL2)(V) length: 3.011933e+04um, number of vias: 11150
[NR-eGR] Layer3(METAL3)(H) length: 3.008676e+04um, number of vias: 365
[NR-eGR] Layer4(METAL4)(V) length: 4.265845e+03um, number of vias: 2
[NR-eGR] Layer5(METAL5)(H) length: 9.568000e+01um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.456761e+04um, number of vias: 19250
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.585050e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1259.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.22 seconds
Extraction called for design 'IOTDF' of instances=2328 and nets=2987 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1259.453M)
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1281.64)
Total number of fetched objects 2632
End delay calculation. (MEM=1362.88 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1362.88 CPU=0:00:01.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:03:59 mem=1362.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.311  |  3.411  |  0.311  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |     19 (19)      |   -4.378   |     19 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.939%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.71 sec
Total Real time: 5.0 sec
Total Memory Usage: 1305.632812 Mbytes
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: Max Distance = 100.000 microns, Max Fan-out = 10.
INFO: Total Number of Tie Cells (TIEHI) placed: 0  
INFO: Total Number of Tie Cells (TIELO) placed: 0  
<CMD> setOptMode -usefulSkewCCOpt standard
<CMD> add_ndr -name CTS_2W1S -spacing {METAL1:METAL4 0.1 METAL5:METAL6 0.2 METAL7 0.3} -width {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6}
<CMD> add_ndr -name CTS_2W2S -spacing {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6} -width {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6}
<CMD> create_route_type -name leaf_rule -non_default_rule CTS_2W1S -top_preferred_layer METAL5 -bottom_preferred_layer METAL4
<CMD> create_route_type -name trunk_rule -non_default_rule CTS_2W2S -top_preferred_layer METAL7 -bottom_preferred_layer METAL6 -shield_net VSS
<CMD> set_ccopt_property -net_type leaf route_type leaf_rule
<CMD> set_ccopt_property -net_type trunk route_type trunk_rule
<CMD> set_ccopt_property routing_top_min_fanout 10000
<CMD> set_ccopt_property buffer_cells {BUFX12 BUFX8 BUFX6 BUFX4 BUFX2}
<CMD> set_ccopt_property inverter_cells {INVX12 INVX8 INVX6 INVX4 INVX2}
<CMD> set_ccopt_property use_inverters true
<CMD> set_ccopt_property target_max_trans 100ps
<CMD> set_ccopt_property target_skew 50ps
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): func_mode scan_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 264 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner Delay_Corner_max -early -clock_tree clk 0.100
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner Delay_Corner_max -late -clock_tree clk 0.100
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -early -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -early -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -late -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -late -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -early -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -early -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -late -clock_tree clk 0.500
<CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -late -clock_tree clk 0.500
<CMD> set_ccopt_property clock_period -pin clk 10
<CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk/func_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {Delay_Corner_max Delay_Corner_min}
<CMD> create_ccopt_skew_group -name clk/scan_mode -sources clk -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk/scan_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk/scan_mode 0.500
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/scan_mode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/scan_mode scan_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/scan_mode {Delay_Corner_max Delay_Corner_min}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design
#% Begin ccopt_design (date=06/15 22:49:35, mem=987.1M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1293.5M, init mem=1293.5M)
*info: Placed = 2328          
*info: Unplaced = 0           
Placement Density:62.94%(38580/61298)
Placement Density (including fixed std cells):62.94%(38580/61298)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1293.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
routing_top_min_fanout is set for at least one key
source_output_max_trans is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
use_inverters is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  route_type (leaf): leaf_rule (default: default)
  route_type (trunk): trunk_rule (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  routing_top_min_fanout: 10000 (default: unset)
  use_inverters: true (default: auto)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=206 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
  Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
  Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
  For power domain auto-default:
    Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
    Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
    Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 64997.057um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
    Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
    Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M6. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '1200' on M7. As a result, an RC of wire width '880' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M6. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '1200' on M7. As a result, an RC of wire width '880' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M6. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '1200' on M7. As a result, an RC of wire width '880' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M6. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '1200' on M7. As a result, an RC of wire width '880' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  For timing_corner Delay_Corner_max:setup, late:
    Slew time target (leaf):    0.100ns
    Slew time target (trunk):   0.100ns
    Slew time target (top):     0.100ns
    Buffer unit delay for power domain auto-default:   0.127ns
    Buffer max distance for power domain auto-default: 325.128um
  Fastest wire driving cells and distances for power domain auto-default:
    For nets routed with trunk routing rules:
      Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=387.429um, saturatedSlew=0.100ns, speed=2709.294um per ns, cellArea=43.812um^2 per 1000um}
      Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=325.128um, saturatedSlew=0.100ns, speed=4283.636um per ns, cellArea=41.766um^2 per 1000um}
      Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=934.667um, saturatedSlew=0.100ns, speed=2323.886um per ns, cellArea=79.906um^2 per 1000um}
    For nets routed with top routing rules:
      Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=247.018um, saturatedSlew=0.080ns, speed=1904.534um per ns, cellArea=68.716um^2 per 1000um}
      Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=207.018um, saturatedSlew=0.083ns, speed=3270.427um per ns, cellArea=65.594um^2 per 1000um}
      Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
Library Trimming done.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.085.
Type 'man IMPCCOPT-1041' for more detail.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.127ns. The skew target has been relaxed to 0.127ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.127ns. The skew target has been relaxed to 0.127ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group clk/func_mode:
  Sources:                     pin clk
  Total number of sinks:       264
  Delay constrained sinks:     264
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner Delay_Corner_max:setup.late:
  Skew target:                 0.127ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group clk/scan_mode:
  Sources:                     pin clk
  Total number of sinks:       264
  Delay constrained sinks:     264
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner Delay_Corner_max:setup.late:
  Skew target:                 0.127ns
  Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/func_mode with 264 clock sinks.

Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_XR       0.680    0.034    0.023    false
M2-M3    VIA23_V        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_V        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_V        0.420    0.032    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_V        0.420    0.085    0.036    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_2W1S):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_H        0.680    0.031    0.021    false
M2-M3    VIA23_H        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_H        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_H        0.420    0.034    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_H        0.420    0.080    0.033    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_2W2S):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_H        0.680    0.031    0.021    false
M2-M3    VIA23_H        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_H        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_H        0.420    0.034    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_H        0.420    0.080    0.033    false
---------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:02.6)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:01.8 real=0:00:02.7)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.8 real=0:00:02.7)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.clk/scan_mode has been identified as a duplicate of: clk/func_mode
The skew group clk/scan_mode has been identified as a duplicate of: clk/func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1350.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=206 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2493  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2493 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2493 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.261930e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7733
[NR-eGR] Layer2(METAL2)(V) length: 3.011933e+04um, number of vias: 11150
[NR-eGR] Layer3(METAL3)(H) length: 3.008676e+04um, number of vias: 365
[NR-eGR] Layer4(METAL4)(V) length: 4.265845e+03um, number of vias: 2
[NR-eGR] Layer5(METAL5)(H) length: 9.568000e+01um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.456761e+04um, number of vias: 19250
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.585050e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1281.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.14 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.6)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
routing_top_min_fanout is set for at least one key
source_output_max_trans is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
use_inverters is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): leaf_rule (default: default)
  route_type (trunk): trunk_rule (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  routing_top_min_fanout: 10000 (default: unset)
  use_inverters: true (default: auto)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=206 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
  Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
  For power domain auto-default:
    Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
    Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
    Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 64997.057um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
    Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
    Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
  For timing_corner Delay_Corner_max:setup, late:
    Slew time target (leaf):    0.100ns
    Slew time target (trunk):   0.100ns
    Slew time target (top):     0.100ns
    Buffer unit delay for power domain auto-default:   0.127ns
    Buffer max distance for power domain auto-default: 325.128um
  Fastest wire driving cells and distances for power domain auto-default:
    For nets routed with trunk routing rules:
      Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=387.429um, saturatedSlew=0.100ns, speed=2709.294um per ns, cellArea=43.812um^2 per 1000um}
      Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=325.128um, saturatedSlew=0.100ns, speed=4283.636um per ns, cellArea=41.766um^2 per 1000um}
      Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=934.667um, saturatedSlew=0.100ns, speed=2323.886um per ns, cellArea=79.906um^2 per 1000um}
    For nets routed with top routing rules:
      Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=247.018um, saturatedSlew=0.080ns, speed=1904.534um per ns, cellArea=68.716um^2 per 1000um}
      Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=207.018um, saturatedSlew=0.083ns, speed=3270.427um per ns, cellArea=65.594um^2 per 1000um}
      Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
Library Trimming done.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.085.
Type 'man IMPCCOPT-1041' for more detail.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.127ns. The skew target has been relaxed to 0.127ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group clk/func_mode:
  Sources:                     pin clk
  Total number of sinks:       264
  Delay constrained sinks:     264
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner Delay_Corner_max:setup.late:
  Skew target:                 0.127ns
  Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/func_mode with 264 clock sinks.

Via Selection for Estimated Routes (rule default):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_XR       0.680    0.034    0.023    false
M2-M3    VIA23_V        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_V        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_V        0.420    0.032    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_V        0.420    0.085    0.036    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_2W1S):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_H        0.680    0.031    0.021    false
M2-M3    VIA23_H        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_H        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_H        0.420    0.034    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_H        0.420    0.080    0.033    false
---------------------------------------------------------------

Via Selection for Estimated Routes (rule CTS_2W2S):

---------------------------------------------------------------
Layer    Via Cell       Res.     Cap.     RC       Top of Stack
Range                   (Ohm)    (fF)     (fs)     Only
---------------------------------------------------------------
M1-M2    VIA12_H        0.680    0.031    0.021    false
M2-M3    VIA23_H        0.680    0.027    0.018    false
M2-M3    VIA23_TOS      0.680    0.041    0.028    true
M3-M4    VIA34_H        0.680    0.027    0.018    false
M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
M4-M5    VIA45_H        0.680    0.027    0.018    false
M4-M5    VIA45_TOS      0.680    0.041    0.028    true
M5-M6    VIA56_H        0.680    0.026    0.018    false
M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
M6-M7    VIA67_H        0.420    0.034    0.014    false
M6-M7    VIA67_TOS      0.420    0.046    0.019    true
M7-M8    VIA78_H        0.420    0.080    0.033    false
---------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:02.4)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.7 real=0:00:03.2)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=471.877um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=471.877um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: INVX12: 31 INVX8: 5 
    Bottom-up phase done. (took cpu=0:00:01.7 real=0:00:02.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:04:11 mem=1339.2M) ***
Total net bbox length = 9.719e+04 (4.537e+04 5.182e+04) (ext = 4.512e+04)
Density distribution unevenness ratio = 7.471%
Move report: Detail placement moves 126 insts, mean move: 2.16 um, max move: 7.38 um
	Max move on inst (CTS_ccl_a_INV_CLOCK_NODE_UID_A3ac0): (136.62, 158.26) --> (136.62, 150.88)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1339.2MB
Summary Report:
Instances move: 126 (out of 2364 movable)
Instances flipped: 0
Mean displacement: 2.16 um
Max displacement: 7.38 um (Instance: CTS_ccl_a_INV_CLOCK_NODE_UID_A3ac0) (136.62, 158.26) -> (136.62, 150.88)
	Length: 8 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX12
Total net bbox length = 9.730e+04 (4.546e+04 5.184e+04) (ext = 4.512e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1339.2MB
*** Finished refinePlace (0:04:11 mem=1339.2M) ***
    Moved 33 and flipped 6 of 300 clock instance(s) during refinement.
    The largest move was 7.38 microns for CTS_ccl_a_INV_CLOCK_NODE_UID_A3ac0.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.92,1.566)            1
    [1.566,2.212)           1
    [2.212,2.858)           2
    [2.858,3.504)           0
    [3.504,4.15)            2
    [4.15,4.796)            3
    [4.796,5.442)           3
    [5.442,6.088)           0
    [6.088,6.734)           1
    [6.734,7.38)            1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------
        7.38         (136.620,158.260)    (136.620,150.880)    ccl_a clock inverter, uid:A3ac0 (a lib_cell INVX12) at (136.620,150.880), in power domain auto-default
        6.44         (74.980,191.470)     (68.540,191.470)     ccl_a clock inverter, uid:A3a9e (a lib_cell INVX8) at (68.540,191.470), in power domain auto-default
        5.06         (196.420,80.770)     (191.360,80.770)     ccl_a clock inverter, uid:A3ab0 (a lib_cell INVX12) at (191.360,80.770), in power domain auto-default
        5.06         (136.620,158.260)    (131.560,158.260)    ccl_a clock inverter, uid:A3ab3 (a lib_cell INVX12) at (131.560,158.260), in power domain auto-default
        5.06         (136.620,158.260)    (141.680,158.260)    ccl_a clock inverter, uid:A3abd (a lib_cell INVX12) at (141.680,158.260), in power domain auto-default
        4.6          (197.340,191.470)    (192.740,191.470)    ccl_a clock inverter, uid:A3aa3 (a lib_cell INVX8) at (192.740,191.470), in power domain auto-default
        4.6          (136.620,143.500)    (132.020,143.500)    ccl_a clock inverter, uid:A3a9f (a lib_cell INVX8) at (132.020,143.500), in power domain auto-default
        4.6          (197.340,191.470)    (201.940,191.470)    ccl_a clock inverter, uid:A3ab4 (a lib_cell INVX12) at (201.940,191.470), in power domain auto-default
        4.14         (112.240,235.750)    (108.100,235.750)    ccl_a clock inverter, uid:A3aa2 (a lib_cell INVX8) at (108.100,235.750), in power domain auto-default
        3.69         (196.420,80.770)     (196.420,84.460)     ccl_a clock inverter, uid:A3a9d (a lib_cell INVX12) at (196.420,84.460), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.5 real=0:00:00.9)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=471.877um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=471.877um^2
      cell capacitance : b=0.000pF, i=0.857pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.857pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.439pF, total=0.652pF
      wire lengths     : top=0.000um, trunk=1046.264um, leaf=2624.037um, total=3670.301um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=4, worst=[0.400ns, 0.061ns, 0.005ns, 0.001ns]} avg=0.117ns sd=0.191ns sum=0.466ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=19 avg=0.109ns sd=0.097ns min=0.056ns max=0.500ns {1 <= 0.060ns, 7 <= 0.080ns, 8 <= 0.100ns} {1 <= 0.105ns, 2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.101ns {17 <= 0.100ns} {1 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: INVX12: 31 INVX8: 5 
    Primary reporting skew group after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=0.454, max=0.480, avg=0.466, sd=0.007], skew [0.027 vs 0.127, 100% {0.454, 0.480}] (wid=0.005 ws=0.002) (gid=0.476 gs=0.026)
    Skew group summary after 'Clustering':
      skew_group clk/func_mode: insertion delay [min=0.454, max=0.480, avg=0.466, sd=0.007], skew [0.027 vs 0.127, 100% {0.454, 0.480}] (wid=0.005 ws=0.002) (gid=0.476 gs=0.026)
    Clock network insertion delays are now [0.454ns, 0.480ns] average 0.466ns std.dev 0.007ns
    Legalizer calls during this step: 751 succeeded with DRC/Color checks: 751 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:02.2 real=0:00:03.2)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ----------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ----------------------------------------------------------------------------------------------------
  Trunk        20       1.850      1          3        0.489      {4 <= 2, 15 <= 3, 1 <= 4}
  Leaf         18      14.667      9         21        2.849      {2 <= 12, 12 <= 16.800, 4 <= 21.600}
  ----------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  ----------------------------------------------
  Net Type    Clusters    Clusters    Transition
              Tried       Failed      Failures
  ----------------------------------------------
  Trunk          97          31           31
  Leaf          206         130          130
  ----------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 130 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'IOTDF' of instances=2364 and nets=3023 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1281.926M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
    cell areas       : b=0.000um^2, i=471.877um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=471.877um^2
    cell capacitance : b=0.000pF, i=0.857pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.857pF
    sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.213pF, leaf=0.453pF, total=0.666pF
    wire lengths     : top=0.000um, trunk=1046.264um, leaf=2624.037um, total=3670.301um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=5, worst=[0.400ns, 0.061ns, 0.005ns, 0.002ns, 0.001ns]} avg=0.094ns sd=0.173ns sum=0.468ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=19 avg=0.109ns sd=0.097ns min=0.056ns max=0.500ns {1 <= 0.060ns, 7 <= 0.080ns, 8 <= 0.100ns} {1 <= 0.105ns, 2 > 0.105ns}
    Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.102ns {16 <= 0.100ns} {2 <= 0.105ns}
  Clock DAG library cell distribution After congestion update {count}:
     Invs: INVX12: 31 INVX8: 5 
  Primary reporting skew group After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.454, max=0.481, avg=0.467, sd=0.007], skew [0.027 vs 0.127, 100% {0.454, 0.481}] (wid=0.004 ws=0.002) (gid=0.477 gs=0.026)
  Skew group summary After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.454, max=0.481, avg=0.467, sd=0.007], skew [0.027 vs 0.127, 100% {0.454, 0.481}] (wid=0.004 ws=0.002) (gid=0.477 gs=0.026)
  Clock network insertion delays are now [0.454ns, 0.481ns] average 0.467ns std.dev 0.007ns
  Update congestion based capacitance done. (took cpu=0:00:00.2 real=0:00:00.4)
  Stage::Clustering done. (took cpu=0:00:02.4 real=0:00:03.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=475.272um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=475.272um^2
      cell capacitance : b=0.000pF, i=0.865pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.865pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=0.450pF, total=0.677pF
      wire lengths     : top=0.000um, trunk=1115.879um, leaf=2605.593um, total=3721.472um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Remaining Transition : {count=2, worst=[0.400ns, 0.061ns]} avg=0.231ns sd=0.240ns sum=0.461ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=19 avg=0.108ns sd=0.097ns min=0.056ns max=0.500ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: INVX12: 32 INVX8: 4 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Clock network insertion delays are now [0.451ns, 0.487ns] average 0.467ns std.dev 0.010ns
    Legalizer calls during this step: 93 succeeded with DRC/Color checks: 84 succeeded without DRC/Color checks: 9
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.3 real=0:00:00.4)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=475.272um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=475.272um^2
      cell capacitance : b=0.000pF, i=0.865pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.865pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=0.450pF, total=0.677pF
      wire lengths     : top=0.000um, trunk=1115.879um, leaf=2605.593um, total=3721.472um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Remaining Transition : {count=2, worst=[0.400ns, 0.061ns]} avg=0.231ns sd=0.240ns sum=0.461ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=19 avg=0.108ns sd=0.097ns min=0.056ns max=0.500ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: INVX12: 32 INVX8: 4 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Clock network insertion delays are now [0.451ns, 0.487ns] average 0.467ns std.dev 0.010ns
    Legalizer calls during this step: 28 succeeded with DRC/Color checks: 28 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=475.272um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=475.272um^2
      cell capacitance : b=0.000pF, i=0.865pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.865pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=0.450pF, total=0.677pF
      wire lengths     : top=0.000um, trunk=1115.879um, leaf=2605.593um, total=3721.472um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Remaining Transition : {count=2, worst=[0.400ns, 0.061ns]} avg=0.231ns sd=0.240ns sum=0.461ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=19 avg=0.108ns sd=0.097ns min=0.056ns max=0.500ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: INVX12: 32 INVX8: 4 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Clock network insertion delays are now [0.451ns, 0.487ns] average 0.467ns std.dev 0.010ns
    Legalizer calls during this step: 21 succeeded with DRC/Color checks: 21 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=475.272um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=475.272um^2
      cell capacitance : b=0.000pF, i=0.865pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.865pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=0.450pF, total=0.677pF
      wire lengths     : top=0.000um, trunk=1115.879um, leaf=2605.593um, total=3721.472um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Remaining Transition : {count=2, worst=[0.400ns, 0.061ns]} avg=0.231ns sd=0.240ns sum=0.461ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=19 avg=0.108ns sd=0.097ns min=0.056ns max=0.500ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: INVX12: 32 INVX8: 4 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Clock network insertion delays are now [0.451ns, 0.487ns] average 0.467ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=475.272um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=475.272um^2
      cell capacitance : b=0.000pF, i=0.865pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.865pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=0.450pF, total=0.677pF
      wire lengths     : top=0.000um, trunk=1115.879um, leaf=2605.593um, total=3721.472um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Remaining Transition : {count=2, worst=[0.400ns, 0.061ns]} avg=0.231ns sd=0.240ns sum=0.461ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=19 avg=0.108ns sd=0.097ns min=0.056ns max=0.500ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: INVX12: 32 INVX8: 4 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Clock network insertion delays are now [0.451ns, 0.487ns] average 0.467ns std.dev 0.010ns
    Legalizer calls during this step: 20 succeeded with DRC/Color checks: 20 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=475.272um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=475.272um^2
      cell capacitance : b=0.000pF, i=0.865pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.865pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=0.450pF, total=0.677pF
      wire lengths     : top=0.000um, trunk=1115.879um, leaf=2605.593um, total=3721.472um
    Clock DAG net violations after 'Removing longest path buffering':
      Remaining Transition : {count=2, worst=[0.400ns, 0.061ns]} avg=0.231ns sd=0.240ns sum=0.461ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=19 avg=0.108ns sd=0.097ns min=0.056ns max=0.500ns {1 <= 0.060ns, 7 <= 0.080ns, 9 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: INVX12: 32 INVX8: 4 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/func_mode: insertion delay [min=0.451, max=0.487, avg=0.467, sd=0.010], skew [0.036 vs 0.127, 100% {0.451, 0.487}] (wid=0.004 ws=0.002) (gid=0.483 gs=0.036)
    Clock network insertion delays are now [0.451ns, 0.487ns] average 0.467ns std.dev 0.010ns
    Legalizer calls during this step: 118 succeeded with DRC/Color checks: 118 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:00.9 real=0:00:01.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=475.272um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=475.272um^2
      cell capacitance : b=0.000pF, i=0.865pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.865pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.201pF, leaf=0.449pF, total=0.650pF
      wire lengths     : top=0.000um, trunk=972.573um, leaf=2600.405um, total=3572.978um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=19 avg=0.106ns sd=0.097ns min=0.056ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 8 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: INVX12: 32 INVX8: 4 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=0.413, max=0.446, avg=0.429, sd=0.008], skew [0.032 vs 0.127, 100% {0.413, 0.446}] (wid=0.004 ws=0.002) (gid=0.442 gs=0.032)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/func_mode: insertion delay [min=0.413, max=0.446, avg=0.429, sd=0.008], skew [0.032 vs 0.127, 100% {0.413, 0.446}] (wid=0.004 ws=0.002) (gid=0.442 gs=0.032)
    Clock network insertion delays are now [0.413ns, 0.446ns] average 0.429ns std.dev 0.008ns
    Legalizer calls during this step: 368 succeeded with DRC/Color checks: 365 succeeded without DRC/Color checks: 3
  Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.5 real=0:00:03.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:05.3 real=0:00:07.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=475.272um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=475.272um^2
      cell capacitance : b=0.000pF, i=0.865pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.865pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.449pF, total=0.648pF
      wire lengths     : top=0.000um, trunk=965.203um, leaf=2600.405um, total=3565.608um
    Clock DAG net violations after 'Improving clock tree routing':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=19 avg=0.106ns sd=0.097ns min=0.056ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 8 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: INVX12: 32 INVX8: 4 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=0.412, max=0.444, avg=0.427, sd=0.008], skew [0.032 vs 0.127, 100% {0.412, 0.444}] (wid=0.004 ws=0.002) (gid=0.441 gs=0.032)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/func_mode: insertion delay [min=0.412, max=0.444, avg=0.427, sd=0.008], skew [0.032 vs 0.127, 100% {0.412, 0.444}] (wid=0.004 ws=0.002) (gid=0.441 gs=0.032)
    Clock network insertion delays are now [0.412ns, 0.444ns] average 0.427ns std.dev 0.008ns
    Legalizer calls during this step: 74 succeeded with DRC/Color checks: 74 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=466.785um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=466.785um^2
      cell capacitance : b=0.000pF, i=0.845pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.845pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.449pF, total=0.648pF
      wire lengths     : top=0.000um, trunk=965.613um, leaf=2600.405um, total=3566.018um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=19 avg=0.109ns sd=0.096ns min=0.071ns max=0.500ns {8 <= 0.080ns, 9 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=0.418, max=0.453, avg=0.432, sd=0.010], skew [0.035 vs 0.127, 100% {0.418, 0.453}] (wid=0.004 ws=0.002) (gid=0.450 gs=0.035)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/func_mode: insertion delay [min=0.418, max=0.453, avg=0.432, sd=0.010], skew [0.035 vs 0.127, 100% {0.418, 0.453}] (wid=0.004 ws=0.002) (gid=0.450 gs=0.035)
    Clock network insertion delays are now [0.418ns, 0.453ns] average 0.432ns std.dev 0.010ns
    Legalizer calls during this step: 50 succeeded with DRC/Color checks: 50 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
      cell areas       : b=0.000um^2, i=466.785um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=466.785um^2
      cell capacitance : b=0.000pF, i=0.845pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.845pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.449pF, total=0.648pF
      wire lengths     : top=0.000um, trunk=965.613um, leaf=2600.405um, total=3566.018um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=19 avg=0.109ns sd=0.096ns min=0.071ns max=0.500ns {8 <= 0.080ns, 9 <= 0.100ns} {2 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=0.418, max=0.453, avg=0.432, sd=0.010], skew [0.035 vs 0.127, 100% {0.418, 0.453}] (wid=0.004 ws=0.002) (gid=0.450 gs=0.035)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/func_mode: insertion delay [min=0.418, max=0.453, avg=0.432, sd=0.010], skew [0.035 vs 0.127, 100% {0.418, 0.453}] (wid=0.004 ws=0.002) (gid=0.450 gs=0.035)
    Clock network insertion delays are now [0.418ns, 0.453ns] average 0.432ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:00.6 real=0:00:00.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.018ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 38 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
          cell areas       : b=0.000um^2, i=466.785um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=466.785um^2
          cell capacitance : b=0.000pF, i=0.845pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.845pF
          sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.449pF, total=0.648pF
          wire lengths     : top=0.000um, trunk=965.613um, leaf=2600.405um, total=3566.018um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=19 avg=0.109ns sd=0.096ns min=0.071ns max=0.500ns {8 <= 0.080ns, 9 <= 0.100ns} {2 > 0.105ns}
          Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: INVX12: 30 INVX8: 5 INVX6: 1 
        Clock network insertion delays are now [0.418ns, 0.453ns] average 0.432ns std.dev 0.010ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
          cell areas       : b=0.000um^2, i=466.785um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=466.785um^2
          cell capacitance : b=0.000pF, i=0.845pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.845pF
          sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.449pF, total=0.648pF
          wire lengths     : top=0.000um, trunk=965.613um, leaf=2600.405um, total=3566.018um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=19 avg=0.109ns sd=0.096ns min=0.071ns max=0.500ns {8 <= 0.080ns, 9 <= 0.100ns} {2 > 0.105ns}
          Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: INVX12: 30 INVX8: 5 INVX6: 1 
        Clock network insertion delays are now [0.418ns, 0.453ns] average 0.432ns std.dev 0.010ns
        Legalizer calls during this step: 49 succeeded with DRC/Color checks: 49 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.4 real=0:00:00.5)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
          cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
          cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
          sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.449pF, total=0.653pF
          wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
          Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
          cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
          cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
          sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.449pF, total=0.653pF
          wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
          Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
          Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
      cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.449pF, total=0.653pF
      wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
    Clock network insertion delays are now [0.492ns, 0.527ns] average 0.506ns std.dev 0.010ns
    Legalizer calls during this step: 53 succeeded with DRC/Color checks: 53 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.9)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
    cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
    cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
    sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.449pF, total=0.653pF
    wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
  Clock DAG net violations after Approximately balancing fragments:
    Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
    Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
  Clock network insertion delays are now [0.492ns, 0.527ns] average 0.506ns std.dev 0.010ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
      cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.449pF, total=0.653pF
      wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
    Clock DAG net violations after 'Improving fragments clock skew':
      Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Clock network insertion delays are now [0.492ns, 0.527ns] average 0.506ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
          cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
          cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
          sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.449pF, total=0.653pF
          wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
          Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
      cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.449pF, total=0.653pF
      wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Clock network insertion delays are now [0.492ns, 0.527ns] average 0.506ns std.dev 0.010ns
    BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
    {clk/func_mode,WC: 5637 -> 5646.7}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
      cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.449pF, total=0.653pF
      wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
    Clock DAG net violations after 'Fixing clock tree overload':
      Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Clock network insertion delays are now [0.492ns, 0.527ns] average 0.506ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
      cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.449pF, total=0.653pF
      wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Clock network insertion delays are now [0.492ns, 0.527ns] average 0.506ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:00.9 real=0:00:01.5)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 130 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'IOTDF' of instances=2366 and nets=3025 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1284.980M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
    cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
    cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
    sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.448pF, total=0.652pF
    wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
  Clock DAG net violations After congestion update:
    Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
    Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
  Clock DAG library cell distribution After congestion update {count}:
     Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
  Primary reporting skew group After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
  Skew group summary After congestion update:
    skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
  Clock network insertion delays are now [0.492ns, 0.527ns] average 0.506ns std.dev 0.010ns
  Merging balancing drivers for power...
    Tried: 40 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
      cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.448pF, total=0.652pF
      wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Clock network insertion delays are now [0.492ns, 0.527ns] average 0.506ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
      cell capacitance : b=0.000pF, i=0.863pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.863pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.448pF, total=0.652pF
      wire lengths     : top=0.000um, trunk=982.993um, leaf=2600.405um, total=3583.398um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.092ns min=0.053ns max=0.500ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 2 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Skew group summary after 'Improving clock skew':
      skew_group clk/func_mode: insertion delay [min=0.492, max=0.527, avg=0.506, sd=0.010], skew [0.035 vs 0.127, 100% {0.492, 0.527}] (wid=0.004 ws=0.002) (gid=0.525 gs=0.035)
    Clock network insertion delays are now [0.492ns, 0.527ns] average 0.506ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=1.801pF fall=1.801pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=1.796pF fall=1.796pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=478.667um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=478.667um^2
      cell capacitance : b=0.000pF, i=0.858pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.858pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.205pF, leaf=0.448pF, total=0.653pF
      wire lengths     : top=0.000um, trunk=983.913um, leaf=2600.405um, total=3584.318um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=21 avg=0.106ns sd=0.091ns min=0.071ns max=0.500ns {8 <= 0.080ns, 12 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 1 INVX2: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=0.519, max=0.554, avg=0.533, sd=0.010], skew [0.035 vs 0.127, 100% {0.519, 0.554}] (wid=0.004 ws=0.002) (gid=0.551 gs=0.035)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/func_mode: insertion delay [min=0.519, max=0.554, avg=0.533, sd=0.010], skew [0.035 vs 0.127, 100% {0.519, 0.554}] (wid=0.004 ws=0.002) (gid=0.551 gs=0.035)
    Clock network insertion delays are now [0.519ns, 0.554ns] average 0.533ns std.dev 0.010ns
    Legalizer calls during this step: 51 succeeded with DRC/Color checks: 51 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.5 real=0:00:00.9)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=478.667um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=478.667um^2
      cell capacitance : b=0.000pF, i=0.858pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.858pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.205pF, leaf=0.448pF, total=0.653pF
      wire lengths     : top=0.000um, trunk=983.913um, leaf=2600.405um, total=3584.318um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=21 avg=0.106ns sd=0.091ns min=0.071ns max=0.500ns {8 <= 0.080ns, 12 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.093ns sd=0.005ns min=0.082ns max=0.100ns {18 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 1 INVX2: 1 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=0.519, max=0.554, avg=0.533, sd=0.010], skew [0.035 vs 0.127, 100% {0.519, 0.554}] (wid=0.004 ws=0.002) (gid=0.551 gs=0.035)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/func_mode: insertion delay [min=0.519, max=0.554, avg=0.533, sd=0.010], skew [0.035 vs 0.127, 100% {0.519, 0.554}] (wid=0.004 ws=0.002) (gid=0.551 gs=0.035)
    Clock network insertion delays are now [0.519ns, 0.554ns] average 0.533ns std.dev 0.010ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.1)
  Total capacitance is (rise=2.449pF fall=2.449pF), of which (rise=0.653pF fall=0.653pF) is wire, and (rise=1.796pF fall=1.796pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.9 real=0:00:01.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:04:17 mem=1342.2M) ***
Total net bbox length = 9.735e+04 (4.551e+04 5.184e+04) (ext = 4.524e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1342.2MB
Summary Report:
Instances move: 0 (out of 2366 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.735e+04 (4.551e+04 5.184e+04) (ext = 4.524e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1342.2MB
*** Finished refinePlace (0:04:17 mem=1342.2M) ***
  Moved 0 and flipped 0 of 302 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.4)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.5)
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.6 real=0:00:04.5)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        39 (unrouted=39, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2986 (unrouted=494, trialRouted=2492, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=355, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 39 for routing of which 39 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=206 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2530  numIgnoredNets=2510
[NR-eGR] There are 20 clock nets ( 20 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 20 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 20 net(s) in layer range [6, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.852300e+02um
[NR-eGR] 
[NR-eGR] Move 3 nets to layer range [6, 8]
[NR-eGR] Layer group 2: route 3 NDR clock net(s) in layer range [6, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.03% V. EstWL: 3.690000e+01um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.845000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7526
[NR-eGR] Layer2(METAL2)(V) length: 2.895410e+04um, number of vias: 10713
[NR-eGR] Layer3(METAL3)(H) length: 2.892066e+04um, number of vias: 383
[NR-eGR] Layer4(METAL4)(V) length: 4.302951e+03um, number of vias: 23
[NR-eGR] Layer5(METAL5)(H) length: 1.223600e+02um, number of vias: 21
[NR-eGR] Layer6(METAL6)(V) length: 3.347640e+02um, number of vias: 17
[NR-eGR] Layer7(METAL7)(H) length: 3.358000e+02um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.297064e+04um, number of vias: 18683
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.880800e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 57
[NR-eGR] Layer2(METAL2)(V) length: 1.172600e+02um, number of vias: 60
[NR-eGR] Layer3(METAL3)(H) length: 1.352400e+02um, number of vias: 22
[NR-eGR] Layer4(METAL4)(V) length: 3.833600e+01um, number of vias: 21
[NR-eGR] Layer5(METAL5)(H) length: 2.668000e+01um, number of vias: 21
[NR-eGR] Layer6(METAL6)(V) length: 3.347640e+02um, number of vias: 17
[NR-eGR] Layer7(METAL7)(H) length: 3.358000e+02um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 9.880800e+02um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.880800e+02um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1281.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1281.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=206 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 20  numPreroutedWires = 213
[NR-eGR] Read numTotalNets=2530  numIgnoredNets=2512
[NR-eGR] There are 18 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 1. Nets 18 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 18 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.560860e+03um
[NR-eGR] 
[NR-eGR] Move 4 nets to layer range [4, 7]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.088500e+02um
[NR-eGR] 
[NR-eGR] Move 4 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.236100e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7808
[NR-eGR] Layer2(METAL2)(V) length: 2.965726e+04um, number of vias: 11058
[NR-eGR] Layer3(METAL3)(H) length: 2.971449e+04um, number of vias: 511
[NR-eGR] Layer4(METAL4)(V) length: 4.937630e+03um, number of vias: 120
[NR-eGR] Layer5(METAL5)(H) length: 6.141685e+02um, number of vias: 21
[NR-eGR] Layer6(METAL6)(V) length: 3.347640e+02um, number of vias: 17
[NR-eGR] Layer7(METAL7)(H) length: 3.358000e+02um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.559411e+04um, number of vias: 19535
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.623469e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 282
[NR-eGR] Layer2(METAL2)(V) length: 7.031510e+02um, number of vias: 345
[NR-eGR] Layer3(METAL3)(H) length: 7.938305e+02um, number of vias: 128
[NR-eGR] Layer4(METAL4)(V) length: 6.346790e+02um, number of vias: 97
[NR-eGR] Layer5(METAL5)(H) length: 4.918085e+02um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.623469e+03um, number of vias: 852
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.623469e+03um, number of vias: 852
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1281.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:01.0)
Set FIXED routing status on 38 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        39 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=38, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2986 (unrouted=494, trialRouted=2492, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=355, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:01.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'IOTDF' of instances=2366 and nets=3025 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1281.738M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
          cell areas       : b=0.000um^2, i=478.667um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=478.667um^2
          cell capacitance : b=0.000pF, i=0.858pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.858pF
          sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.220pF, leaf=0.476pF, total=0.696pF
          wire lengths     : top=0.000um, trunk=988.574um, leaf=2623.469um, total=3612.043um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=7, worst=[0.400ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.059ns sd=0.151ns sum=0.410ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=21 avg=0.107ns sd=0.091ns min=0.072ns max=0.500ns {6 <= 0.080ns, 12 <= 0.100ns} {2 <= 0.105ns, 1 > 0.105ns}
          Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.005ns min=0.083ns max=0.102ns {14 <= 0.100ns} {4 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 1 INVX2: 1 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=0.526, max=0.565, avg=0.540, sd=0.012], skew [0.039 vs 0.127, 100% {0.526, 0.565}] (wid=0.003 ws=0.002) (gid=0.563 gs=0.039)
        Skew group summary eGRPC initial state:
          skew_group clk/func_mode: insertion delay [min=0.526, max=0.565, avg=0.540, sd=0.012], skew [0.039 vs 0.127, 100% {0.526, 0.565}] (wid=0.003 ws=0.002) (gid=0.563 gs=0.039)
        Clock network insertion delays are now [0.526ns, 0.565ns] average 0.540ns std.dev 0.012ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
        
          Nodes to move:         2
          Processed:             2
          Moved (slew improved): 0
          Moved (slew fixed):    0
          Not moved:             2
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
          cell areas       : b=0.000um^2, i=478.667um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=478.667um^2
          cell capacitance : b=0.000pF, i=0.858pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.858pF
          sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.220pF, leaf=0.476pF, total=0.696pF
          wire lengths     : top=0.000um, trunk=988.574um, leaf=2623.469um, total=3612.043um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=7, worst=[0.400ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.059ns sd=0.151ns sum=0.410ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.100ns count=21 avg=0.107ns sd=0.091ns min=0.072ns max=0.500ns {6 <= 0.080ns, 12 <= 0.100ns} {2 <= 0.105ns, 1 > 0.105ns}
          Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.005ns min=0.083ns max=0.102ns {14 <= 0.100ns} {4 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 1 INVX2: 1 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/func_mode: insertion delay [min=0.526, max=0.565, avg=0.540, sd=0.012], skew [0.039 vs 0.127, 100% {0.526, 0.565}] (wid=0.003 ws=0.002) (gid=0.563 gs=0.039)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/func_mode: insertion delay [min=0.526, max=0.565, avg=0.540, sd=0.012], skew [0.039 vs 0.127, 100% {0.526, 0.565}] (wid=0.003 ws=0.002) (gid=0.563 gs=0.039)
        Clock network insertion delays are now [0.526ns, 0.565ns] average 0.540ns std.dev 0.012ns
        Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.2)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 62 long paths. The largest offset applied was 0.013ns
          
          Skew Group Offsets:
          
          -------------------------------------------------------------------------------------------
          Skew Group       Num.     Num.       Offset        Max        Previous Max.    Current Max.
                           Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          -------------------------------------------------------------------------------------------
          clk/func_mode     264       62        23.485%      0.013ns       0.565ns         0.552ns
          -------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
            0.006        0.011       51
            0.011      and above     11
          -------------------------------
          
          Mean=0.008ns Median=0.008ns Std.Dev=0.002ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 8, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 31, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 8, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 8, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
          cell areas       : b=0.000um^2, i=478.667um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=478.667um^2
          cell capacitance : b=0.000pF, i=0.858pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.858pF
          sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.220pF, leaf=0.476pF, total=0.696pF
          wire lengths     : top=0.000um, trunk=988.574um, leaf=2623.469um, total=3612.043um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=7, worst=[0.400ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.059ns sd=0.151ns sum=0.410ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.100ns count=21 avg=0.107ns sd=0.091ns min=0.072ns max=0.500ns {6 <= 0.080ns, 12 <= 0.100ns} {2 <= 0.105ns, 1 > 0.105ns}
          Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.005ns min=0.083ns max=0.102ns {14 <= 0.100ns} {4 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Invs: INVX12: 30 INVX8: 5 INVX6: 1 INVX4: 1 INVX2: 1 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/func_mode: insertion delay [min=0.526, max=0.565, avg=0.540, sd=0.012], skew [0.039 vs 0.127, 100% {0.526, 0.565}] (wid=0.003 ws=0.001) (gid=0.563 gs=0.039)
        Skew group summary eGRPC after downsizing:
          skew_group clk/func_mode: insertion delay [min=0.526, max=0.565, avg=0.540, sd=0.012], skew [0.039 vs 0.127, 100% {0.526, 0.565}] (wid=0.003 ws=0.001) (gid=0.563 gs=0.039)
        Clock network insertion delays are now [0.526ns, 0.565ns] average 0.540ns std.dev 0.012ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.2 real=0:00:00.4)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 39, tested: 39, violation detected: 7, violation ignored (due to small violation): 4, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -----------------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
        -----------------------------------------------------------------------------------------------------------------------------
        top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
        trunk              1 (50.0%)           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        leaf               1 (50.0%)           0                    0            0                    0 (0.0%)             1 (100.0%)
        -----------------------------------------------------------------------------------------------------------------------------
        Total              2 (100%)            1 (100%)      -            -                           1 (100%)             1 (100%)
        -----------------------------------------------------------------------------------------------------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 1.697um^2 (0.355%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
          cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
          cell capacitance : b=0.000pF, i=0.862pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.862pF
          sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.220pF, leaf=0.476pF, total=0.696pF
          wire lengths     : top=0.000um, trunk=988.574um, leaf=2623.469um, total=3612.043um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=6, worst=[0.400ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.068ns sd=0.163ns sum=0.406ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.100ns count=21 avg=0.106ns sd=0.091ns min=0.072ns max=0.500ns {6 <= 0.080ns, 13 <= 0.100ns} {1 <= 0.105ns, 1 > 0.105ns}
          Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.005ns min=0.083ns max=0.102ns {14 <= 0.100ns} {4 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Invs: INVX12: 30 INVX8: 6 INVX4: 1 INVX2: 1 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/func_mode: insertion delay [min=0.526, max=0.549, avg=0.537, sd=0.006], skew [0.023 vs 0.127, 100% {0.526, 0.549}] (wid=0.003 ws=0.001) (gid=0.546 gs=0.022)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/func_mode: insertion delay [min=0.526, max=0.549, avg=0.537, sd=0.006], skew [0.023 vs 0.127, 100% {0.526, 0.549}] (wid=0.003 ws=0.001) (gid=0.546 gs=0.022)
        Clock network insertion delays are now [0.526ns, 0.549ns] average 0.537ns std.dev 0.006ns
        Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.1)
        Moving clock insts towards fanout...
          Move to sink centre: considered=5, unsuccessful=0, alreadyClose=0, noImprovementFound=4, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done.
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 15 insts, 30 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:19 mem=1342.0M) ***
Total net bbox length = 9.735e+04 (4.551e+04 5.185e+04) (ext = 4.524e+04)
Density distribution unevenness ratio = 8.870%
Move report: Detail placement moves 27 insts, mean move: 2.81 um, max move: 5.98 um
	Max move on inst (U1245): (94.30, 191.47) --> (100.28, 191.47)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1342.0MB
Summary Report:
Instances move: 27 (out of 2366 movable)
Instances flipped: 0
Mean displacement: 2.81 um
Max displacement: 5.98 um (Instance: U1245) (94.3, 191.47) -> (100.28, 191.47)
	Length: 7 sites, height: 1 rows, site name: TSM13SITE, cell type: XOR2XL
Total net bbox length = 9.742e+04 (4.555e+04 5.187e+04) (ext = 4.524e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1342.0MB
*** Finished refinePlace (0:04:19 mem=1342.0M) ***
  Moved 0 and flipped 0 of 302 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.5 real=0:00:03.4)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
    cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
    cell capacitance : b=0.000pF, i=0.862pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.862pF
    sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.220pF, leaf=0.476pF, total=0.696pF
    wire lengths     : top=0.000um, trunk=988.574um, leaf=2623.469um, total=3612.043um
  Clock DAG net violations before routing clock trees:
    Remaining Transition : {count=6, worst=[0.400ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.068ns sd=0.163ns sum=0.406ns
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=0.100ns count=21 avg=0.106ns sd=0.091ns min=0.072ns max=0.500ns {6 <= 0.080ns, 13 <= 0.100ns} {1 <= 0.105ns, 1 > 0.105ns}
    Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.005ns min=0.083ns max=0.102ns {14 <= 0.100ns} {4 <= 0.105ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Invs: INVX12: 30 INVX8: 6 INVX4: 1 INVX2: 1 
  Primary reporting skew group before routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.526, max=0.549, avg=0.537, sd=0.006], skew [0.023 vs 0.127, 100% {0.526, 0.549}] (wid=0.003 ws=0.001) (gid=0.546 gs=0.022)
  Skew group summary before routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.526, max=0.549, avg=0.537, sd=0.006], skew [0.023 vs 0.127, 100% {0.526, 0.549}] (wid=0.003 ws=0.001) (gid=0.546 gs=0.022)
  Clock network insertion delays are now [0.526ns, 0.549ns] average 0.537ns std.dev 0.006ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=38, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2986 (unrouted=494, trialRouted=2492, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=355, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 39 for routing of which 39 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=206 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2530  numIgnoredNets=2510
[NR-eGR] There are 20 clock nets ( 20 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 20 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 20 net(s) in layer range [6, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.926100e+02um
[NR-eGR] 
[NR-eGR] Move 3 nets to layer range [6, 8]
[NR-eGR] Layer group 2: route 3 NDR clock net(s) in layer range [6, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.03% V. EstWL: 3.690000e+01um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.845000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7526
[NR-eGR] Layer2(METAL2)(V) length: 2.895369e+04um, number of vias: 10713
[NR-eGR] Layer3(METAL3)(H) length: 2.892020e+04um, number of vias: 383
[NR-eGR] Layer4(METAL4)(V) length: 4.302951e+03um, number of vias: 23
[NR-eGR] Layer5(METAL5)(H) length: 1.237400e+02um, number of vias: 21
[NR-eGR] Layer6(METAL6)(V) length: 3.400940e+02um, number of vias: 17
[NR-eGR] Layer7(METAL7)(H) length: 3.358000e+02um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.297648e+04um, number of vias: 18683
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.939200e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 57
[NR-eGR] Layer2(METAL2)(V) length: 1.168500e+02um, number of vias: 60
[NR-eGR] Layer3(METAL3)(H) length: 1.347800e+02um, number of vias: 22
[NR-eGR] Layer4(METAL4)(V) length: 3.833600e+01um, number of vias: 21
[NR-eGR] Layer5(METAL5)(H) length: 2.806000e+01um, number of vias: 21
[NR-eGR] Layer6(METAL6)(V) length: 3.400940e+02um, number of vias: 17
[NR-eGR] Layer7(METAL7)(H) length: 3.358000e+02um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 9.939200e+02um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.939200e+02um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1281.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1281.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=206 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 20  numPreroutedWires = 213
[NR-eGR] Read numTotalNets=2530  numIgnoredNets=2512
[NR-eGR] There are 18 clock nets ( 18 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 1. Nets 18 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 18 net(s) in layer range [4, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.549790e+03um
[NR-eGR] 
[NR-eGR] Move 4 nets to layer range [4, 7]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.977800e+02um
[NR-eGR] 
[NR-eGR] Move 4 nets to layer range [4, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [4, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.125400e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 7808
[NR-eGR] Layer2(METAL2)(V) length: 2.965664e+04um, number of vias: 11058
[NR-eGR] Layer3(METAL3)(H) length: 2.972535e+04um, number of vias: 510
[NR-eGR] Layer4(METAL4)(V) length: 4.916516e+03um, number of vias: 120
[NR-eGR] Layer5(METAL5)(H) length: 6.188680e+02um, number of vias: 21
[NR-eGR] Layer6(METAL6)(V) length: 3.400940e+02um, number of vias: 17
[NR-eGR] Layer7(METAL7)(H) length: 3.358000e+02um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.559327e+04um, number of vias: 19534
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.616789e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 282
[NR-eGR] Layer2(METAL2)(V) length: 7.029455e+02um, number of vias: 345
[NR-eGR] Layer3(METAL3)(H) length: 8.051505e+02um, number of vias: 127
[NR-eGR] Layer4(METAL4)(V) length: 6.135645e+02um, number of vias: 97
[NR-eGR] Layer5(METAL5)(H) length: 4.951280e+02um, number of vias: 0
[NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.616789e+03um, number of vias: 851
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.616789e+03um, number of vias: 851
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1281.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_31225_cad33_b10163_rykNzs/.rgfIUuuF2
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:01.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 39 clock nets with NanoRoute.
  0 nets are default rule, 18 are CTS_2W1S and 21 are CTS_2W2S.
  Removed pre-existing routes for 38 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/15 22:49:58, mem=957.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Jun 15 22:49:58 2024
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[7] of net iot_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[6] of net iot_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[5] of net iot_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[4] of net iot_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[3] of net iot_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[2] of net iot_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[1] of net iot_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[0] of net iot_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[2] of net fn_sel[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[1] of net fn_sel[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[0] of net fn_sel[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[127] of net iot_out[127] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[126] of net iot_out[126] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[125] of net iot_out[125] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[124] of net iot_out[124] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[123] of net iot_out[123] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[122] of net iot_out[122] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[121] of net iot_out[121] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[120] of net iot_out[120] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[119] of net iot_out[119] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Sat Jun 15 22:49:58 2024
#
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4400.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4400.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
#WARNING (EMS-27) Message (NRDB-2077) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-2078) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 3023 nets.
# METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
# METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 977.23 (MB), peak = 1026.77 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Sat Jun 15 22:50:02 2024
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 17.91 (MB)
#Total memory = 977.37 (MB)
#Peak memory = 1026.77 (MB)
#
#
#Start global routing on Sat Jun 15 22:50:02 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Jun 15 22:50:02 2024
#
#Start routing resource analysis on Sat Jun 15 22:50:02 2024
#
#Routing resource analysis is done on Sat Jun 15 22:50:02 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         799           0        2809    45.64%
#  METAL2         V         713           0        2809     0.00%
#  METAL3         H         799           0        2809     0.00%
#  METAL4         V         713           0        2809     0.00%
#  METAL5         H         799           0        2809     0.00%
#  METAL6         V         674          39        2809     1.74%
#  METAL7         H         758          41        2809     1.74%
#  METAL8         V         285           0        2809     0.00%
#  --------------------------------------------------------------
#  Total                   5540       1.33%       22472     6.14%
#
#  21 nets (0.69%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Jun 15 22:50:02 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.02 (MB), peak = 1026.77 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.05 (MB), peak = 1026.77 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 982.04 (MB), peak = 1026.77 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.50 (MB), peak = 1026.77 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 495 (skipped).
#Total number of selected nets for routing = 38.
#Total number of unselected nets (but routable) for routing = 2492 (skipped).
#Total number of nets in the design = 3025.
#
#2492 skipped nets do not have any wires.
#38 routable nets have only global wires.
#38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#---------------------------------------------------------------------
#        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------
#      Default           0            0              0               0  
#     CTS_2W1S           0           18             18               0  
#     CTS_2W2S          20            0              0               0  
#---------------------------------------------------------------------
#        Total          20           18             18               0  
#---------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------------
#        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------
#      Default           0            0              0            2492  
#     CTS_2W1S           0           18             18               0  
#     CTS_2W2S          20            0              0               0  
#---------------------------------------------------------------------
#        Total          20           18             18            2492  
#---------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        0(0.00%)   (0.00%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  METAL5        0(0.00%)   (0.00%)
#  METAL6        0(0.00%)   (0.00%)
#  METAL7        0(0.00%)   (0.00%)
#  METAL8        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 39
#Total wire length = 3493 um.
#Total half perimeter of net bounding box = 2766 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 787 um.
#Total wire length on LAYER METAL3 = 916 um.
#Total wire length on LAYER METAL4 = 627 um.
#Total wire length on LAYER METAL5 = 510 um.
#Total wire length on LAYER METAL6 = 326 um.
#Total wire length on LAYER METAL7 = 326 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 885
#Up-Via Summary (total 885):
#           
#-----------------------
# METAL1            339
# METAL2            277
# METAL3            138
# METAL4             95
# METAL5             21
# METAL6             15
#-----------------------
#                   885 
#
#Total number of involved priority nets 38
#Maximum src to sink distance for priority net 122.4
#Average of max src_to_sink distance for priority net 58.9
#Average of ave src_to_sink distance for priority net 39.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.29 (MB)
#Total memory = 983.67 (MB)
#Peak memory = 1026.77 (MB)
#
#Finished global routing on Sat Jun 15 22:50:02 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.23 (MB), peak = 1026.77 (MB)
#Start Track Assignment.
#Done with 187 horizontal wires in 1 hboxes and 197 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 39
#Total wire length = 3852 um.
#Total half perimeter of net bounding box = 2766 um.
#Total wire length on LAYER METAL1 = 308 um.
#Total wire length on LAYER METAL2 = 769 um.
#Total wire length on LAYER METAL3 = 924 um.
#Total wire length on LAYER METAL4 = 630 um.
#Total wire length on LAYER METAL5 = 554 um.
#Total wire length on LAYER METAL6 = 329 um.
#Total wire length on LAYER METAL7 = 337 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 885
#Up-Via Summary (total 885):
#           
#-----------------------
# METAL1            339
# METAL2            277
# METAL3            138
# METAL4             95
# METAL5             21
# METAL6             15
#-----------------------
#                   885 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 980.58 (MB), peak = 1026.77 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:05
#Increased memory = 21.25 (MB)
#Total memory = 980.66 (MB)
#Peak memory = 1026.77 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.5% of the total area was rechecked for DRC, and 55.6% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	METAL1        0        0
#	METAL2        0        0
#	METAL3        0        0
#	METAL4        0        0
#	METAL5        1        1
#	Totals        1        1
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 1054.24 (MB), peak = 1054.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.57 (MB), peak = 1054.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 39
#Total wire length = 3713 um.
#Total half perimeter of net bounding box = 2766 um.
#Total wire length on LAYER METAL1 = 6 um.
#Total wire length on LAYER METAL2 = 241 um.
#Total wire length on LAYER METAL3 = 520 um.
#Total wire length on LAYER METAL4 = 1311 um.
#Total wire length on LAYER METAL5 = 916 um.
#Total wire length on LAYER METAL6 = 360 um.
#Total wire length on LAYER METAL7 = 358 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 1340
#Up-Via Summary (total 1340):
#           
#-----------------------
# METAL1            340
# METAL2            345
# METAL3            319
# METAL4            290
# METAL5             27
# METAL6             19
#-----------------------
#                  1340 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:13
#Increased memory = 12.59 (MB)
#Total memory = 993.27 (MB)
#Peak memory = 1054.58 (MB)
#Analyzing shielding information. 
#  Total shield net = 21 (one-side = 0, hf = 0 ), 20 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.29 (MB), peak = 1054.58 (MB)
#  Finished shielding step 1
#  Start shielding step 2
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.39 (MB), peak = 1054.58 (MB)
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 993.39 (MB), peak = 1054.58 (MB)
#  Finished shielding step 2 
#  Start shielding step 3
#      Start loop 1
#        cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1025.03 (MB), peak = 1054.58 (MB)
#      Finished loop 1
#      Start loop 2
#        cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1039.18 (MB), peak = 1054.58 (MB)
#      Finished loop 2
#  Finished shielding step 3
#    Start shielding step 4
#    Inner loop #1
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1020.04 (MB), peak = 1054.58 (MB)
#    Finished shielding step 4
#    cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1020.04 (MB), peak = 1054.58 (MB)
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 21
#Number of nets reported: 20
#Number of nets without shielding: 0
#Average ratio                   : 0.960
#
# Name         Length    Shield    Ratio
#METAL1:         0.3        0.2     0.324
#METAL2:         4.7        9.2     0.984
#METAL3:         5.4       10.2     0.943
#METAL4:         1.6        3.1     0.974
#METAL5:         1.3        2.6     0.974
#METAL6:        18.0       33.3     0.926
#METAL7:        17.9       35.8     0.999
#-----------------------------------------
#Done Shielding:    cpu time = 00:00:04, elapsed time = 00:00:05, memory = 994.02 (MB), peak = 1054.58 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:18
#Increased memory = 13.36 (MB)
#Total memory = 994.03 (MB)
#Peak memory = 1054.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:23
#Increased memory = 36.87 (MB)
#Total memory = 994.74 (MB)
#Peak memory = 1054.58 (MB)
#Number of warnings = 64
#Total number of warnings = 291
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jun 15 22:50:21 2024
#
% End globalDetailRoute (date=06/15 22:50:21, total cpu=0:00:18.8, real=0:00:23.0, peak res=1054.6M, current mem=1054.6M)
        NanoRoute done. (took cpu=0:00:18.9 real=0:00:23.7)
      Clock detailed routing done.
Checking guided vs. routed lengths for 39 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      20.000          10
        20.000      40.000           3
        40.000      60.000           9
        60.000      80.000           8
        80.000     100.000           6
       100.000     120.000           2
       120.000     140.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          25
        0.000      5.000           8
        5.000     10.000           1
       10.000     15.000           1
       15.000     20.000           3
       20.000     25.000           0
       25.000     30.000           0
       30.000     35.000           0
       35.000     40.000           1
      -------------------------------------
      

    Top 3 notable deviations of routed length from guided length
    =============================================================

    Net CTS_138 (15 terminals)
    Guided length:  max path =   122.159um, total =   163.088um
    Routed length:  max path =   118.910um, total =   184.200um
    Deviation:      max path =    -2.660%,  total =    12.945%

    Net CTS_145 (3 terminals)
    Guided length:  max path =   118.630um, total =   144.460um
    Routed length:  max path =   119.040um, total =   151.200um
    Deviation:      max path =     0.346%,  total =     4.666%

    Net CTS_121 (2 terminals)
    Guided length:  max path =   116.580um, total =   116.580um
    Routed length:  max path =   116.120um, total =   120.980um
    Deviation:      max path =    -0.395%,  total =     3.774%

Set FIXED routing status on 38 net(s)
Set FIXED placed status on 38 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        39 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=38, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2986 (unrouted=2986, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=355, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=925 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 38  numPreroutedWires = 1578
[NR-eGR] Read numTotalNets=2530  numIgnoredNets=38
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 2492 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2492 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.024663e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 5.980000e+00um, number of vias: 7809
[NR-eGR] Layer2(METAL2)(V) length: 2.922731e+04um, number of vias: 11007
[NR-eGR] Layer3(METAL3)(H) length: 2.932449e+04um, number of vias: 666
[NR-eGR] Layer4(METAL4)(V) length: 5.500145e+03um, number of vias: 299
[NR-eGR] Layer5(METAL5)(H) length: 1.043280e+03um, number of vias: 27
[NR-eGR] Layer6(METAL6)(V) length: 3.599800e+02um, number of vias: 19
[NR-eGR] Layer7(METAL7)(H) length: 3.583400e+02um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.581952e+04um, number of vias: 19827
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.3 real=0:00:00.8)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        39 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=38, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2986 (unrouted=494, trialRouted=2492, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=355, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:19.6 real=0:00:25.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'IOTDF' of instances=2366 and nets=3025 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1338.707M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
    cell areas       : b=0.000um^2, i=480.364um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=480.364um^2
    cell capacitance : b=0.000pF, i=0.862pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.862pF
    sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.475pF, total=0.690pF
    wire lengths     : top=0.000um, trunk=983.655um, leaf=2729.410um, total=3713.064um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=6, worst=[0.400ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.068ns sd=0.163ns sum=0.409ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=21 avg=0.105ns sd=0.091ns min=0.072ns max=0.500ns {7 <= 0.080ns, 12 <= 0.100ns} {1 <= 0.105ns, 1 > 0.105ns}
    Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.006ns min=0.082ns max=0.103ns {14 <= 0.100ns} {4 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: INVX12: 30 INVX8: 6 INVX4: 1 INVX2: 1 
  Primary reporting skew group after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
  Skew group summary after routing clock trees:
    skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
  Clock network insertion delays are now [0.525ns, 0.547ns] average 0.537ns std.dev 0.006ns
  CCOpt::Phase::Routing done. (took cpu=0:00:19.9 real=0:00:26.3)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 39, tested: 39, violation detected: 6, violation ignored (due to small violation): 0, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 1
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    -----------------------------------------------------------------------------------------------------------------------------
    top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
    trunk              1 (20.0%)           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    leaf               4 (80.0%)           0                    0            0                    0 (0.0%)             4 (100.0%)
    -----------------------------------------------------------------------------------------------------------------------------
    Total              5 (100%)            1 (100%)      -            -                           1 (100%)             4 (100%)
    -----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 3.395um^2 (0.707%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=483.759um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=483.759um^2
      cell capacitance : b=0.000pF, i=0.870pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.870pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.475pF, total=0.690pF
      wire lengths     : top=0.000um, trunk=983.655um, leaf=2729.410um, total=3713.064um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=5, worst=[0.400ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.082ns sd=0.178ns sum=0.409ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.071ns max=0.500ns {7 <= 0.080ns, 13 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.006ns min=0.082ns max=0.103ns {14 <= 0.100ns} {4 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Invs: INVX12: 31 INVX8: 5 INVX4: 1 INVX2: 1 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
    Clock network insertion delays are now [0.525ns, 0.547ns] average 0.537ns std.dev 0.006ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 65 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 39, tested: 39, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 1, attempted: 4, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0 (0.0%)
    trunk              0                    0           0            0                    0                  0 (0.0%)
    leaf               4 (100.0%)           0           0            0                    0                  4 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              4 (100%)      -           -            -                           0 (100%)           4 (100%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=483.759um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=483.759um^2
      cell capacitance : b=0.000pF, i=0.870pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.870pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.475pF, total=0.690pF
      wire lengths     : top=0.000um, trunk=983.655um, leaf=2729.410um, total=3713.064um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=5, worst=[0.400ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.082ns sd=0.178ns sum=0.409ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.071ns max=0.500ns {7 <= 0.080ns, 13 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.006ns min=0.082ns max=0.103ns {14 <= 0.100ns} {4 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Invs: INVX12: 31 INVX8: 5 INVX4: 1 INVX2: 1 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
    Clock network insertion delays are now [0.525ns, 0.547ns] average 0.537ns std.dev 0.006ns
    Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.3)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 39, nets tested: 39, nets violation detected: 5, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 5, nets unsuccessful: 5, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=483.759um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=483.759um^2
      cell capacitance : b=0.000pF, i=0.870pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.870pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.475pF, total=0.690pF
      wire lengths     : top=0.000um, trunk=983.655um, leaf=2729.410um, total=3713.064um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=5, worst=[0.400ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.082ns sd=0.178ns sum=0.409ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.071ns max=0.500ns {7 <= 0.080ns, 13 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.006ns min=0.082ns max=0.103ns {14 <= 0.100ns} {4 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: INVX12: 31 INVX8: 5 INVX4: 1 INVX2: 1 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
    Clock network insertion delays are now [0.525ns, 0.547ns] average 0.537ns std.dev 0.006ns
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.6)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
      cell areas       : b=0.000um^2, i=483.759um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=483.759um^2
      cell capacitance : b=0.000pF, i=0.870pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.870pF
      sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.475pF, total=0.690pF
      wire lengths     : top=0.000um, trunk=983.655um, leaf=2729.410um, total=3713.064um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=5, worst=[0.400ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.082ns sd=0.178ns sum=0.409ns
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.071ns max=0.500ns {7 <= 0.080ns, 13 <= 0.100ns} {1 > 0.105ns}
      Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.006ns min=0.082ns max=0.103ns {14 <= 0.100ns} {4 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Invs: INVX12: 31 INVX8: 5 INVX4: 1 INVX2: 1 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
    Clock network insertion delays are now [0.525ns, 0.547ns] average 0.537ns std.dev 0.006ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:40 mem=1399.0M) ***
Total net bbox length = 9.742e+04 (4.555e+04 5.187e+04) (ext = 4.524e+04)
Density distribution unevenness ratio = 8.889%
Move report: Detail placement moves 4 insts, mean move: 3.69 um, max move: 6.91 um
	Max move on inst (U1050): (103.96, 187.78) --> (100.74, 191.47)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1399.0MB
Summary Report:
Instances move: 4 (out of 2366 movable)
Instances flipped: 0
Mean displacement: 3.69 um
Max displacement: 6.91 um (Instance: U1050) (103.96, 187.78) -> (100.74, 191.47)
	Length: 6 sites, height: 1 rows, site name: TSM13SITE, cell type: AO22X1
Total net bbox length = 9.743e+04 (4.556e+04 5.187e+04) (ext = 4.524e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1399.0MB
*** Finished refinePlace (0:04:40 mem=1399.0M) ***
    Moved 0 and flipped 0 of 302 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.5)
    Set dirty flag on 13 insts, 18 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'IOTDF' of instances=2366 and nets=3025 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1338.707M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:        39 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=38, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2986 (unrouted=494, trialRouted=2492, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=355, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.0 real=0:00:02.2)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                         0        0.000       0.000
  Inverters                      38      483.759       0.870
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            38      483.759       0.870
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      983.655
  Leaf      2729.410
  Total     3713.064
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.870    0.215    1.085
  Leaf     0.938    0.475    1.413
  Total    1.808    0.690    2.498
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   264     0.938     0.004       0.002      0.002    0.005
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         5       0.082       0.178      0.409    [0.400, 0.003, 0.003, 0.001, 0.001]
  --------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                     Over Target
  ------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100      21       0.104       0.091      0.071    0.500    {7 <= 0.080ns, 13 <= 0.100ns}    {1 > 0.105ns}
  Leaf        0.100      18       0.095       0.006      0.082    0.103    {14 <= 0.100ns}                  {4 <= 0.105ns}
  ------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name      Type        Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  INVX12    inverter     31       420.955
  INVX8     inverter      5        50.922
  INVX4     inverter      1         6.790
  INVX2     inverter      1         5.092
  -----------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    clk/func_mode    0.525     0.547     0.022       0.127         0.001           0.001           0.537        0.006     100% {0.525, 0.547}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    clk/func_mode    0.525     0.547     0.022       0.127         0.001           0.001           0.537        0.006     100% {0.525, 0.547}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.525ns, 0.547ns] average 0.537ns std.dev 0.006ns
  
  Found a total of 72 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------------------------------------
  Half corner                  Violation  Slew    Slew      Dont   Ideal  Target    Pin
                               amount     target  achieved  touch  net?   source    
                                                            net?                    
  ----------------------------------------------------------------------------------------------------------------------
  Delay_Corner_max:setup.late    0.400    0.100    0.500    N      N      explicit  CTS_ccl_a_INV_CLOCK_NODE_UID_A3ac3/A
  Delay_Corner_max:setup.late    0.400    0.100    0.500    N      N      explicit  clk
  Delay_Corner_max:setup.late    0.003    0.100    0.103    N      N      explicit  output_data_reg[97]/CK
  Delay_Corner_max:setup.late    0.003    0.100    0.103    N      N      explicit  output_data_reg[96]/CK
  Delay_Corner_max:setup.late    0.003    0.100    0.103    N      N      explicit  input_data_reg[113]/CK
  Delay_Corner_max:setup.late    0.003    0.100    0.103    N      N      explicit  input_data_reg[98]/CK
  Delay_Corner_max:setup.late    0.003    0.100    0.103    N      N      explicit  input_data_reg[100]/CK
  Delay_Corner_max:setup.late    0.003    0.100    0.103    N      N      explicit  input_data_reg[108]/CK
  Delay_Corner_max:setup.late    0.003    0.100    0.103    N      N      explicit  input_data_reg[103]/CK
  Delay_Corner_max:setup.late    0.003    0.100    0.103    N      N      explicit  CTS_ccl_a_INV_CLOCK_NODE_UID_A3a76/Y
  ----------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1441.81)
Total number of fetched objects 2670
Total number of fetched objects 2670
End delay calculation. (MEM=1517.59 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1517.59 CPU=0:00:00.6 REAL=0:00:01.0)
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.234711
	 Executing: set_clock_latency -source -early -min -rise 0.265289 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.234711
	 Executing: set_clock_latency -source -late -min -rise 0.265289 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.292347
	 Executing: set_clock_latency -source -early -min -fall 0.207653 [get_pins clk]
	Clock: clk, View: av_scan_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.292347
	 Executing: set_clock_latency -source -late -min -fall 0.207653 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.53685
	 Executing: set_clock_latency -source -early -max -rise -0.03685 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.53685
	 Executing: set_clock_latency -source -late -max -rise -0.03685 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.542558
	 Executing: set_clock_latency -source -early -max -fall -0.0425584 [get_pins clk]
	Clock: clk, View: av_func_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.542558
	 Executing: set_clock_latency -source -late -max -fall -0.0425584 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.53685
	 Executing: set_clock_latency -source -early -max -rise -0.03685 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.53685
	 Executing: set_clock_latency -source -late -max -rise -0.03685 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.542558
	 Executing: set_clock_latency -source -early -max -fall -0.0425584 [get_pins clk]
	Clock: clk, View: av_scan_mode_max, Ideal Latency: 0.5, Propagated Latency: 0.542558
	 Executing: set_clock_latency -source -late -max -fall -0.0425584 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.234711
	 Executing: set_clock_latency -source -early -min -rise 0.265289 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.234711
	 Executing: set_clock_latency -source -late -min -rise 0.265289 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.292347
	 Executing: set_clock_latency -source -early -min -fall 0.207653 [get_pins clk]
	Clock: clk, View: av_func_mode_min, Ideal Latency: 0.5, Propagated Latency: 0.292347
	 Executing: set_clock_latency -source -late -min -fall 0.207653 [get_pins clk]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=38, icg=0, nicg=0, l=0, total=38
  cell areas       : b=0.000um^2, i=483.759um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=483.759um^2
  cell capacitance : b=0.000pF, i=0.870pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.870pF
  sink capacitance : count=264, total=0.938pF, avg=0.004pF, sd=0.002pF, min=0.002pF, max=0.005pF
  wire capacitance : top=0.000pF, trunk=0.215pF, leaf=0.475pF, total=0.690pF
  wire lengths     : top=0.000um, trunk=983.655um, leaf=2729.410um, total=3713.064um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=5, worst=[0.400ns, 0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.082ns sd=0.178ns sum=0.409ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.071ns max=0.500ns {7 <= 0.080ns, 13 <= 0.100ns} {1 > 0.105ns}
  Leaf  : target=0.100ns count=18 avg=0.095ns sd=0.006ns min=0.082ns max=0.103ns {14 <= 0.100ns} {4 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: INVX12: 31 INVX8: 5 INVX4: 1 INVX2: 1 
Primary reporting skew group after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
Skew group summary after update timingGraph:
  skew_group clk/func_mode: insertion delay [min=0.525, max=0.547, avg=0.537, sd=0.006], skew [0.022 vs 0.127, 100% {0.525, 0.547}] (wid=0.004 ws=0.001) (gid=0.544 gs=0.021)
Clock network insertion delays are now [0.525ns, 0.547ns] average 0.537ns std.dev 0.006ns
Logging CTS constraint violations...
  Clock tree clk has 5 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (0.000,0.000), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin clk with a slew time target of 0.100ns. Achieved a slew time of 0.500ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_INV_clk_G0_L8_4 (a lib_cell INVX12) at (155.480,232.060), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L8_4/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 16 slew violations below cell CTS_ccl_a_INV_clk_G0_L8_17 (a lib_cell INVX12) at (252.540,198.850), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L8_17/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 16 slew violations below cell CTS_ccl_a_INV_clk_G0_L8_18 (a lib_cell INVX12) at (241.500,243.130), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L8_18/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_INV_clk_G0_L8_15 (a lib_cell INVX12) at (197.340,184.090), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L8_15/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.500ns (+/- 0.025ns) for skew group clk/func_mode. Achieved longest insertion delay of 0.547ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.6 real=0:00:02.4)
Copying last skew targets (including wire skew targets) from clk/func_mode to clk/scan_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from clk/func_mode to clk/scan_mode (the duplicate skew group).
Runtime done. (took cpu=0:00:35.8 real=0:00:52.9)
Runtime Summary
===============
Clock Runtime:  (39%) Core CTS          20.72 (Init 5.43, Construction 6.88, Implementation 4.03, eGRPC 1.80, PostConditioning 1.67, Other 0.91)
Clock Runtime:  (57%) CTS services      30.52 (RefinePlace 1.84, EarlyGlobalClock 1.94, NanoRoute 23.67, ExtractRC 0.63, TimingAnalysis 2.44)
Clock Runtime:   (2%) Other CTS          1.44 (Init 0.66, CongRepair 0.78)
Clock Runtime: (100%) Total             52.67

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**WARN: (IMPOPT-576):	143 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	iot_in[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_in[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	fn_sel[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	fn_sel[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	fn_sel[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[127] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[126] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[125] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[124] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[123] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[122] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[121] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[120] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	iot_out[119] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1018.5M, totSessionCpu=0:04:47 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1379.4M)
*** Enable all active views. ***
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1393.53)
Total number of fetched objects 2670
End delay calculation. (MEM=1450.77 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1450.77 CPU=0:00:01.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:03.0 totSessionCpu=0:04:49 mem=1450.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.221  |  3.411  |  0.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |     19 (19)      |   -4.378   |     19 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.728%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1028.2M, totSessionCpu=0:04:50 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1385.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1385.5M) ***
*** Starting optimizing excluded clock nets MEM= 1385.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1385.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt DRV Optimization
Info: 38 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   130|   130|    -4.68|   131|   262|    -0.86|     0|     0|     0|     0|     0.22|     0.00|       0|       0|       0|  63.73|          |         |
|   130|   130|    -4.68|   130|   260|    -0.86|     0|     0|     0|     0|     0.22|     0.00|       1|       0|       0|  63.74| 0:00:01.0|  1615.5M|
|   130|   130|    -4.68|   130|   260|    -0.86|     0|     0|     0|     0|     0.22|     0.00|       0|       0|       0|  63.74| 0:00:00.0|  1615.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 18 constrained nets 
Layer 6 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 130 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:   130 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:   130 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1615.5M) ***

*** Starting refinePlace (0:05:08 mem=1631.5M) ***
Total net bbox length = 9.744e+04 (4.556e+04 5.188e+04) (ext = 4.524e+04)
Density distribution unevenness ratio = 8.873%
Density distribution unevenness ratio = 8.873%
Move report: Detail placement moves 1 insts, mean move: 0.46 um, max move: 0.46 um
	Max move on inst (FE_OFC122_input_data_78): (270.02, 250.51) --> (270.48, 250.51)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1631.5MB
Summary Report:
Instances move: 1 (out of 2329 movable)
Instances flipped: 0
Mean displacement: 0.46 um
Max displacement: 0.46 um (Instance: FE_OFC122_input_data_78) (270.02, 250.51) -> (270.48, 250.51)
	Length: 5 sites, height: 1 rows, site name: TSM13SITE, cell type: BUFX4
Total net bbox length = 9.744e+04 (4.556e+04 5.188e+04) (ext = 4.524e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1631.5MB
*** Finished refinePlace (0:05:08 mem=1631.5M) ***
*** maximum move = 0.46 um ***
*** Finished re-routing un-routed nets (1631.5M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1631.5M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.30min real=0.40min mem=1455.3M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.221  |  3.411  |  0.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |     19 (19)      |   -4.378   |     19 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.742%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:29, mem = 1102.9M, totSessionCpu=0:05:09 **

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 38 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.070  TNS Slack 0.000 Density 63.74
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.74%|        -|   0.070|   0.000|   0:00:00.0| 1604.9M|
|    63.74%|        0|   0.070|   0.000|   0:00:01.0| 1604.9M|
|    63.74%|        0|   0.070|   0.000|   0:00:00.0| 1604.9M|
|    63.72%|        2|   0.070|   0.000|   0:00:00.0| 1606.4M|
|    63.72%|        0|   0.070|   0.000|   0:00:00.0| 1606.4M|
|    63.71%|       20|   0.070|   0.000|   0:00:01.0| 1606.4M|
|    63.71%|        0|   0.070|   0.000|   0:00:00.0| 1606.4M|
|    63.71%|        0|   0.070|   0.000|   0:00:00.0| 1606.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.070  TNS Slack 0.000 Density 63.71
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 18 constrained nets 
Layer 6 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.3) (real = 0:00:09.0) **
*** Starting refinePlace (0:05:16 mem=1606.4M) ***
Total net bbox length = 9.743e+04 (4.556e+04 5.187e+04) (ext = 4.524e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1606.4MB
Summary Report:
Instances move: 0 (out of 2327 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.743e+04 (4.556e+04 5.187e+04) (ext = 4.524e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1606.4MB
*** Finished refinePlace (0:05:17 mem=1606.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1606.4M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1606.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:10, mem=1456.84M, totSessionCpu=0:05:17).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=925 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 38  numPreroutedWires = 1575
[NR-eGR] Read numTotalNets=2529  numIgnoredNets=38
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] Rule id 2. Nets 2491 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2491 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.027984e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(F) length: 5.980000e+00um, number of vias: 7808
[NR-eGR] Layer2(METAL2)(V) length: 2.918454e+04um, number of vias: 10990
[NR-eGR] Layer3(METAL3)(H) length: 2.937647e+04um, number of vias: 670
[NR-eGR] Layer4(METAL4)(V) length: 5.529050e+03um, number of vias: 300
[NR-eGR] Layer5(METAL5)(H) length: 1.043280e+03um, number of vias: 28
[NR-eGR] Layer6(METAL6)(V) length: 3.600860e+02um, number of vias: 21
[NR-eGR] Layer7(METAL7)(H) length: 3.587285e+02um, number of vias: 0
[NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.585813e+04um, number of vias: 19817
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1428.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
Extraction called for design 'IOTDF' of instances=2365 and nets=3024 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1428.102M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1499.49)
Total number of fetched objects 2669
End delay calculation. (MEM=1518.57 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1518.57 CPU=0:00:01.1 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 38 nets with fixed/cover wires excluded.
Info: 39 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   130|   130|    -4.68|   133|   133|    -0.86|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0|  63.71|          |         |
|   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.23|     0.00|       2|       0|       1|  63.74| 0:00:01.0|  1596.6M|
|   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0|  63.74| 0:00:00.0|  1596.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 18 constrained nets 
Layer 6 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 130 net(s) have violations which can't be fixed by DRV optimization.

SingleBuffering failure reasons
------------------------------------------------
*info:   130 net(s): Could not be fixed as the violating term's net is not routed.

Resizing failure reasons
------------------------------------------------
*info:   130 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1596.6M) ***

*** Starting refinePlace (0:05:23 mem=1612.6M) ***
Total net bbox length = 9.743e+04 (4.556e+04 5.187e+04) (ext = 4.524e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1612.6MB
Summary Report:
Instances move: 0 (out of 2329 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.743e+04 (4.556e+04 5.187e+04) (ext = 4.524e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1612.6MB
*** Finished refinePlace (0:05:23 mem=1612.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1612.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1612.6M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 5.841%; Threshold: 100; Threshold for Hold: 100
Re-routed 139 nets
Extraction called for design 'IOTDF' of instances=2367 and nets=3026 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1459.344M)
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1459.34)
Total number of fetched objects 2671
End delay calculation. (MEM=1516.58 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1516.58 CPU=0:00:01.1 REAL=0:00:02.0)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'IOTDF' of instances=2367 and nets=3026 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1434.641M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=925 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 38  numPreroutedWires = 1575
[NR-eGR] Read numTotalNets=2531  numIgnoredNets=38
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2493 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[NR-eGR] Rule id 2. Nets 0 
[NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2493 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.026508e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1434.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1454.82)
Total number of fetched objects 2671
End delay calculation. (MEM=1515.06 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1515.06 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:03.0 totSessionCpu=0:05:27 mem=1515.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:40, real = 0:00:55, mem = 1106.1M, totSessionCpu=0:05:27 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.225  |  3.409  |  0.225  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |     19 (19)      |   -4.378   |     19 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.744%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:57, mem = 1106.3M, totSessionCpu=0:05:28 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          8  The process node is not set. Use the com...
WARNING   IMPEXT-6140       4828  The RC table is not interpolated for wir...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         143  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1041        2  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1261        3  The skew target of %s for %s is too smal...
WARNING   IMPCCOPT-1007        5  Did not meet the max transition constrai...
WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
*** Message Summary: 5013 warning(s), 0 error(s)

#% End ccopt_design (date=06/15 22:51:31, total cpu=0:01:22, real=0:01:56, peak res=1123.9M, current mem=1123.9M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1394.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.225  |  3.409  |  0.225  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |     19 (19)      |   -4.378   |     19 (19)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.744%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.11 sec
Total Real time: 2.0 sec
Total Memory Usage: 1394.25 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix IOTDF_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1374.1M)
#################################################################################
# Design Stage: PreRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1390.24)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Total number of fetched objects 2671
End delay calculation. (MEM=1447.48 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1447.48 CPU=0:00:01.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:03.0 totSessionCpu=0:05:33 mem=1447.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.144  |  0.144  |  0.755  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

Density: 63.744%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.68 sec
Total Real time: 5.0 sec
Total Memory Usage: 1366.039062 Mbytes
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VSS VDD } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sat Jun 15 22:52:56 2024 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/layout
SPECIAL ROUTE ran on machine: cad33 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 2.39Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2323.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 8 routing layers, 1 overlap layer
Read in 1063 macros, 58 used
Read in 2367 components
  2367 core components: 0 unplaced, 2329 placed, 38 fixed
Read in 144 logical pins
Read in 164 nets, 20 routed
Read in 2 special nets, 2 routed
Read in 4734 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 136
  Number of Followpin connections: 68
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2340.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 204 wires.
ViaGen created 680 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       204      |       NA       |
|  VIA12 |       136      |        0       |
|  VIA23 |       136      |        0       |
|  VIA34 |       136      |        0       |
|  VIA45 |       136      |        0       |
|  VIA56 |       136      |        0       |
+--------+----------------+----------------+
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
*** Starting refinePlace (0:05:36 mem=1383.3M) ***
Density distribution unevenness ratio = 8.874%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1383.3MB
Summary Report:
Instances move: 0 (out of 2329 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1383.3MB
*** Finished refinePlace (0:05:37 mem=1383.3M) ***
Density distribution unevenness ratio = 8.841%
<CMD> verifyConnectivity -type special -noUnroutedNet -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Jun 15 22:53:41 2024

Design Name: IOTDF
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (327.9800, 327.5900)
Error Limit = 1000; Warning Limit = 50
Check specified nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Jun 15 22:53:42 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
*** Setting net attribute for specified net group...
*** setAttribute -net {@clock}  -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_148 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_147 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_146 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_145 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_144 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_143 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_142 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_141 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_140 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_139 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_138 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_137 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_136 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_135 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_134 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_133 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_132 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_131 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_130 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_129 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_128 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_127 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_126 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_125 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_124 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_123 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_122 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_121 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_120 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_119 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_118 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_117 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_116 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_115 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_114 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_113 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_112 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net CTS_111 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk -avoid_detour true -weight 10 -preferred_extra_space 1
*** Total 39 nets has been processed.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1042.60 (MB), peak = 1123.89 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1383.3M, init mem=1383.3M)
*info: Placed = 2367           (Fixed = 38)
*info: Unplaced = 0           
Placement Density:63.74%(39074/61298)
Placement Density (including fixed std cells):63.74%(39074/61298)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1383.3M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (38) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1383.3M) ***
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1042.69 (MB), peak = 1123.89 (MB)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Jun 15 22:54:44 2024
#
#Generating timing data, please wait...
#2671 total nets, 38 already routed, 38 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
Total number of fetched objects 2671
End delay calculation. (MEM=1473.68 CPU=0:00:00.9 REAL=0:00:01.0)
#Normalized TNS: 1000.00 10.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1062.98 (MB), peak = 1123.89 (MB)
#Library Standard Delay: 35.20ps
#Slack threshold: 70.40ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1063.34 (MB), peak = 1123.89 (MB)
#Stage 3: cpu time = 00:00:06, elapsed time = 00:00:08, memory = 1081.20 (MB), peak = 1123.89 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1081.37 (MB), peak = 1123.89 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1
IOTDF
IOTDF
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:14, memory = 1011.22 (MB), peak = 1123.89 (MB)
#Done generating timing data.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[7] of net iot_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[6] of net iot_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[5] of net iot_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[4] of net iot_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[3] of net iot_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[2] of net iot_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[1] of net iot_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[0] of net iot_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[2] of net fn_sel[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[1] of net fn_sel[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[0] of net fn_sel[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[127] of net iot_out[127] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[126] of net iot_out[126] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[125] of net iot_out[125] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[124] of net iot_out[124] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[123] of net iot_out[123] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[122] of net iot_out[122] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[121] of net iot_out[121] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[120] of net iot_out[120] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[119] of net iot_out[119] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_31225.tif.gz ...
#Read in timing information for 144 ports, 2367 instances from timing file .timing_file_31225.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Sat Jun 15 22:54:59 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 3024 nets.
# METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
# METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
# METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
# METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1031.28 (MB), peak = 1123.89 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.23 (MB), peak = 1123.89 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 90.1750 193.2550 ) on METAL1 for NET CTS_117. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#11 routed nets are extracted.
#    1 (0.03%) extracted nets are partially routed.
#27 routed net(s) are imported.
#2493 (82.39%) nets are without wires.
#495 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3026.
#
#
#Finished routing data preparation on Sat Jun 15 22:54:59 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.15 (MB)
#Total memory = 1032.38 (MB)
#Peak memory = 1123.89 (MB)
#
#
#Start global routing on Sat Jun 15 22:54:59 2024
#
#Number of eco nets is 1
#
#Start global routing data preparation on Sat Jun 15 22:54:59 2024
#
#Start routing resource analysis on Sat Jun 15 22:54:59 2024
#
#Routing resource analysis is done on Sat Jun 15 22:54:59 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         799           0        2809    45.64%
#  METAL2         V         713           0        2809     0.00%
#  METAL3         H         799           0        2809     0.00%
#  METAL4         V         713           0        2809     0.00%
#  METAL5         H         799           0        2809     0.00%
#  METAL6         V         674          39        2809     1.74%
#  METAL7         H         758          41        2809     1.74%
#  METAL8         V         285           0        2809     0.00%
#  --------------------------------------------------------------
#  Total                   5540       1.33%       22472     6.14%
#
#  39 nets (1.29%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Jun 15 22:54:59 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.93 (MB), peak = 1123.89 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.93 (MB), peak = 1123.89 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1036.23 (MB), peak = 1123.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1036.37 (MB), peak = 1123.89 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1042.13 (MB), peak = 1123.89 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.71 (MB), peak = 1123.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 495 (skipped).
#Total number of routable nets = 2531.
#Total number of nets in the design = 3026.
#
#2494 routable nets have only global wires.
#37 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#37 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------------------
#        Rules   Shielding   Unconstrained  
#-----------------------------------------
#      Default           0            2493  
#     CTS_2W1S           0               0  
#     CTS_2W2S           1               0  
#-----------------------------------------
#        Total           1            2493  
#-----------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Extra Space   Shielding   Unconstrained  
#------------------------------------------------------------
#      Default                  0           0            2493  
#     CTS_2W1S                 18           0               0  
#     CTS_2W2S                  0          20               0  
#------------------------------------------------------------
#        Total                 18          20            2493  
#------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)   (0.00%)
#  METAL2        1(0.04%)      1(0.04%)   (0.07%)
#  METAL3        0(0.00%)      0(0.00%)   (0.00%)
#  METAL4        0(0.00%)      0(0.00%)   (0.00%)
#  METAL5        0(0.00%)      0(0.00%)   (0.00%)
#  METAL6        0(0.00%)      0(0.00%)   (0.00%)
#  METAL7        0(0.00%)      0(0.00%)   (0.00%)
#  METAL8        0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 39
#Total wire length = 63712 um.
#Total half perimeter of net bounding box = 56617 um.
#Total wire length on LAYER METAL1 = 12 um.
#Total wire length on LAYER METAL2 = 29195 um.
#Total wire length on LAYER METAL3 = 28613 um.
#Total wire length on LAYER METAL4 = 4256 um.
#Total wire length on LAYER METAL5 = 916 um.
#Total wire length on LAYER METAL6 = 360 um.
#Total wire length on LAYER METAL7 = 358 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 13151
#Up-Via Summary (total 13151):
#           
#-----------------------
# METAL1           7418
# METAL2           4968
# METAL3            429
# METAL4            290
# METAL5             27
# METAL6             19
#-----------------------
#                 13151 
#
#Total number of involved regular nets 288
#Maximum src to sink distance  271.5
#Average of max src_to_sink distance  82.7
#Average of ave src_to_sink distance  53.2
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 82.2
#Average of max src_to_sink distance for priority net 82.2
#Average of ave src_to_sink distance for priority net 70.6
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.36 (MB)
#Total memory = 1043.74 (MB)
#Peak memory = 1123.89 (MB)
#
#Finished global routing on Sat Jun 15 22:55:01 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.93 (MB), peak = 1123.89 (MB)
#Start Track Assignment.
#Done with 3017 horizontal wires in 1 hboxes and 3202 vertical wires in 1 hboxes.
#Done with 662 horizontal wires in 1 hboxes and 866 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1         2.46 	  0.00%  	  0.00% 	  0.00%
# METAL2     28929.71 	  0.05%  	  0.00% 	  0.00%
# METAL3     27348.29 	  0.05%  	  0.00% 	  0.00%
# METAL4      2955.60 	  0.00%  	  0.00% 	  0.00%
# METAL5         0.00 	  0.00%  	  0.00% 	  0.00%
# METAL6         0.00 	  0.00%  	  0.00% 	  0.00%
# METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
# METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       59236.06  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 39
#Total wire length = 67996 um.
#Total half perimeter of net bounding box = 56617 um.
#Total wire length on LAYER METAL1 = 3214 um.
#Total wire length on LAYER METAL2 = 29104 um.
#Total wire length on LAYER METAL3 = 29755 um.
#Total wire length on LAYER METAL4 = 4289 um.
#Total wire length on LAYER METAL5 = 916 um.
#Total wire length on LAYER METAL6 = 360 um.
#Total wire length on LAYER METAL7 = 358 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 13151
#Up-Via Summary (total 13151):
#           
#-----------------------
# METAL1           7418
# METAL2           4968
# METAL3            429
# METAL4            290
# METAL5             27
# METAL6             19
#-----------------------
#                 13151 
#
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1044.24 (MB), peak = 1123.89 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:04
#Increased memory = 24.77 (MB)
#Total memory = 1039.98 (MB)
#Peak memory = 1123.89 (MB)
#WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        2        2
#	Totals        2        2
#36 out of 2367 instances (1.5%) need to be verified(marked ipoed), dirty area=0.9%.
#12.3% of the total area is being checked for drcs
#12.3% of the total area was checked
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        2        2
#	Totals        2        2
#cpu time = 00:00:24, elapsed time = 00:00:31, memory = 1138.27 (MB), peak = 1142.06 (MB)
#start 1st optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        0        0        0
#	METAL2        1        2        3
#	Totals        1        2        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1138.27 (MB), peak = 1142.06 (MB)
#start 2nd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	METAL1        0        0        0
#	METAL2        1        2        3
#	Totals        1        2        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1138.28 (MB), peak = 1142.06 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1138.18 (MB), peak = 1142.06 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 39
#Total wire length = 68103 um.
#Total half perimeter of net bounding box = 56617 um.
#Total wire length on LAYER METAL1 = 3583 um.
#Total wire length on LAYER METAL2 = 26415 um.
#Total wire length on LAYER METAL3 = 25381 um.
#Total wire length on LAYER METAL4 = 11016 um.
#Total wire length on LAYER METAL5 = 969 um.
#Total wire length on LAYER METAL6 = 362 um.
#Total wire length on LAYER METAL7 = 377 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 14035
#Up-Via Summary (total 14035):
#           
#-----------------------
# METAL1           7643
# METAL2           4931
# METAL3           1115
# METAL4            299
# METAL5             27
# METAL6             20
#-----------------------
#                 14035 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:27
#Elapsed time = 00:00:34
#Increased memory = 3.17 (MB)
#Total memory = 1043.15 (MB)
#Peak memory = 1142.06 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1069.21 (MB), peak = 1142.06 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 39
#Total wire length = 68103 um.
#Total half perimeter of net bounding box = 56617 um.
#Total wire length on LAYER METAL1 = 3583 um.
#Total wire length on LAYER METAL2 = 26415 um.
#Total wire length on LAYER METAL3 = 25381 um.
#Total wire length on LAYER METAL4 = 11016 um.
#Total wire length on LAYER METAL5 = 969 um.
#Total wire length on LAYER METAL6 = 362 um.
#Total wire length on LAYER METAL7 = 377 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 14035
#Up-Via Summary (total 14035):
#           
#-----------------------
# METAL1           7643
# METAL2           4931
# METAL3           1115
# METAL4            299
# METAL5             27
# METAL6             20
#-----------------------
#                 14035 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 39
#Total wire length = 68103 um.
#Total half perimeter of net bounding box = 56617 um.
#Total wire length on LAYER METAL1 = 3583 um.
#Total wire length on LAYER METAL2 = 26415 um.
#Total wire length on LAYER METAL3 = 25381 um.
#Total wire length on LAYER METAL4 = 11016 um.
#Total wire length on LAYER METAL5 = 969 um.
#Total wire length on LAYER METAL6 = 362 um.
#Total wire length on LAYER METAL7 = 377 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 14035
#Up-Via Summary (total 14035):
#           
#-----------------------
# METAL1           7643
# METAL2           4931
# METAL3           1115
# METAL4            299
# METAL5             27
# METAL6             20
#-----------------------
#                 14035 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Analyzing shielding information. 
#  Total shield net = 21 (one-side = 0, hf = 0 ), 20 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1069.63 (MB), peak = 1142.06 (MB)
#  Finished shielding step 1
#  Start shielding step 2
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.20 (MB), peak = 1142.06 (MB)
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1043.20 (MB), peak = 1142.06 (MB)
#  Finished shielding step 2 
#  Start shielding step 3
#      Start loop 1
#        cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1075.80 (MB), peak = 1142.06 (MB)
#      Finished loop 1
#  Finished shielding step 3
#    Start shielding step 4
#    Inner loop #1
#    cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1068.81 (MB), peak = 1142.06 (MB)
#    Finished shielding step 4
#    cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1068.81 (MB), peak = 1142.06 (MB)
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 21
#Number of nets reported: 20
#Number of nets without shielding: 0
#Average ratio                   : 0.944
#
# Name         Length    Shield    Ratio
#METAL1:         0.3        0.2     0.324
#METAL2:         4.0        6.7     0.841
#METAL3:         5.3        9.6     0.904
#METAL4:         2.3        4.4     0.976
#METAL5:         0.4        0.7     0.906
#METAL6:        18.1       33.6     0.927
#METAL7:        18.8       37.6     0.999
#-----------------------------------------
#Done Shielding:    cpu time = 00:00:05, elapsed time = 00:00:06, memory = 1042.79 (MB), peak = 1142.06 (MB)
#Set shielded net as skip routing for Post Route optimization.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1101.66 (MB), peak = 1142.06 (MB)
#CELL_VIEW IOTDF,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Jun 15 22:55:52 2024
#
#
#Start Post Route Wire Spread.
#Done with 453 horizontal wires in 1 hboxes and 471 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 18
#Total wire length = 67852 um.
#Total half perimeter of net bounding box = 55590 um.
#Total wire length on LAYER METAL1 = 3592 um.
#Total wire length on LAYER METAL2 = 26581 um.
#Total wire length on LAYER METAL3 = 25608 um.
#Total wire length on LAYER METAL4 = 11109 um.
#Total wire length on LAYER METAL5 = 962 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 13814
#Up-Via Summary (total 13814):
#           
#-----------------------
# METAL1           7585
# METAL2           4875
# METAL3           1082
# METAL4            272
#-----------------------
#                 13814 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1103.93 (MB), peak = 1142.06 (MB)
#CELL_VIEW IOTDF,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1070.08 (MB), peak = 1142.06 (MB)
#CELL_VIEW IOTDF,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#-----------------------------------------.
#
#	Shielding Summary
#-----------------------------------------.
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD
#
#Number of nets with shield attribute: 21
#Number of nets reported: 20
#Number of nets without shielding: 0
#Average ratio                   : 0.944
#
# Name         Length    Shield    Ratio
#METAL1:         0.3        0.2     0.324
#METAL2:         4.0        6.7     0.841
#METAL3:         5.3        9.6     0.904
#METAL4:         2.3        4.4     0.976
#METAL5:         0.4        0.7     0.906
#METAL6:        18.1       33.6     0.927
#METAL7:        18.8       37.6     0.999
#-----------------------------------------
#Total number of nets with non-default rule or having extra spacing = 39
#Total wire length = 68835 um.
#Total half perimeter of net bounding box = 56617 um.
#Total wire length on LAYER METAL1 = 3597 um.
#Total wire length on LAYER METAL2 = 26660 um.
#Total wire length on LAYER METAL3 = 25714 um.
#Total wire length on LAYER METAL4 = 11155 um.
#Total wire length on LAYER METAL5 = 969 um.
#Total wire length on LAYER METAL6 = 362 um.
#Total wire length on LAYER METAL7 = 377 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 14035
#Up-Via Summary (total 14035):
#           
#-----------------------
# METAL1           7643
# METAL2           4931
# METAL3           1115
# METAL4            299
# METAL5             27
# METAL6             20
#-----------------------
#                 14035 
#
#detailRoute Statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:53
#Increased memory = 4.09 (MB)
#Total memory = 1044.07 (MB)
#Peak memory = 1142.06 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:01:12
#Increased memory = -12.65 (MB)
#Total memory = 1030.04 (MB)
#Peak memory = 1142.06 (MB)
#Number of warnings = 24
#Total number of warnings = 319
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jun 15 22:55:55 2024
#
#routeDesign: cpu time = 00:00:53, elapsed time = 00:01:12, memory = 1030.12 (MB), peak = 1142.06 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'IOTDF' of instances=2367 and nets=3026 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_31225_cad33_b10163_rykNzs/IOTDF_31225_BNNia9.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1384.7M)
Extracted 10.0081% (CPU Time= 0:00:00.1  MEM= 1451.7M)
Extracted 20.006% (CPU Time= 0:00:00.1  MEM= 1451.7M)
Extracted 30.0091% (CPU Time= 0:00:00.1  MEM= 1451.7M)
Extracted 40.007% (CPU Time= 0:00:00.2  MEM= 1451.7M)
Extracted 50.0101% (CPU Time= 0:00:00.2  MEM= 1451.7M)
Extracted 60.0081% (CPU Time= 0:00:00.2  MEM= 1451.7M)
Extracted 70.006% (CPU Time= 0:00:00.3  MEM= 1451.7M)
Extracted 80.0091% (CPU Time= 0:00:00.3  MEM= 1451.7M)
Extracted 90.007% (CPU Time= 0:00:00.3  MEM= 1451.7M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 1451.7M)
Number of Extracted Resistors     : 36025
Number of Extracted Ground Cap.   : 36400
Number of Extracted Coupling Cap. : 56028
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1411.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:02.0  MEM: 1415.676M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1436.9)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2671
AAE_INFO-618: Total number of nets in the design is 3026,  92.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1505.66 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1505.66 CPU=0:00:01.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1505.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1505.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1513.73)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 2671. 
Total number of fetched objects 2671
AAE_INFO-618: Total number of nets in the design is 3026,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1481.73 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1481.73 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.554  |  3.470  |  0.554  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.900   |    130 (130)     |
|   max_tran     |    130 (130)     |   -5.024   |    130 (130)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.744%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.88 sec
Total Real time: 9.0 sec
Total Memory Usage: 1418.972656 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix IOTDF_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'IOTDF' of instances=2367 and nets=3026 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IOTDF.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile /tmp/innovus_temp_31225_cad33_b10163_rykNzs/IOTDF_31225_BNNia9.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1425.0M)
Extracted 10.0081% (CPU Time= 0:00:00.1  MEM= 1491.0M)
Extracted 20.006% (CPU Time= 0:00:00.2  MEM= 1491.0M)
Extracted 30.0091% (CPU Time= 0:00:00.2  MEM= 1491.0M)
Extracted 40.007% (CPU Time= 0:00:00.2  MEM= 1491.0M)
Extracted 50.0101% (CPU Time= 0:00:00.2  MEM= 1491.0M)
Extracted 60.0081% (CPU Time= 0:00:00.3  MEM= 1491.0M)
Extracted 70.006% (CPU Time= 0:00:00.3  MEM= 1491.0M)
Extracted 80.0091% (CPU Time= 0:00:00.3  MEM= 1491.0M)
Extracted 90.007% (CPU Time= 0:00:00.4  MEM= 1491.0M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1491.0M)
Number of Extracted Resistors     : 36025
Number of Extracted Ground Cap.   : 36400
Number of Extracted Coupling Cap. : 56028
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RC_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1475.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:02.0  MEM: 1479.004M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1437.13)
*** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2671
AAE_INFO-618: Total number of nets in the design is 3026,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1503.89 CPU=0:00:02.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1503.89 CPU=0:00:02.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1503.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1503.9M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1511.96)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 130. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 130. 
Total number of fetched objects 2671
AAE_INFO-618: Total number of nets in the design is 3026,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1477.96 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1477.96 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:05.0 totSessionCpu=0:06:47 mem=1478.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.409  |  0.409  |  0.760  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

Density: 63.744%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.3 sec
Total Real time: 9.0 sec
Total Memory Usage: 1371.308594 Mbytes
Reset AAE Options
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report IOTDF.drc.rpt -limit 1000
<CMD> verify_drc
#-report IOTDF.drc.rpt                   # string, default="", user setting
 *** Starting Verify DRC (MEM: 1371.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 165.920 165.920} 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {165.920 0.000 327.980 165.920} 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 165.920 165.920 327.590} 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {165.920 165.920 327.980 327.590} 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.1  ELAPSED TIME: 2.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report IOTDF.drc.rpt -limit 1000
<CMD> verify_drc
#-report IOTDF.drc.rpt                   # string, default="", user setting
 *** Starting Verify DRC (MEM: 1371.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 165.920 165.920} 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {165.920 0.000 327.980 165.920} 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 165.920 165.920 327.590} 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {165.920 165.920 327.980 327.590} 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.1  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> saveNetlist IOTDF_apr.v
Writing Netlist "IOTDF_apr.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf IOTDF_apr.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IOTDF
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1405.95)
*** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
Total number of fetched objects 2671
AAE_INFO-618: Total number of nets in the design is 3026,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 2671
AAE_INFO-618: Total number of nets in the design is 3026,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1505.73 CPU=0:00:04.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1505.73 CPU=0:00:04.5 REAL=0:00:07.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1505.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1505.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1513.85)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 0. 
Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_max -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 2671
AAE_INFO-618: Total number of nets in the design is 3026,  0.0 percent of the nets selected for SI analysis
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 130. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 130. 
Total number of fetched objects 2671
AAE_INFO-618: Total number of nets in the design is 3026,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1479.33 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1479.33 CPU=0:00:00.2 REAL=0:00:00.0)
<CMD> summaryReport -noHtml -outfile summaryReport.rpt
Start to collect the design information.
Build netlist information for Cell IOTDF.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport.rpt.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule CTS_2W1S
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine CTE
<CMD> setNanoRouteMode -quiet -routeAntennaCellName {}
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> saveDesign IOTDF0615
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/15 23:04:04, mem=1090.7M)
% Begin Save netlist data ... (date=06/15 23:04:04, mem=1091.2M)
Writing Binary DB to IOTDF0615.dat/IOTDF.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/15 23:04:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1091.3M, current mem=1091.3M)
% Begin Save AAE data ... (date=06/15 23:04:04, mem=1091.3M)
Saving AAE Data ...
% End Save AAE data ... (date=06/15 23:04:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1091.3M, current mem=1091.3M)
% Begin Save clock tree data ... (date=06/15 23:04:05, mem=1094.2M)
% End Save clock tree data ... (date=06/15 23:04:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1094.2M, current mem=1094.2M)
Saving preference file IOTDF0615.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/15 23:04:05, mem=1094.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/15 23:04:05, total cpu=0:00:00.1, real=0:00:01.0, peak res=1094.4M, current mem=1094.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/15 23:04:06, mem=1094.4M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/15 23:04:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1094.5M, current mem=1094.5M)
% Begin Save routing data ... (date=06/15 23:04:06, mem=1094.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1472.9M) ***
% End Save routing data ... (date=06/15 23:04:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1094.5M, current mem=1094.5M)
Saving property file IOTDF0615.dat/IOTDF.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1472.9M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/15 23:04:07, mem=1094.7M)
% End Save power constraints data ... (date=06/15 23:04:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1094.8M, current mem=1094.8M)
RC_corner
RC_corner
RC_corner
Generated self-contained design IOTDF0615.dat
#% End save design ... (date=06/15 23:04:08, total cpu=0:00:01.6, real=0:00:04.0, peak res=1094.8M, current mem=1062.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign IOTDF0615
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=06/15 23:04:09, mem=1062.9M)
% Begin Save netlist data ... (date=06/15 23:04:09, mem=1062.9M)
Writing Binary DB to IOTDF0615.dat.tmp/IOTDF.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/15 23:04:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1063.2M, current mem=1063.2M)
% Begin Save AAE data ... (date=06/15 23:04:09, mem=1063.2M)
Saving AAE Data ...
% End Save AAE data ... (date=06/15 23:04:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1063.2M, current mem=1063.2M)
% Begin Save clock tree data ... (date=06/15 23:04:09, mem=1063.2M)
% End Save clock tree data ... (date=06/15 23:04:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.2M, current mem=1063.2M)
Saving preference file IOTDF0615.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/15 23:04:10, mem=1063.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/15 23:04:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1063.2M, current mem=1063.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/15 23:04:10, mem=1063.2M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/15 23:04:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.2M, current mem=1063.2M)
% Begin Save routing data ... (date=06/15 23:04:11, mem=1063.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1419.6M) ***
% End Save routing data ... (date=06/15 23:04:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1064.2M, current mem=1064.2M)
Saving property file IOTDF0615.dat.tmp/IOTDF.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1419.6M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=06/15 23:04:12, mem=1064.2M)
% End Save power constraints data ... (date=06/15 23:04:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1064.2M, current mem=1064.2M)
RC_corner
RC_corner
RC_corner
Generated self-contained design IOTDF0615.dat.tmp
#% End save design ... (date=06/15 23:04:13, total cpu=0:00:01.5, real=0:00:04.0, peak res=1064.2M, current mem=1062.2M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 1412.566M, initial mem = 179.637M) ***
*** Message Summary: 6948 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:07:17, real=0:30:18, mem=1412.6M) ---
