#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 12 13:22:47 2024
# Process ID: 568
# Current directory: E:/K.O/Indivudual Projects/UART_ME/FPGA_implemintation/FPGA_implemintation.runs/synth_1
# Command line: vivado.exe -log UART.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl
# Log file: E:/K.O/Indivudual Projects/UART_ME/FPGA_implemintation/FPGA_implemintation.runs/synth_1/UART.vds
# Journal file: E:/K.O/Indivudual Projects/UART_ME/FPGA_implemintation/FPGA_implemintation.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART.tcl -notrace
