// Seed: 227206523
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5
);
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input logic id_5,
    output tri1 id_6,
    input wand id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wand id_10,
    input wire id_11,
    output supply0 id_12,
    output uwire id_13,
    input wire id_14,
    input wor id_15
);
  always id_1 <= id_5;
  module_0(
      id_15, id_10, id_14, id_13, id_13, id_3
  );
  assign id_13 = !1;
endmodule
