// Seed: 512647493
module module_0 (
    input wire id_0,
    input wor id_1,
    output wand id_2,
    output wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    input tri void id_10,
    output tri1 id_11
    , id_15,
    input supply1 id_12,
    input tri1 id_13
);
  assign id_9 = id_0;
  wire id_16, id_17;
  wire id_18;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output tri1 id_2,
    output wand id_3,
    input supply0 id_4,
    input wor id_5,
    output wor id_6,
    output wand id_7
);
  always id_7 = id_4;
  tri0 id_9 = id_4;
  initial id_2 = 1;
  module_0(
      id_0, id_9, id_1, id_9, id_5, id_5, id_5, id_0, id_0, id_2, id_9, id_9, id_5, id_4
  );
  wire id_10, id_11;
endmodule
