\doxysection{DMA\+\_\+\+Stream\+\_\+\+Type\+Def Yapı(Struct) Referans}
\hypertarget{struct_d_m_a___stream___type_def}{}\label{struct_d_m_a___stream___type_def}\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}


DMA Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Veri Alanları}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s_gab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s_gaf60258ad5a25addc1e8969665d0c1731}{NDTR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s_gaef55be3d948c22dd32a97e8d4f8761fd}{PAR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s_ga63b4d166f4ab5024db6b493a7ab7b640}{M0\+AR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s_gaee7782244ceb4791d9a3891804ac47ac}{M1\+AR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s_ga5d5cc7f32884945503dd29f8f6cbb415}{FCR}}
\end{DoxyCompactItemize}


\doxysubsection{Ayrıntılı tanımlama}
DMA Controller. 

Bu yapı(struct) için dokümantasyon aşağıdaki dosyadan üretilmiştir\+:\begin{DoxyCompactItemize}
\item 
Core\+\_\+\+Black\+Pill/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
