verilog work "clk_for_d0.v"
verilog work "one_bit_cntr.v"
