#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 18 15:26:27 2020
# Process ID: 15388
# Current directory: D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log fir_filter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_filter.tcl
# Log file: D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.runs/synth_1/fir_filter.vds
# Journal file: D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fir_filter.tcl -notrace
Command: synth_design -top fir_filter -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 363.426 ; gain = 100.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_filter' [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (1#1) [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.984 ; gain = 157.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.984 ; gain = 157.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.984 ; gain = 157.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/constrs_1/new/constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 752.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 752.230 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 752.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.230 ; gain = 489.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.230 ; gain = 489.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.230 ; gain = 489.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cnt_reg[9]0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 752.230 ; gain = 489.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  20 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               12 Bit    Registers := 20    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_filter 
Detailed RTL Component Info : 
+---Adders : 
	  20 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               12 Bit    Registers := 20    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP cnt_reg[1], operation Mode is: (A*(B:0x3fc72))'.
DSP Report: register cnt_reg[1] is absorbed into DSP cnt_reg[1].
DSP Report: operator cnt_reg[1]0 is absorbed into DSP cnt_reg[1].
DSP Report: Generating DSP cnt_reg[2], operation Mode is: (A*(B:0x12d))'.
DSP Report: register cnt_reg[2] is absorbed into DSP cnt_reg[2].
DSP Report: operator cnt_reg[2]0 is absorbed into DSP cnt_reg[2].
DSP Report: Generating DSP cnt_reg[3], operation Mode is: (A*(B:0x725))'.
DSP Report: register cnt_reg[3] is absorbed into DSP cnt_reg[3].
DSP Report: operator cnt_reg[3]0 is absorbed into DSP cnt_reg[3].
DSP Report: Generating DSP cnt_reg[4], operation Mode is: (A*(B:0x504))'.
DSP Report: register cnt_reg[4] is absorbed into DSP cnt_reg[4].
DSP Report: operator cnt_reg[4]0 is absorbed into DSP cnt_reg[4].
DSP Report: Generating DSP cnt_reg[5], operation Mode is: ((A:0x3ffff66f)*B)'.
DSP Report: register cnt_reg[5] is absorbed into DSP cnt_reg[5].
DSP Report: operator cnt_reg[5]0 is absorbed into DSP cnt_reg[5].
DSP Report: Generating DSP cnt_reg[6], operation Mode is: ((A:0x3fffed77)*B)'.
DSP Report: register cnt_reg[6] is absorbed into DSP cnt_reg[6].
DSP Report: operator cnt_reg[6]0 is absorbed into DSP cnt_reg[6].
DSP Report: Generating DSP cnt_reg[7], operation Mode is: (A*(B:0x1a0))'.
DSP Report: register cnt_reg[7] is absorbed into DSP cnt_reg[7].
DSP Report: operator cnt_reg[7]0 is absorbed into DSP cnt_reg[7].
DSP Report: Generating DSP cnt_reg[8], operation Mode is: ((A:0x32db)*B)'.
DSP Report: register cnt_reg[8] is absorbed into DSP cnt_reg[8].
DSP Report: operator cnt_reg[8]0 is absorbed into DSP cnt_reg[8].
DSP Report: Generating DSP cnt_reg[9]0, operation Mode is: (A:0x5e13)*B.
DSP Report: operator cnt_reg[9]0 is absorbed into DSP cnt_reg[9]0.
DSP Report: Generating DSP cnt_reg[10]0, operation Mode is: (A:0x5e13)*B.
DSP Report: operator cnt_reg[10]0 is absorbed into DSP cnt_reg[10]0.
DSP Report: Generating DSP cnt_reg[11], operation Mode is: ((A:0x32db)*B)'.
DSP Report: register cnt_reg[11] is absorbed into DSP cnt_reg[11].
DSP Report: operator cnt_reg[11]0 is absorbed into DSP cnt_reg[11].
DSP Report: Generating DSP cnt_reg[12], operation Mode is: (A*(B:0x1a0))'.
DSP Report: register cnt_reg[12] is absorbed into DSP cnt_reg[12].
DSP Report: operator cnt_reg[12]0 is absorbed into DSP cnt_reg[12].
DSP Report: Generating DSP cnt_reg[13], operation Mode is: ((A:0x3fffed77)*B)'.
DSP Report: register cnt_reg[13] is absorbed into DSP cnt_reg[13].
DSP Report: operator cnt_reg[13]0 is absorbed into DSP cnt_reg[13].
DSP Report: Generating DSP cnt_reg[14], operation Mode is: ((A:0x3ffff66f)*B)'.
DSP Report: register cnt_reg[14] is absorbed into DSP cnt_reg[14].
DSP Report: operator cnt_reg[14]0 is absorbed into DSP cnt_reg[14].
DSP Report: Generating DSP cnt_reg[15], operation Mode is: (A*(B:0x504))'.
DSP Report: register cnt_reg[15] is absorbed into DSP cnt_reg[15].
DSP Report: operator cnt_reg[15]0 is absorbed into DSP cnt_reg[15].
DSP Report: Generating DSP cnt_reg[16], operation Mode is: (A*(B:0x725))'.
DSP Report: register cnt_reg[16] is absorbed into DSP cnt_reg[16].
DSP Report: operator cnt_reg[16]0 is absorbed into DSP cnt_reg[16].
DSP Report: Generating DSP cnt_reg[17], operation Mode is: (A*(B:0x12d))'.
DSP Report: register cnt_reg[17] is absorbed into DSP cnt_reg[17].
DSP Report: operator cnt_reg[17]0 is absorbed into DSP cnt_reg[17].
DSP Report: Generating DSP cnt_reg[18], operation Mode is: (A*(B:0x3fc72))'.
DSP Report: register cnt_reg[18] is absorbed into DSP cnt_reg[18].
DSP Report: operator cnt_reg[18]0 is absorbed into DSP cnt_reg[18].
DSP Report: Generating DSP cnt_reg[19], operation Mode is: (A*(B:0x3fdc2))'.
DSP Report: register cnt_reg[19] is absorbed into DSP cnt_reg[19].
DSP Report: operator cnt_reg[19]0 is absorbed into DSP cnt_reg[19].
DSP Report: Generating DSP cnt_reg[0], operation Mode is: (A*(B:0x3fdc2))'.
DSP Report: register cnt_reg[0] is absorbed into DSP cnt_reg[0].
DSP Report: operator cnt_reg[0]0 is absorbed into DSP cnt_reg[0].
INFO: [Synth 8-3886] merging instance 'cnt_reg[10][28]' (FDRE) to 'cnt_reg[9][32]'
INFO: [Synth 8-3886] merging instance 'cnt_reg[9][28]' (FDRE) to 'cnt_reg[9][32]'
INFO: [Synth 8-3886] merging instance 'cnt_reg[10][29]' (FDRE) to 'cnt_reg[9][32]'
INFO: [Synth 8-3886] merging instance 'cnt_reg[9][29]' (FDRE) to 'cnt_reg[9][32]'
INFO: [Synth 8-3886] merging instance 'cnt_reg[10][30]' (FDRE) to 'cnt_reg[9][32]'
INFO: [Synth 8-3886] merging instance 'cnt_reg[9][30]' (FDRE) to 'cnt_reg[9][32]'
INFO: [Synth 8-3886] merging instance 'cnt_reg[10][31]' (FDRE) to 'cnt_reg[9][32]'
INFO: [Synth 8-3886] merging instance 'cnt_reg[9][31]' (FDRE) to 'cnt_reg[9][32]'
INFO: [Synth 8-3886] merging instance 'cnt_reg[10][32]' (FDRE) to 'cnt_reg[9][32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnt_reg[9][32] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 752.230 ; gain = 489.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir_filter  | (A*(B:0x3fc72))'    | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x12d))'      | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x725))'      | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x504))'      | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | ((A:0x3ffff66f)*B)' | 12     | 13     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | ((A:0x3fffed77)*B)' | 12     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x1a0))'      | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | ((A:0x32db)*B)'     | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A:0x5e13)*B        | 12     | 16     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | (A:0x5e13)*B        | 12     | 16     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir_filter  | ((A:0x32db)*B)'     | 12     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x1a0))'      | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | ((A:0x3fffed77)*B)' | 12     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | ((A:0x3ffff66f)*B)' | 12     | 13     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x504))'      | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x725))'      | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x12d))'      | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x3fc72))'    | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x3fdc2))'    | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fir_filter  | (A*(B:0x3fdc2))'    | 12     | 11     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 787.063 ; gain = 524.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 791.453 ; gain = 528.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.srcs/sources_1/new/fir_filter.vhd:53]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 809.086 ; gain = 546.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 809.086 ; gain = 546.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 809.086 ; gain = 546.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 809.086 ; gain = 546.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 809.086 ; gain = 546.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 809.086 ; gain = 546.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 809.086 ; gain = 546.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    75|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |    18|
|5     |LUT1      |     1|
|6     |LUT2      |     7|
|7     |LUT3      |   239|
|8     |LUT4      |   198|
|9     |LUT5      |    40|
|10    |LUT6      |    43|
|11    |FDCE      |   240|
|12    |IBUF      |    14|
|13    |OBUF      |    33|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   911|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 809.086 ; gain = 546.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 809.086 ; gain = 214.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 809.086 ; gain = 546.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 809.086 ; gain = 559.730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 809.086 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Digital_System_Design_Lab/Project/Code/VHDL/final_project/final_project.runs/synth_1/fir_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_filter_utilization_synth.rpt -pb fir_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 18 15:27:18 2020...
