// Seed: 4218832394
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.type_8 = 0;
  initial begin : LABEL_0
    id_2 = id_3;
    if (id_2) $display;
  end
endmodule
module module_1 (
    input wire  id_0,
    input tri1  id_1,
    input uwire id_2
);
  tri1 id_4;
  assign id_4 = 1 == 1 ? 1'b0 >= (id_0) : 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = 1;
  wire id_5;
endmodule
