#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fce33500250 .scope module, "t_Lab2_4_bit_BLS" "t_Lab2_4_bit_BLS" 2 1;
 .timescale 0 0;
v0x7fce33511400_0 .var "Bin", 0 0;
v0x7fce335114d0_0 .net "Bout", 0 0, v0x7fce33510cc0_0;  1 drivers
v0x7fce33511560_0 .net "Diff", 3 0, v0x7fce33510e20_0;  1 drivers
v0x7fce335115f0_0 .var "X", 3 0;
v0x7fce33511680_0 .var "Y", 3 0;
S_0x7fce335003c0 .scope module, "M" "Lab2_4_bit_BLS" 2 8, 3 1 0, S_0x7fce33500250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Diff"
    .port_info 1 /OUTPUT 1 "Bout"
    .port_info 2 /INPUT 4 "X"
    .port_info 3 /INPUT 4 "Y"
    .port_info 4 /INPUT 1 "Bin"
L_0x7fce33511750 .functor XOR 4, v0x7fce335115f0_0, v0x7fce33511680_0, C4<0000>, C4<0000>;
L_0x7fce33511880 .functor NOT 4, L_0x7fce33511750, C4<0000>, C4<0000>, C4<0000>;
L_0x7fce33511970 .functor NOT 4, v0x7fce335115f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fce335119e0 .functor AND 4, L_0x7fce33511970, v0x7fce33511680_0, C4<1111>, C4<1111>;
v0x7fce33510c20_0 .net "Bin", 0 0, v0x7fce33511400_0;  1 drivers
v0x7fce33510cc0_0 .var "Bout", 0 0;
v0x7fce33510d50_0 .net "C", 4 1, v0x7fce335008f0_0;  1 drivers
v0x7fce33510e20_0 .var "Diff", 3 0;
v0x7fce33510ec0_0 .net "G", 3 0, L_0x7fce335119e0;  1 drivers
v0x7fce33510fa0_0 .net "P", 3 0, L_0x7fce33511880;  1 drivers
v0x7fce33511050_0 .net "X", 3 0, v0x7fce335115f0_0;  1 drivers
v0x7fce335110f0_0 .net "Y", 3 0, v0x7fce33511680_0;  1 drivers
v0x7fce335111a0_0 .net *"_s0", 3 0, L_0x7fce33511750;  1 drivers
v0x7fce335112d0_0 .net *"_s4", 3 0, L_0x7fce33511970;  1 drivers
E_0x7fce33500620 .event edge, v0x7fce33510b10_0, v0x7fce335109b0_0, v0x7fce335008f0_0;
S_0x7fce33500650 .scope module, "M" "Lab2_CLG_behavior" 3 15, 4 1 0, S_0x7fce335003c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "C"
    .port_info 1 /INPUT 4 "P"
    .port_info 2 /INPUT 4 "G"
    .port_info 3 /INPUT 1 "C0"
v0x7fce335008f0_0 .var "C", 4 1;
v0x7fce335109b0_0 .net "C0", 0 0, v0x7fce33511400_0;  alias, 1 drivers
v0x7fce33510a50_0 .net "G", 3 0, L_0x7fce335119e0;  alias, 1 drivers
v0x7fce33510b10_0 .net "P", 3 0, L_0x7fce33511880;  alias, 1 drivers
E_0x7fce33500890 .event edge, v0x7fce33510b10_0, v0x7fce335109b0_0, v0x7fce33510a50_0;
    .scope S_0x7fce33500650;
T_0 ;
    %wait E_0x7fce33500890;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fce335109b0_0;
    %and;
    %load/vec4 v0x7fce33510a50_0;
    %parti/s 1, 0, 2;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fce335008f0_0, 4, 1;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fce335109b0_0;
    %and;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fce33510a50_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x7fce33510a50_0;
    %parti/s 1, 1, 2;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fce335008f0_0, 4, 1;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fce335109b0_0;
    %and;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fce33510a50_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x7fce33510a50_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x7fce33510a50_0;
    %parti/s 1, 2, 3;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fce335008f0_0, 4, 1;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fce335109b0_0;
    %and;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fce33510a50_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fce33510a50_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x7fce33510b10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fce33510a50_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x7fce33510a50_0;
    %parti/s 1, 3, 3;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fce335008f0_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fce335003c0;
T_1 ;
    %wait E_0x7fce33500620;
    %load/vec4 v0x7fce33510fa0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x7fce33510c20_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fce33510e20_0, 4, 1;
    %load/vec4 v0x7fce33510fa0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x7fce33510d50_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fce33510e20_0, 4, 1;
    %load/vec4 v0x7fce33510fa0_0;
    %parti/s 1, 2, 3;
    %inv;
    %load/vec4 v0x7fce33510d50_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fce33510e20_0, 4, 1;
    %load/vec4 v0x7fce33510fa0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x7fce33510d50_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fce33510e20_0, 4, 1;
    %load/vec4 v0x7fce33510d50_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7fce33510cc0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fce33500250;
T_2 ;
    %vpi_call 2 11 "$dumpfile", "Lab2_4_bit_BLS.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fce335115f0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fce33511680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce33511400_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fce335115f0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fce33511680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce33511400_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fce335115f0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fce33511680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce33511400_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fce335115f0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fce33511680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce33511400_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fce335115f0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fce33511680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce33511400_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fce335115f0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fce33511680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce33511400_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fce335115f0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fce33511680_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce33511400_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fce335115f0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fce33511680_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce33511400_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fce33500250;
T_3 ;
    %vpi_call 2 28 "$display", "B Dif" {0 0 0};
    %vpi_call 2 29 "$monitor", "%b %b%b%b%b", v0x7fce335114d0_0, &PV<v0x7fce33511560_0, 3, 1>, &PV<v0x7fce33511560_0, 2, 1>, &PV<v0x7fce33511560_0, 1, 1>, &PV<v0x7fce33511560_0, 0, 1> {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "t_Lab2_4_bit_BLS.v";
    "Lab2_4_bit_BLS.v";
    "Lab2_CLG_behavior.v";
