From 054e67f4267f2b7bdcfff58ec44d3501ddbd223b Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Mon, 22 Oct 2012 18:22:28 +0200
Subject: [PATCH 0293/1825] twsi hal : aligned define between AXP-A370
 (CPU_INT_SOURCE_CONTROL_IRQ_OFFS)

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit d5d6ea89d95722fe33f1dfbd7d4bfbc140a30e17

Change-Id: I9f00a94d0db863e2e1d6e98f2c8ae76a37bb9b54
Signed-off-by: Omri Itach <omrii@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/plat-armada/mv_hal/twsi/mvTwsi.c |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)
 mode change 100644 => 100755 arch/arm/plat-armada/mv_hal/twsi/mvTwsi.c

diff --git a/arch/arm/plat-armada/mv_hal/twsi/mvTwsi.c b/arch/arm/plat-armada/mv_hal/twsi/mvTwsi.c
old mode 100644
new mode 100755
index 80af82a..cb9835e
--- a/arch/arm/plat-armada/mv_hal/twsi/mvTwsi.c
+++ b/arch/arm/plat-armada/mv_hal/twsi/mvTwsi.c
@@ -412,7 +412,7 @@ MV_U32 mvTwsiInit(MV_U8 chanNum, MV_HZ frequancy, MV_U32 Tclk, MV_TWSI_ADDR *pTw
 
 	/* unmask twsi int in Interrupt source control register */
 	val = (MV_REG_READ(CPU_INT_SOURCE_CONTROL_REG(CPU_MAIN_INT_CAUSE_TWSI(chanNum))) |
-							(1<<CPU_INT_SOURCE_CONTROL_ENA_OFFS));
+							(1<<CPU_INT_SOURCE_CONTROL_IRQ_OFFS));
 	MV_REG_WRITE(CPU_INT_SOURCE_CONTROL_REG(CPU_MAIN_INT_CAUSE_TWSI(chanNum)), val);
 
 	/* Add delay of 1ms */
-- 
1.7.5.4

