// Seed: 3323252627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2
    , id_10,
    output tri id_3,
    input supply1 id_4,
    inout logic id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8
);
  always_latch id_5 = #1 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
  xor primCall (id_5, id_1, id_7, id_10, id_6, id_2);
endmodule
