INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/filter0/filter0.srcs/sources_1/new/filter0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/filter0/filter0.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
