$date
	Wed Nov 26 13:19:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ControlUnit_tb $end
$var wire 1 ! RUWr $end
$var wire 2 " RUDataWrSrc [1:0] $end
$var wire 3 # ImmSrc [2:0] $end
$var wire 1 $ DMWr $end
$var wire 3 % DMCtrl [2:0] $end
$var wire 5 & BrOp [4:0] $end
$var wire 4 ' ALUOp [3:0] $end
$var wire 1 ( ALUBSrc $end
$var wire 1 ) ALUASrc $end
$var reg 3 * Funct3 [2:0] $end
$var reg 7 + Funct7 [6:0] $end
$var reg 7 , OpCode [6:0] $end
$var integer 32 - errors [31:0] $end
$var integer 32 . tests [31:0] $end
$scope module uut $end
$var wire 3 / Funct3 [2:0] $end
$var wire 7 0 Funct7 [6:0] $end
$var wire 7 1 OpCode [6:0] $end
$var reg 1 ) ALUASrc $end
$var reg 1 ( ALUBSrc $end
$var reg 4 2 ALUOp [3:0] $end
$var reg 5 3 BrOp [4:0] $end
$var reg 3 4 DMCtrl [2:0] $end
$var reg 1 $ DMWr $end
$var reg 3 5 ImmSrc [2:0] $end
$var reg 2 6 RUDataWrSrc [1:0] $end
$var reg 1 ! RUWr $end
$upscope $end
$scope task check_signals $end
$var reg 1 7 exp_ALUASrc $end
$var reg 1 8 exp_ALUBSrc $end
$var reg 4 9 exp_ALUOp [3:0] $end
$var reg 5 : exp_BrOp [4:0] $end
$var reg 3 ; exp_DMCtrl [2:0] $end
$var reg 1 < exp_DMWr $end
$var reg 3 = exp_ImmSrc [2:0] $end
$var reg 2 > exp_RUDataWrSrc [1:0] $end
$var reg 1 ? exp_RUWr $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x?
bx >
bx =
x<
bx ;
bx :
bx 9
x8
x7
b0 6
b0 5
b0 4
b0 3
b0 2
b110011 1
b0 0
b0 /
b0 .
b0 -
b110011 ,
b0 +
b0 *
0)
0(
b0 '
b0 &
b0 %
0$
b0 #
b0 "
1!
$end
#10000
b1 .
b0 :
b0 =
b0 ;
0<
b0 9
08
07
b0 >
1?
#11000
b1000 '
b1000 2
1!
b100000 +
b100000 0
#21000
b10 .
b1000 9
#22000
b1 '
b1 2
1!
b0 +
b0 0
b1 *
b1 /
#32000
b11 .
b1 9
#33000
b10 '
b10 2
1!
b10 *
b10 /
#43000
b100 .
b10 9
#44000
b11 '
b11 2
1!
b11 *
b11 /
#54000
b101 .
b11 9
#55000
b100 '
b100 2
1!
b100 *
b100 /
#65000
b110 .
b100 9
#66000
b101 '
b101 2
1!
b101 *
b101 /
#76000
b111 .
b101 9
#77000
b1101 '
b1101 2
1!
b100000 +
b100000 0
#87000
b1000 .
b1101 9
#88000
b110 '
b110 2
1!
b0 +
b0 0
b110 *
b110 /
#98000
b1001 .
b110 9
#99000
b111 '
b111 2
1!
b111 *
b111 /
#109000
b1010 .
b111 9
#110000
1(
b0 '
b0 2
1!
b0 *
b0 /
b10011 ,
b10011 1
#120000
b1011 .
b0 9
18
#121000
b1 '
b1 2
1(
1!
b1 *
b1 /
#131000
b1100 .
b1 9
#132000
b10 '
b10 2
1(
1!
b10 *
b10 /
#142000
b1101 .
b10 9
#143000
b11 '
b11 2
1(
1!
b11 *
b11 /
#153000
b1110 .
b11 9
#154000
b100 '
b100 2
1(
1!
b100 *
b100 /
#164000
b1111 .
b100 9
#165000
b101 '
b101 2
1(
1!
b101 *
b101 /
#175000
b10000 .
b101 9
#176000
b101 '
b101 2
1(
1!
b100000 +
b100000 0
#186000
b10001 .
#187000
b110 '
b110 2
1(
1!
b0 +
b0 0
b110 *
b110 /
#197000
b10010 .
b110 9
#198000
b111 '
b111 2
1(
1!
b111 *
b111 /
#208000
b10011 .
b111 9
#209000
b1 "
b1 6
b0 '
b0 2
1(
1!
b0 *
b0 /
b11 ,
b11 1
#219000
b10100 .
b0 9
b1 >
#220000
b1 %
b1 4
1(
b1 "
b1 6
1!
b1 *
b1 /
#230000
b10101 .
b1 ;
#231000
b10 %
b10 4
1(
b1 "
b1 6
1!
b10 *
b10 /
#241000
b10110 .
b10 ;
#242000
b100 %
b100 4
1(
b1 "
b1 6
1!
b100 *
b100 /
#252000
b10111 .
b100 ;
#253000
b101 %
b101 4
1(
b1 "
b1 6
1!
b101 *
b101 /
#263000
b11000 .
b101 ;
#264000
1$
b1 #
b1 5
b0 %
b0 4
1(
b0 "
b0 6
0!
b0 *
b0 /
b100011 ,
b100011 1
#274000
b11001 .
b1 =
b0 ;
1<
b0 >
0?
#275000
b1 %
b1 4
b1 #
b1 5
1$
1(
b1 *
b1 /
#285000
b11010 .
b1 ;
#286000
b1 #
b1 5
b10 %
b10 4
1$
1(
b10 *
b10 /
#296000
b11011 .
b10 ;
#297000
b1000 &
b1000 3
b101 #
b101 5
b0 %
b0 4
0$
0(
b0 *
b0 /
b1100011 ,
b1100011 1
#307000
b11100 .
b1000 :
b101 =
b0 ;
0<
08
#308000
b1001 &
b1001 3
b101 #
b101 5
b1 *
b1 /
#318000
b11101 .
b1001 :
#319000
b1100 &
b1100 3
b101 #
b101 5
b100 *
b100 /
#329000
b11110 .
b1100 :
#330000
b1101 &
b1101 3
b101 #
b101 5
b101 *
b101 /
#340000
b11111 .
b1101 :
#341000
b1110 &
b1110 3
b101 #
b101 5
b110 *
b110 /
#351000
b100000 .
b1110 :
#352000
b1111 &
b1111 3
b101 #
b101 5
b111 *
b111 /
#362000
b100001 .
b1111 :
#363000
b10 "
b10 6
1!
b10000 &
b10000 3
b110 #
b110 5
b0 *
b0 /
b1101111 ,
b1101111 1
#373000
b100010 .
b10000 :
b110 =
b10 >
1?
#374000
b10000 &
b10000 3
b0 #
b0 5
b10 "
b10 6
1!
b1100111 ,
b1100111 1
#384000
b100011 .
b0 =
#385000
b10 #
b10 5
b0 &
b0 3
b11 "
b11 6
1!
b110111 ,
b110111 1
#395000
b100100 .
b0 :
b10 =
b11 >
#396000
1(
1)
b10 #
b10 5
b0 "
b0 6
1!
b10111 ,
b10111 1
#406000
b100101 .
18
17
b0 >
#407000
