5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd event1.1.vcd -o event1.1.cdd -v event1.1.v
3 0 $root $root NA 0 0 1
3 0 main main event1.1.v 1 36 1
2 1 10 30005 1 3c 1a 0 0 b
2 2 11 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 3 11 30004 3 2c 12000a 2 0 32 2 aa aa aa aa aa aa aa aa
2 4 12 30005 1 3c 601a 0 0 c
2 5 8 90009 1 1 8 0 0 a
2 6 8 90009 0 2a 20000 0 0 1 2 2
2 7 8 90009 3 29 2100a 5 6 1 2 2
2 8 15 110011 1 1 14 0 0 d
2 9 15 100010 1 1b 20028 8 0 1 2 1002
2 10 15 c000c 0 1 400 0 0 e
2 11 15 c0011 1 37 602a 9 10
2 12 15 90009 1 1 8 0 0 b
2 13 15 90009 0 2a 20000 0 0 1 2 2
2 14 15 90009 3 29 2100a 12 13 1 2 2
2 15 16 110011 1 1 8 0 0 d
2 16 16 100010 1 1b 20004 15 0 1 2 102
2 17 16 c000c 0 1 400 0 0 f
2 18 16 c0011 1 37 6006 16 17
2 19 16 90009 1 1 8 0 0 c
2 20 16 90009 0 2a 20000 0 0 1 2 2
2 21 16 90009 3 29 2100a 19 20 1 2 2
2 22 19 50008 1 0 20004 0 0 1 4 0
2 23 19 10001 0 1 400 0 0 d
2 24 19 10008 1 37 1006 22 23
2 25 20 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 26 20 10002 2 2c 12000a 25 0 32 2 aa aa aa aa aa aa aa aa
2 27 21 10003 1 3c 1a 0 0 a
2 28 22 20002 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 29 22 10002 2 2c 12000a 28 0 32 2 aa aa aa aa aa aa aa aa
2 30 23 50008 1 0 20008 0 0 1 4 1
2 31 23 10001 0 1 400 0 0 d
2 32 23 10008 1 37 a 30 31
1 a 3 1840007 1 0 0 0 1 1 2
1 b 4 1840007 1 0 0 0 1 1 2
1 c 4 184000a 1 0 0 0 1 1 2
1 d 6 30007 1 0 0 0 1 1 102
1 e 6 83000a 1 0 0 0 1 1 2
1 f 6 83000d 1 0 0 0 1 1 2
4 4 7 7
4 3 4 0
4 1 3 3
4 7 1 0
4 11 14 14
4 14 11 0
4 18 21 21
4 21 18 0
4 32 0 0
4 29 32 0
4 27 29 29
4 26 27 0
4 24 26 26
