0.6
2018.3
Dec  6 2018
23:39:36
/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/rom.sv,1573901201,systemVerilog,,/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/vga_frame.sv,,rom,,,../../../../hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/vga_frame.sv,1625824643,systemVerilog,,/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/vga_maze_top.sv,,vga_frame,,,../../../../hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/vga_maze_top.sv,1625827036,systemVerilog,,/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/imports/vga_sync/vga_sync.sv,,vga_maze_top,,,../../../../hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/vga_tb.sv,1573901038,systemVerilog,,,,vga_tb,,,../../../../hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/imports/vga_sync/vga_sync.sv,1625824533,systemVerilog,,/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/imports/lab2_code/vga_tb.sv,,vga_sync,,,../../../../hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1625746832,verilog,,,,clk_wiz_0,,,../../../../hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1625746832,verilog,,/home/carv/Documents/Vivado_Projects/hy220_ex03_csd4334/hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../hy220_ex03_csd4334.srcs/sources_1/ip/clk_wiz_0,,,,,
