==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'input_signal' (nlms_filter/top.cpp:5:9)
WARNING: [HLS 207-5292] unused parameter 'desired_signal' (nlms_filter/top.cpp:6:9)
WARNING: [HLS 207-5292] unused parameter 'iterations' (nlms_filter/top.cpp:7:16)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.86 seconds. CPU system time: 0.5 seconds. Elapsed time: 0.84 seconds; current allocated memory: 462.488 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.48 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.03 seconds; current allocated memory: 462.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.488 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 462.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (nlms_filter/top.cpp:11) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 483.996 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 483.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 483.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 483.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/iterations' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.42 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'mse(float*)' (nlms_filter/top.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'mse(float*)' into 'nlms_top(float*, float*, unsigned int, float*)' (nlms_filter/top.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.6 seconds. Elapsed time: 3.24 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 481.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 504.902 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (nlms_filter/top.cpp:23) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (nlms_filter/top.cpp:26) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_2' (nlms_filter/top.cpp:26) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_28_3' (nlms_filter/top.cpp:28) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_6_1' (nlms_filter/top.cpp:5) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_37_4' (nlms_filter/top.cpp:37) in function 'nlms_top' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'error' (nlms_filter/top.cpp:20) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 554.750 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 576.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 578.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 578.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', nlms_filter/top.cpp:34)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', nlms_filter/top.cpp:34)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', nlms_filter/top.cpp:34)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln34', nlms_filter/top.cpp:34)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to schedule 'load' operation ('weights_load_1', nlms_filter/top.cpp:29) on array 'weights' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to schedule 'load' operation ('weights_load_5', nlms_filter/top.cpp:29) on array 'weights' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to schedule 'load' operation ('weights_load_5', nlms_filter/top.cpp:29) on array 'weights' due to limited memory ports (II = 55). Please consider using a memory core with more ports or partitioning the array 'weights'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.73 seconds. CPU system time: 0.43 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.57 seconds. CPU system time: 0.61 seconds. Elapsed time: 2.93 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.770 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (nlms_filter/top.cpp:23) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (nlms_filter/top.cpp:26) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_2' (nlms_filter/top.cpp:26) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_28_3' (nlms_filter/top.cpp:28) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_37_4' (nlms_filter/top.cpp:37) in function 'nlms_top' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'error' (nlms_filter/top.cpp:20) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 486.582 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 498.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 499.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 499.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('weights_addr_write_ln38', nlms_filter/top.cpp:38) of variable 'bitcast_ln38_31', nlms_filter/top.cpp:38 on array 'weights' and 'load' operation ('weights_load_31', nlms_filter/top.cpp:29) on array 'weights'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('weights_addr_write_ln38', nlms_filter/top.cpp:38) of variable 'bitcast_ln38_31', nlms_filter/top.cpp:38 on array 'weights' and 'load' operation ('weights_load_31', nlms_filter/top.cpp:29) on array 'weights'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('weights_addr_write_ln38', nlms_filter/top.cpp:38) of variable 'bitcast_ln38_31', nlms_filter/top.cpp:38 on array 'weights' and 'load' operation ('weights_load_31', nlms_filter/top.cpp:29) on array 'weights'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('weights_addr_write_ln38', nlms_filter/top.cpp:38) of variable 'bitcast_ln38_31', nlms_filter/top.cpp:38 on array 'weights' and 'load' operation ('weights_load_31', nlms_filter/top.cpp:29) on array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to schedule 'store' operation ('weights_addr_15_write_ln38', nlms_filter/top.cpp:38) of variable 'bitcast_ln38_16', nlms_filter/top.cpp:38 on array 'weights' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'weights'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to schedule 'store' operation ('weights_addr_3_write_ln38', nlms_filter/top.cpp:38) of variable 'bitcast_ln38_28', nlms_filter/top.cpp:38 on array 'weights' due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array 'weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 38, loop 'VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.96 seconds. CPU system time: 0 seconds. Elapsed time: 4.97 seconds; current allocated memory: 504.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 504.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 506.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '-' is ambiguous (with operand types 'fixed_point_t' (aka 'ap_fixed<8, 24>') and 'float') (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2416:953)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2417:998)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2418:962)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2419:971)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2420:1080)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2421:1103)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2422:1056)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2423:1079)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2424:1068)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2425:1091)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2426:1116)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2427:1121)
INFO: [HLS 207-4370] built-in candidate operator-(float, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, float) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(float, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(double, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long double, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__float128, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(int, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(long long, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(__int128, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned int, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned long long, unsigned __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, long double) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, __float128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, __int128) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned int) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned long long) (nlms_filter/top.cpp:30:33)
INFO: [HLS 207-4370] built-in candidate operator-(unsigned __int128, unsigned __int128) (nlms_filter/top.cpp:30:33)
ERROR: [HLS 207-3325] use of overloaded operator '*' is ambiguous (with operand types 'double' and 'fixed_point_t' (aka 'ap_fixed<8, 24>')) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2416:2061)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2417:2160)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2418:2085)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2419:2106)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2420:2341)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2421:2397)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2422:2287)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2423:2343)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2424:2314)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2425:2370)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2426:2422)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2427:2433)
INFO: [HLS 207-4370] built-in candidate operator*(double, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long double) (nlms_filter/top.cpp:38:35)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '*' is ambiguous (with operand types 'double' and 'fixed_point_t' (aka 'ap_fixed<8, 24>')) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2416:2061)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2417:2160)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2418:2085)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2419:2106)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2420:2341)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2421:2397)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2422:2287)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2423:2343)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2424:2314)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2425:2370)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2426:2422)
INFO: [HLS 207-4372] candidate function [with _AP_W = 8, _AP_I = 24, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:2427:2433)
INFO: [HLS 207-4370] built-in candidate operator*(double, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, float) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long double) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, __float128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, __int128) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned int) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned long) (nlms_filter/top.cpp:38:35)
INFO: [HLS 207-4370]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.65 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.49 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating bram variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 214-241] Aggregating bram variable 'desired_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.09 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.543 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (nlms_filter/top.cpp:23) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 509.949 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 511.016 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 511.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 511.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/iterations' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.61 seconds. CPU system time: 0.6 seconds. Elapsed time: 3.43 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating bram variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 214-241] Aggregating bram variable 'desired_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.56 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.05 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 478.535 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (nlms_filter/top.cpp:23) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 509.953 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 511.016 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 511.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 511.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/iterations' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.51 seconds. CPU system time: 0.69 seconds. Elapsed time: 3.48 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating bram variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:17:0)
INFO: [HLS 214-241] Aggregating bram variable 'desired_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:17:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.57 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.06 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.535 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (nlms_filter/top.cpp:22) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 509.945 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 511.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 511.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 511.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.49 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.33 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:17:0)
INFO: [HLS 214-241] Aggregating bram variable 'desired_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:17:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.15 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 476.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 494.102 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_4' (nlms_filter/top.cpp:36) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 533.102 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_2' (nlms_filter/top.cpp:25:27) in function 'nlms_top'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 550.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 551.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 551.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_36_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2_VITIS_LOOP_36_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_2_VITIS_LOOP_36_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 551.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 551.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'nlms_top_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_36_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'nlms_top_Pipeline_VITIS_LOOP_25_2_VITIS_LOOP_36_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 552.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.45 seconds. CPU system time: 0.62 seconds. Elapsed time: 3.33 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:17:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'input_signal' (nlms_filter/top.cpp:17:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'desired_signal' (nlms_filter/top.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.52 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.94 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 469.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 479.164 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (nlms_filter/top.cpp:30) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_5' (nlms_filter/top.cpp:45) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_30_2' (nlms_filter/top.cpp:30) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_32_3' (nlms_filter/top.cpp:32) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_4' (nlms_filter/top.cpp:41) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 511.191 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_10') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_11') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_12') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_13') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis read operation ('empty_28') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between axis read operation ('empty_36') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between axis read operation ('empty_40') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 32, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 530.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 530.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_45_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 530.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 530.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.56 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.3 seconds; current allocated memory: 462.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:17:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'input_signal' (nlms_filter/top.cpp:17:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'desired_signal' (nlms_filter/top.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.94 seconds; current allocated memory: 462.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 469.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 479.348 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (nlms_filter/top.cpp:30) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_5' (nlms_filter/top.cpp:45) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_30_2' (nlms_filter/top.cpp:30) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_32_3' (nlms_filter/top.cpp:32) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_4' (nlms_filter/top.cpp:41) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 511.340 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_10') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_11') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_12') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_13') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis read operation ('empty_28') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between axis read operation ('empty_36') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between axis read operation ('empty_40') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 32, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 530.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 530.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_45_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 530.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 530.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.64 seconds. Elapsed time: 3.4 seconds; current allocated memory: 462.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:17:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'input_signal' (nlms_filter/top.cpp:17:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'desired_signal' (nlms_filter/top.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.47 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.94 seconds; current allocated memory: 462.547 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 469.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 479.344 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_2' (nlms_filter/top.cpp:30) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_5' (nlms_filter/top.cpp:45) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_30_2' (nlms_filter/top.cpp:30) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_32_3' (nlms_filter/top.cpp:32) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_4' (nlms_filter/top.cpp:41) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 511.340 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_10') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_11') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_12') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_13') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis read operation ('empty_28') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between axis read operation ('empty_36') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between axis read operation ('empty_40') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 32, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 530.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 530.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_45_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 530.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 530.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.51 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.35 seconds; current allocated memory: 462.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'input_signal' (nlms_filter/top.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'desired_signal' (nlms_filter/top.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.53 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.99 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 469.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 479.328 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_2' (nlms_filter/top.cpp:31) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_5' (nlms_filter/top.cpp:46) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_2' (nlms_filter/top.cpp:31) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_3' (nlms_filter/top.cpp:33) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_4' (nlms_filter/top.cpp:42) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 511.320 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 528.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_10') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_11') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_12') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_13') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis read operation ('empty_28') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between axis read operation ('empty_36') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between axis read operation ('empty_40') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 32, loop 'VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 530.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 530.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_46_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 530.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 530.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.43 seconds. CPU system time: 0.63 seconds. Elapsed time: 3.36 seconds; current allocated memory: 462.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'input_signal' (nlms_filter/top.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'desired_signal' (nlms_filter/top.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.51 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.97 seconds; current allocated memory: 462.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.531 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 469.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 479.332 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_2' (nlms_filter/top.cpp:31) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_5' (nlms_filter/top.cpp:46) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_2' (nlms_filter/top.cpp:31) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_3' (nlms_filter/top.cpp:33) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_4' (nlms_filter/top.cpp:42) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 511.320 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 528.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_10') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_11') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_12') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_13') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis read operation ('empty_28') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between axis read operation ('empty_36') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between axis read operation ('empty_40') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 32, loop 'VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 530.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 530.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_46_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 530.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 530.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.62 seconds. Elapsed time: 3.38 seconds; current allocated memory: 462.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'input_signal' (nlms_filter/top.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'desired_signal' (nlms_filter/top.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.52 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.01 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 469.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 479.332 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_2' (nlms_filter/top.cpp:31) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_5' (nlms_filter/top.cpp:46) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_2' (nlms_filter/top.cpp:31) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_3' (nlms_filter/top.cpp:33) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_4' (nlms_filter/top.cpp:42) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 511.324 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_10') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_11') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_12') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_13') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis read operation ('empty_28') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between axis read operation ('empty_36') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between axis read operation ('empty_40') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 32, loop 'VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 530.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 530.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_46_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_46_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 530.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 530.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.6 seconds. Elapsed time: 3.35 seconds; current allocated memory: 462.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'input_signal' (nlms_filter/top.cpp:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'desired_signal' (nlms_filter/top.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.51 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.96 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 469.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 479.348 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_2' (nlms_filter/top.cpp:31) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_5' (nlms_filter/top.cpp:47) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_2' (nlms_filter/top.cpp:31) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_33_3' (nlms_filter/top.cpp:33) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_4' (nlms_filter/top.cpp:43) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 511.371 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 528.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_10') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_11') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_12') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_13') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis read operation ('empty_28') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between axis read operation ('empty_36') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_31_2' (loop 'VITIS_LOOP_31_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between axis read operation ('empty_40') on port 'desired_signal' and axis read operation ('empty_9') on port 'desired_signal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 32, loop 'VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 530.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 530.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_47_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 530.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 530.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.47 seconds. CPU system time: 0.61 seconds. Elapsed time: 3.34 seconds; current allocated memory: 462.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 214-241] Aggregating bram variable 'desired_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.96 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 469.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.789 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_5' (nlms_filter/top.cpp:47) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 510.371 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 511.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 511.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 511.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.48 seconds. CPU system time: 0.62 seconds. Elapsed time: 3.36 seconds; current allocated memory: 462.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 214-241] Aggregating bram variable 'desired_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.01 seconds; current allocated memory: 462.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 478.777 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_5' (nlms_filter/top.cpp:49) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 510.379 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 511.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 511.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 511.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_Addr_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_Addr_A' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_EN_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_EN_A' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_WEN_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_WEN_A' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_Din_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_Din_A' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_Dout_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_Clk_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_Rst_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_Addr_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_Addr_B' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_EN_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_EN_B' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_WEN_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_WEN_B' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_Din_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_Din_B' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_Dout_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_Clk_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_Rst_B' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'storage_impl' (nlms_filter/top.cpp:19:122)
WARNING: [HLS 207-5552] unexpected pragma parameter 'storage_impl' (nlms_filter/top.cpp:20:124)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.53 seconds. CPU system time: 0.61 seconds. Elapsed time: 3.38 seconds; current allocated memory: 462.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 214-241] Aggregating bram variable 'desired_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.48 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.96 seconds; current allocated memory: 462.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_ref.h:104: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 478.852 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_5' (nlms_filter/top.cpp:51) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 510.434 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 511.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_51_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 511.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 511.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_ce0' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.87 seconds. CPU system time: 0.59 seconds. Elapsed time: 2.69 seconds; current allocated memory: 462.500 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.34 seconds. CPU system time: 0.4 seconds. Elapsed time: 2.74 seconds; current allocated memory: 462.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.047 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (nlms_filter/top.cpp:71) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (nlms_filter/top.cpp:74) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_5' (nlms_filter/top.cpp:90) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_74_2' (nlms_filter/top.cpp:74) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_76_3' (nlms_filter/top.cpp:76) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_4' (nlms_filter/top.cpp:86) in function 'nlms_top' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'error' (nlms_filter/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 486.660 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:72:10)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:87:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 508.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 508.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln87', nlms_filter/top.cpp:87) of variable 'conv3_30', nlms_filter/top.cpp:87 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln87', nlms_filter/top.cpp:87) of variable 'conv3_30', nlms_filter/top.cpp:87 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln87', nlms_filter/top.cpp:87) of variable 'conv3_30', nlms_filter/top.cpp:87 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln87', nlms_filter/top.cpp:87) of variable 'conv3_30', nlms_filter/top.cpp:87 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule 'store' operation ('acc_addr_15_write_ln87', nlms_filter/top.cpp:87) of variable 'conv3_15', nlms_filter/top.cpp:87 on array 'acc' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule 'store' operation ('acc_addr_3_write_ln87', nlms_filter/top.cpp:87) of variable 'conv3_27', nlms_filter/top.cpp:87 on array 'acc' due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 38, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.53 seconds. CPU system time: 0 seconds. Elapsed time: 4.54 seconds; current allocated memory: 513.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 513.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_90_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.92 seconds. CPU system time: 0.56 seconds. Elapsed time: 2.74 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.4 seconds. CPU system time: 0.38 seconds. Elapsed time: 2.77 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.996 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.055 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (nlms_filter/top.cpp:71) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (nlms_filter/top.cpp:74) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_5' (nlms_filter/top.cpp:84) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_74_2' (nlms_filter/top.cpp:74) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_76_3' (nlms_filter/top.cpp:76) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_4' (nlms_filter/top.cpp:80) in function 'nlms_top' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'error' (nlms_filter/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 486.645 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:72:10)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:81:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 507.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 508.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 508.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule 'store' operation ('acc_addr_15_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_15', nlms_filter/top.cpp:81 on array 'acc' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule 'store' operation ('acc_addr_3_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_27', nlms_filter/top.cpp:81 on array 'acc' due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 38, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.72 seconds. CPU system time: 0 seconds. Elapsed time: 4.73 seconds; current allocated memory: 513.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 513.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_84_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.57 seconds. Elapsed time: 2.76 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.37 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.82 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.996 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.055 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (nlms_filter/top.cpp:71) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (nlms_filter/top.cpp:74) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_5' (nlms_filter/top.cpp:84) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_74_2' (nlms_filter/top.cpp:74) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_76_3' (nlms_filter/top.cpp:76) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_4' (nlms_filter/top.cpp:80) in function 'nlms_top' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'error' (nlms_filter/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 486.645 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:72:10)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:81:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 507.336 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 508.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 508.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule 'store' operation ('acc_addr_15_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_15', nlms_filter/top.cpp:81 on array 'acc' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule 'store' operation ('acc_addr_3_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_27', nlms_filter/top.cpp:81 on array 'acc' due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 38, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.65 seconds. CPU system time: 0 seconds. Elapsed time: 4.68 seconds; current allocated memory: 513.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 513.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_84_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.94 seconds. CPU system time: 0.59 seconds. Elapsed time: 2.75 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.37 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.8 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.039 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (nlms_filter/top.cpp:72) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_2' (nlms_filter/top.cpp:75) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_5' (nlms_filter/top.cpp:85) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_75_2' (nlms_filter/top.cpp:75) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_3' (nlms_filter/top.cpp:77) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_4' (nlms_filter/top.cpp:81) in function 'nlms_top' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'error' (nlms_filter/top.cpp:68) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 486.625 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:73:10)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:82:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 508.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 508.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_75_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_30', nlms_filter/top.cpp:82 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_30', nlms_filter/top.cpp:82 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_30', nlms_filter/top.cpp:82 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_30', nlms_filter/top.cpp:82 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule 'store' operation ('acc_addr_15_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_15', nlms_filter/top.cpp:82 on array 'acc' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule 'store' operation ('acc_addr_3_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_27', nlms_filter/top.cpp:82 on array 'acc' due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 38, loop 'VITIS_LOOP_75_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.54 seconds; current allocated memory: 513.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 513.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_85_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_5'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.92 seconds. CPU system time: 0.56 seconds. Elapsed time: 2.74 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.38 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.77 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.012 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (nlms_filter/top.cpp:71) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (nlms_filter/top.cpp:74) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_5' (nlms_filter/top.cpp:84) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_74_2' (nlms_filter/top.cpp:74) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_76_3' (nlms_filter/top.cpp:76) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_4' (nlms_filter/top.cpp:80) in function 'nlms_top' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'error' (nlms_filter/top.cpp:67) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 486.582 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:72:10)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:81:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 507.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 508.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 508.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_30', nlms_filter/top.cpp:81 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:77) on array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule 'store' operation ('acc_addr_15_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_15', nlms_filter/top.cpp:81 on array 'acc' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule 'store' operation ('acc_addr_3_write_ln81', nlms_filter/top.cpp:81) of variable 'conv3_27', nlms_filter/top.cpp:81 on array 'acc' due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 38, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.56 seconds. CPU system time: 0 seconds. Elapsed time: 4.57 seconds; current allocated memory: 513.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 513.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_84_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_5'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.93 seconds. CPU system time: 0.58 seconds. Elapsed time: 2.74 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.35 seconds. CPU system time: 0.42 seconds. Elapsed time: 2.77 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.039 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (nlms_filter/top.cpp:72) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_2' (nlms_filter/top.cpp:75) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_5' (nlms_filter/top.cpp:85) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_75_2' (nlms_filter/top.cpp:75) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_3' (nlms_filter/top.cpp:77) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_4' (nlms_filter/top.cpp:81) in function 'nlms_top' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'error' (nlms_filter/top.cpp:68) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 486.625 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:73:10)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:82:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 507.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 508.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 508.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_75_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_30', nlms_filter/top.cpp:82 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_30', nlms_filter/top.cpp:82 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_30', nlms_filter/top.cpp:82 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_30', nlms_filter/top.cpp:82 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:78) on array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule 'store' operation ('acc_addr_15_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_15', nlms_filter/top.cpp:82 on array 'acc' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule 'store' operation ('acc_addr_3_write_ln82', nlms_filter/top.cpp:82) of variable 'conv3_27', nlms_filter/top.cpp:82 on array 'acc' due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 38, loop 'VITIS_LOOP_75_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.64 seconds. CPU system time: 0 seconds. Elapsed time: 4.65 seconds; current allocated memory: 513.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 513.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_85_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_5'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'storage_impl' (nlms_filter/top.cpp:22:122)
WARNING: [HLS 207-5552] unexpected pragma parameter 'storage_impl' (nlms_filter/top.cpp:23:124)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.64 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.44 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating bram variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:21:0)
INFO: [HLS 214-241] Aggregating bram variable 'desired_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:21:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.31 seconds; current allocated memory: 462.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 478.730 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_5' (nlms_filter/top.cpp:54) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 510.125 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 511.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_54_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 511.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 511.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.63 seconds. Elapsed time: 3.39 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating bram variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:21:0)
INFO: [HLS 214-241] Aggregating bram variable 'desired_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:21:0)
INFO: [HLS 214-241] Aggregating bram variable 'input_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.53 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.03 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 478.660 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_5' (nlms_filter/top.cpp:47) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 510.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 511.117 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 511.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 511.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_address1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_we1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/input_signal_d1' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/input_signal_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_address0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'nlms_top/desired_signal_we0' to 0.
WARNING: [RTGEN 206-101] Port 'nlms_top/desired_signal_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.49 seconds. CPU system time: 0.6 seconds. Elapsed time: 3.38 seconds; current allocated memory: 462.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'weights' with compact=bit mode in 8-bits (nlms_filter/top.cpp:21:0)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'desired_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:21:0)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'input_signal' with compact=bit mode in 8-bits (nlms_filter/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bits.i8.i8' into 'nlms_top(ap_fixed<8, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (nlms_filter/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bits.i8.i8' into 'nlms_top(ap_fixed<8, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (nlms_filter/top.cpp:21:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'input_signal' (nlms_filter/top.cpp:21:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'desired_signal' (nlms_filter/top.cpp:21:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'weights' (nlms_filter/top.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.54 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.03 seconds; current allocated memory: 462.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 479.328 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (nlms_filter/top.cpp:34) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_5' (nlms_filter/top.cpp:50) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_34_2' (nlms_filter/top.cpp:34) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_3' (nlms_filter/top.cpp:36) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_4' (nlms_filter/top.cpp:46) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 511.074 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 528.344 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('empty_9') on port 'desired_signal' and fifo read operation ('empty_8') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('empty_10') on port 'desired_signal' and fifo read operation ('empty_8') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('empty_11') on port 'desired_signal' and fifo read operation ('empty_8') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('empty_12') on port 'desired_signal' and fifo read operation ('empty_8') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('empty_27') on port 'desired_signal' and fifo read operation ('empty_8') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between fifo read operation ('empty_35') on port 'desired_signal' and fifo read operation ('empty_8') on port 'desired_signal'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between fifo read operation ('empty_39') on port 'desired_signal' and fifo read operation ('empty_8') on port 'desired_signal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 530.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 530.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_50_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_50_5'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7s50-ftgb196-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7s50ftgb196-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.09 seconds; current allocated memory: 462.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.51 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.06 seconds; current allocated memory: 462.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 462.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.023 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (nlms_filter/top.cpp:68) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_2' (nlms_filter/top.cpp:71) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_5' (nlms_filter/top.cpp:81) in function 'nlms_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_71_2' (nlms_filter/top.cpp:71) in function 'nlms_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_73_3' (nlms_filter/top.cpp:73) in function 'nlms_top' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_4' (nlms_filter/top.cpp:77) in function 'nlms_top' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'error' (nlms_filter/top.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 486.543 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:69:10)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:78:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 507.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 508.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 508.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_71_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_71_2' (loop 'VITIS_LOOP_71_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln78', nlms_filter/top.cpp:78) of variable 'conv3_30', nlms_filter/top.cpp:78 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:74) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_71_2' (loop 'VITIS_LOOP_71_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln78', nlms_filter/top.cpp:78) of variable 'conv3_30', nlms_filter/top.cpp:78 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:74) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_71_2' (loop 'VITIS_LOOP_71_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln78', nlms_filter/top.cpp:78) of variable 'conv3_30', nlms_filter/top.cpp:78 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:74) on array 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_71_2' (loop 'VITIS_LOOP_71_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('acc_addr_write_ln78', nlms_filter/top.cpp:78) of variable 'conv3_30', nlms_filter/top.cpp:78 on array 'acc' and 'load' operation ('acc_load_31', nlms_filter/top.cpp:74) on array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_71_2' (loop 'VITIS_LOOP_71_2'): Unable to schedule 'load' operation ('acc_load_5', nlms_filter/top.cpp:74) on array 'acc' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_71_2' (loop 'VITIS_LOOP_71_2'): Unable to schedule 'store' operation ('acc_addr_27_write_ln78', nlms_filter/top.cpp:78) of variable 'conv3_4', nlms_filter/top.cpp:78 on array 'acc' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'acc'.
WARNING: [HLS 200-885] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_71_2' (loop 'VITIS_LOOP_71_2'): Unable to schedule 'store' operation ('acc_addr_3_write_ln78', nlms_filter/top.cpp:78) of variable 'conv3_27', nlms_filter/top.cpp:78 on array 'acc' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 48, loop 'VITIS_LOOP_71_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.56 seconds; current allocated memory: 513.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 513.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7s50-ftgb196-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7s50ftgb196-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.89 seconds. CPU system time: 0.56 seconds. Elapsed time: 2.67 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.25 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.67 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.008 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (nlms_filter/top.cpp:68) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_3' (nlms_filter/top.cpp:73) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_4' (nlms_filter/top.cpp:82) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.797 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_2' (nlms_filter/top.cpp:71:27) in function 'nlms_top'.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:69:10)
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:76:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 503.551 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 504.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 504.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_71_2_VITIS_LOOP_73_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_2_VITIS_LOOP_73_3'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_71_2_VITIS_LOOP_73_3' (loop 'VITIS_LOOP_71_2_VITIS_LOOP_73_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 32, offset = 1) between 'store' operation ('acc_addr_write_ln76', nlms_filter/top.cpp:76) of variable 'conv3', nlms_filter/top.cpp:76 on array 'acc' and 'load' operation ('acc_load', nlms_filter/top.cpp:74) on array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 33, loop 'VITIS_LOOP_71_2_VITIS_LOOP_73_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 505.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 505.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_82_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 505.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 505.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 505.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 505.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'nlms_top_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 505.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7s50-ftgb196-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7s50ftgb196-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.92 seconds. CPU system time: 0.68 seconds. Elapsed time: 3.07 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.29 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.88 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 462.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.988 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (nlms_filter/top.cpp:72) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_3' (nlms_filter/top.cpp:81) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.492 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (nlms_filter/top.cpp:70:27) in function 'nlms_top'.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' 
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:75:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 503.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 504.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 504.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2' (loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 32, offset = 1) between 'store' operation ('acc_addr_write_ln75', nlms_filter/top.cpp:75) of variable 'conv3', nlms_filter/top.cpp:75 on array 'acc' and 'load' operation ('acc_load', nlms_filter/top.cpp:73) on array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 33, loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 505.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 505.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 505.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 505.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 505.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 505.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'nlms_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 505.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2' 
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7s50-ftgb196-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7s50ftgb196-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.91 seconds. CPU system time: 0.68 seconds. Elapsed time: 2.8 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.24 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.72 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.992 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (nlms_filter/top.cpp:72) in function 'nlms_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_3' (nlms_filter/top.cpp:82) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.734 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (nlms_filter/top.cpp:70:27) in function 'nlms_top'.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' 
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (nlms_filter/top.cpp:76:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 503.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 504.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 504.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2' (loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 32, offset = 1) between 'store' operation ('acc_addr_write_ln76', nlms_filter/top.cpp:76) of variable 'conv3', nlms_filter/top.cpp:76 on array 'acc' and 'load' operation ('acc_load', nlms_filter/top.cpp:76) on array 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 33, loop 'VITIS_LOOP_70_1_VITIS_LOOP_72_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 505.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 505.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_VITIS_LOOP_82_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 505.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 505.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 505.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 505.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'nlms_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 505.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_72_2' 
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7s50-ftgb196-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7s50ftgb196-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: set_directive_dependence -type inter -dependent false nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll nlms_top/nlms_inner_loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.91 seconds. CPU system time: 0.65 seconds. Elapsed time: 2.77 seconds; current allocated memory: 462.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'nlms_inner_loop' (nlms_filter/top.cpp:72:19) in function 'nlms_top' completely with a factor of 32 (nlms_filter/top.cpp:61:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.29 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.72 seconds; current allocated memory: 462.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.488 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.789 MB.
INFO: [XFORM 203-510] Pipelining loop 'nlms_outer_loop' (nlms_filter/top.cpp:70) in function 'nlms_top' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 487.512 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 489.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_nlms_outer_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nlms_outer_loop'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fptrunc' operation ('conv3', nlms_filter/top.cpp:75) and 'fmul' operation ('estimation', nlms_filter/top.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fptrunc' operation ('conv3', nlms_filter/top.cpp:75) and 'fmul' operation ('estimation', nlms_filter/top.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fptrunc' operation ('conv3', nlms_filter/top.cpp:75) and 'fmul' operation ('estimation', nlms_filter/top.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fptrunc' operation ('conv3', nlms_filter/top.cpp:75) and 'fmul' operation ('estimation', nlms_filter/top.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fptrunc' operation ('conv3', nlms_filter/top.cpp:75) and 'fmul' operation ('estimation', nlms_filter/top.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'fptrunc' operation ('conv3', nlms_filter/top.cpp:75) and 'fmul' operation ('estimation', nlms_filter/top.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'fptrunc' operation ('conv3', nlms_filter/top.cpp:75) and 'fmul' operation ('estimation', nlms_filter/top.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 30, Depth = 46, loop 'nlms_outer_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 495.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 495.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 500.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 500.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top_Pipeline_nlms_outer_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nlms_top_Pipeline_nlms_outer_loop' pipeline 'nlms_outer_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nlms_top_Pipeline_nlms_outer_loop'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7s50-ftgb196-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7s50-ftgb196-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: set_directive_dependence -type inter -dependent false nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.03 seconds. CPU system time: 0.58 seconds. Elapsed time: 2.85 seconds; current allocated memory: 462.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'nlms_inner_loop' is marked as complete unroll implied by the pipeline pragma (nlms_filter/top.cpp:73:18)
INFO: [HLS 214-186] Unrolling loop 'nlms_inner_loop' (nlms_filter/top.cpp:73:18) in function 'nlms_top' completely with a factor of 32 (nlms_filter/top.cpp:61:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'nlms_inner_loop' (nlms_filter/top.cpp:73:18) in function 'nlms_top' has been removed because the loop is unrolled completely (nlms_filter/top.cpp:61:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.98 seconds; current allocated memory: 462.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.605 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 486.742 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 488.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_nlms_outer_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nlms_outer_loop'.
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add', nlms_filter/top.cpp:77) and 'fmul' operation ('estimation', nlms_filter/top.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add', nlms_filter/top.cpp:77) and 'fmul' operation ('estimation', nlms_filter/top.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add', nlms_filter/top.cpp:77) and 'fmul' operation ('estimation', nlms_filter/top.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add', nlms_filter/top.cpp:77) and 'fmul' operation ('estimation', nlms_filter/top.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation ('add', nlms_filter/top.cpp:77) and 'fmul' operation ('estimation', nlms_filter/top.cpp:75).
WARNING: [HLS 200-880] The II Violation in module 'nlms_top_Pipeline_nlms_outer_loop' (loop 'nlms_outer_loop'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'fadd' operation ('add', nlms_filter/top.cpp:77) and 'fmul' operation ('estimation', nlms_filter/top.cpp:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 34, loop 'nlms_outer_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 493.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 493.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 497.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top_Pipeline_nlms_outer_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nlms_top_Pipeline_nlms_outer_loop' pipeline 'nlms_outer_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nlms_top_Pipeline_nlms_outer_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 499.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7s50-ftgb196-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7s50-ftgb196-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./nlms_filter/output/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name nlms_top nlms_top 
INFO: [HLS 200-1510] Running: set_directive_dependence -type inter -dependent false nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten nlms_top/nlms_top_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'nlms_filter/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.97 seconds. CPU system time: 0.63 seconds. Elapsed time: 2.87 seconds; current allocated memory: 462.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'nlms_inner_loop' is marked as complete unroll implied by the pipeline pragma (nlms_filter/top.cpp:73:18)
INFO: [HLS 214-186] Unrolling loop 'nlms_inner_loop' (nlms_filter/top.cpp:73:18) in function 'nlms_top' completely with a factor of 32 (nlms_filter/top.cpp:61:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'nlms_inner_loop' (nlms_filter/top.cpp:73:18) in function 'nlms_top' has been removed because the loop is unrolled completely (nlms_filter/top.cpp:61:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.95 seconds; current allocated memory: 462.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.656 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 486.742 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 488.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nlms_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top_Pipeline_nlms_outer_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nlms_outer_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 22, Final II = 22, Depth = 33, loop 'nlms_outer_loop'
WARNING: [HLS 200-871] Estimated clock period (7.507ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'nlms_top_Pipeline_nlms_outer_loop' consists of the following:	'fadd' operation ('add_2', nlms_filter/top.cpp:77) [344]  (5.93 ns)
	'store' operation ('empty_70_write_ln70', nlms_filter/top.cpp:70) of variable 'add_2', nlms_filter/top.cpp:77 on local variable 'empty_70' [490]  (1.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 493.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 493.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 496.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 496.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top_Pipeline_nlms_outer_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nlms_top_Pipeline_nlms_outer_loop' pipeline 'nlms_outer_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nlms_top_Pipeline_nlms_outer_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 499.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nlms_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/input_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/desired_signal' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nlms_top/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nlms_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nlms_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 509.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 520.102 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 526.781 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for nlms_top.
INFO: [VLOG 209-307] Generating Verilog RTL for nlms_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.04 seconds. CPU system time: 1.24 seconds. Elapsed time: 9.6 seconds; current allocated memory: -969.328 MB.
INFO: [HLS 200-112] Total CPU user time: 11.12 seconds. Total CPU system time: 2.34 seconds. Total elapsed time: 11.48 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
