digraph "CFG for '_Z31initializeChar1DRangepopulationPciiP12hiprandStateiS_' function" {
	label="CFG for '_Z31initializeChar1DRangepopulationPciiP12hiprandStateiS_' function";

	Node0x482f4b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = mul nsw i32 %2, %1\l  %17 = icmp slt i32 %15, %16\l  br i1 %17, label %18, label %51\l|{<s0>T|<s1>F}}"];
	Node0x482f4b0:s0 -> Node0x4831410;
	Node0x482f4b0:s1 -> Node0x48314a0;
	Node0x4831410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 0\l  %20 = load i32, i32 addrspace(1)* %19, align 8, !amdgpu.noclobber !5\l  %21 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 5, i64 0\l  %22 = load i32, i32 addrspace(1)* %21, align 8, !amdgpu.noclobber !5\l  %23 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 5, i64 1\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !amdgpu.noclobber !5\l  %25 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 5, i64 2\l  %26 = load i32, i32 addrspace(1)* %25, align 8, !amdgpu.noclobber !5\l  %27 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 5, i64 3\l  %28 = load i32, i32 addrspace(1)* %27, align 4, !amdgpu.noclobber !5\l  %29 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %3, i64 0, i32 0, i32 0, i32 5, i64 4\l  %30 = load i32, i32 addrspace(1)* %29, align 8, !amdgpu.noclobber !5\l  %31 = lshr i32 %22, 2\l  %32 = xor i32 %31, %22\l  %33 = shl i32 %30, 4\l  %34 = shl i32 %32, 1\l  %35 = xor i32 %34, %33\l  %36 = xor i32 %35, %32\l  %37 = xor i32 %36, %30\l  %38 = add i32 %20, 362437\l  %39 = add i32 %37, %38\l  %40 = uitofp i32 %39 to float\l  %41 = fmul contract float %40, 0x3DF0000000000000\l  %42 = fadd contract float %41, 0x3DF0000000000000\l  store i32 %38, i32 addrspace(1)* %19, align 8\l  store i32 %24, i32 addrspace(1)* %21, align 8\l  store i32 %26, i32 addrspace(1)* %23, align 4\l  store i32 %28, i32 addrspace(1)* %25, align 8\l  store i32 %30, i32 addrspace(1)* %27, align 4\l  store i32 %37, i32 addrspace(1)* %29, align 8\l  %43 = sitofp i32 %2 to float\l  %44 = fmul contract float %42, %43\l  %45 = fptosi float %44 to i32\l  %46 = sext i32 %45 to i64\l  %47 = getelementptr inbounds i8, i8 addrspace(1)* %5, i64 %46\l  %48 = load i8, i8 addrspace(1)* %47, align 1, !tbaa !7\l  %49 = sext i32 %15 to i64\l  %50 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %49\l  store i8 %48, i8 addrspace(1)* %50, align 1, !tbaa !7\l  br label %51\l}"];
	Node0x4831410 -> Node0x48314a0;
	Node0x48314a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
