// Seed: 1669475248
module module_0;
  assign id_1 = id_1;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    output logic id_0
);
  wire id_2;
  always @(posedge 1'b0) begin : LABEL_0
    id_0 <= 1;
  end
  wire id_3;
  module_0 modCall_1 ();
  assign id_2 = id_3;
endmodule
module module_2 (
    input  wand id_0,
    input  wire id_1,
    output tri1 id_2
);
  uwire id_4;
  wire  id_5;
  assign id_4 = 1;
  module_0 modCall_1 ();
  wire id_6, id_7;
  specify
    (id_8 => id_9) = 1;
    $setup(posedge id_10, posedge id_11, 1);
    (id_12 => id_13) = 1;
  endspecify
  always @(1) begin : LABEL_0
    id_10 <= 1;
  end
endmodule
