
synthesis -f "SonyVivazLCDDriver_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Fri May 13 23:02:03 2016


Command Line:  synthesis -f SonyVivazLCDDriver_impl1_lattice.synproj -gui -msgset Z:/GITHUB/Lattice/Sony Vivaz LCD driver/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = main.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p Z:/GITHUB/Lattice/Sony Vivaz LCD driver/impl1 (searchpath added)
-p Z:/GITHUB/Lattice/Sony Vivaz LCD driver (searchpath added)
VHDL library = work
VHDL design file = Z:/GITHUB/Lattice/Sony Vivaz LCD driver/main.vhd
VHDL design file = Z:/GITHUB/Lattice/Sony Vivaz LCD driver/constants.vhd
VHDL design file = Z:/GITHUB/Lattice/Sony Vivaz LCD driver/lcd_sender.vhd
NGD file = SonyVivazLCDDriver_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="Z:/GITHUB/Lattice/Sony Vivaz LCD driver/impl1"  />
Analyzing VHDL file z:/github/lattice/sony vivaz lcd driver/constants.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/constants.vhd(6): " arg1="constants" arg2="z:/github/lattice/sony vivaz lcd driver/constants.vhd" arg3="6"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/constants.vhd(14): " arg1="constants" arg2="z:/github/lattice/sony vivaz lcd driver/constants.vhd" arg3="14"  />
Analyzing VHDL file z:/github/lattice/sony vivaz lcd driver/main.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/main.vhd(9): " arg1="main" arg2="z:/github/lattice/sony vivaz lcd driver/main.vhd" arg3="9"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/main.vhd(20): " arg1="behavioral" arg2="z:/github/lattice/sony vivaz lcd driver/main.vhd" arg3="20"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/main.vhd(101): " arg1="size" arg2="z:/github/lattice/sony vivaz lcd driver/main.vhd" arg3="101"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(712): " arg1="size" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="712"  />
Analyzing VHDL file z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd(6): " arg1="lcd_sender" arg2="z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd(26): " arg1="behavioral" arg2="z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd" arg3="26"  />
unit main is not yet analyzed. VHDL-1485
z:/github/lattice/sony vivaz lcd driver/main.vhd(9): executing main(behavioral)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/main.vhd(18): " arg1="main" arg2="behavioral" arg3="z:/github/lattice/sony vivaz lcd driver/main.vhd" arg4="18"  />
Top module name (VHDL): main
Last elaborated design is main(behavioral)
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = main.



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="lcd_sender_payload_i"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="lcd_sender_payload_i"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="lcd_sender_payload_i"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="lcd_sender_payload_i"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="lcd_sender_payload_i"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="lcd_sender_payload_i"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="lcd_sender_payload_i"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="lcd_sender_payload_i"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/main.vhd(99): " arg1="lcd_sender_resetin_i_30" arg2="z:/github/lattice/sony vivaz lcd driver/main.vhd" arg3="99"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd(90): " arg1="\inst_lcd_sender/LCDBus_i_i16" arg2="z:/github/lattice/sony vivaz lcd driver/lcd_sender.vhd" arg3="90"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    129 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file SonyVivazLCDDriver_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 54 of 7209 (0 % )
CCU2D => 17
FD1P3AX => 28
FD1S3AX => 2
FD1S3AY => 1
FD1S3IX => 23
GSR => 1
LUT4 => 26
OB => 27
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk133, loads : 54
Clock Enable Nets
Number of Clock Enables: 7
Top 7 highest fanout Clock Enables:
  Net : clk133_enable_20, loads : 32
  Net : inst_lcd_sender/clk133_enable_13, loads : 8
  Net : clk133_enable_27, loads : 8
  Net : inst_lcd_sender/clk133_enable_2, loads : 1
  Net : inst_lcd_sender/clk133_enable_3, loads : 1
  Net : count_22__N_71, loads : 1
  Net : inst_lcd_sender/clk133_enable_4, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk133_enable_20, loads : 32
  Net : inst_lcd_sender/wr_N_129, loads : 9
  Net : clk133_enable_27, loads : 8
  Net : inst_lcd_sender/clk133_enable_13, loads : 8
  Net : inst_lcd_sender/state_i_0, loads : 7
  Net : inst_lcd_sender/state_i_1, loads : 7
  Net : lcd_sender_go_i, loads : 3
  Net : count_22, loads : 3
  Net : count_21, loads : 3
  Net : count_20, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk133]                  |    1.000 MHz|   93.809 MHz|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 73.566  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.310  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "SonyVivazLCDDriver_impl1.ngd" -o "SonyVivazLCDDriver_impl1_map.ncd" -pr "SonyVivazLCDDriver_impl1.prf" -mp "SonyVivazLCDDriver_impl1.mrp" -lpf "Z:/GITHUB/Lattice/Sony Vivaz LCD driver/impl1/SonyVivazLCDDriver_impl1.lpf" -lpf "Z:/GITHUB/Lattice/Sony Vivaz LCD driver/SonyVivazLCDDriver.lpf" -c 0            
map:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: SonyVivazLCDDriver_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     54 out of  7209 (1%)
      PFU registers:           54 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        32 out of  3432 (1%)
      SLICEs as Logic/ROM:     32 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         17 out of  3432 (0%)
   Number of LUT4s:         61 out of  6864 (1%)
      Number used as logic LUTs:         27
      Number used as distributed RAM:     0
      Number used as ripple logic:       34
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 115 (27%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net clk133: 31 loads, 31 rising, 0 falling (Driver: inst_clk )
   Number of Clock Enables:  7
     Net inst_lcd_sender/clk133_enable_13: 4 loads, 4 LSLICEs
     Net inst_lcd_sender/clk133_enable_2: 1 loads, 1 LSLICEs
     Net inst_lcd_sender/clk133_enable_3: 1 loads, 1 LSLICEs
     Net inst_lcd_sender/clk133_enable_4: 1 loads, 1 LSLICEs
     Net count_22__N_71: 1 loads, 1 LSLICEs
     Net clk133_enable_27: 4 loads, 4 LSLICEs
     Net clk133_enable_20: 5 loads, 5 LSLICEs
   Number of LSRs:  1
     Net clk133_enable_20: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net clk133_enable_20: 18 loads
     Net inst_lcd_sender/wr_N_129: 9 loads
     Net inst_lcd_sender/state_i_0: 7 loads
     Net inst_lcd_sender/state_i_1: 7 loads
     Net clk133_enable_27: 4 loads
     Net inst_lcd_sender/clk133_enable_13: 4 loads
     Net counter_0: 3 loads
     Net counter_7: 3 loads
     Net inst_lcd_sender/n570: 3 loads
     Net lcd_sender_go_i: 3 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 55 MB

Dumping design to file SonyVivazLCDDriver_impl1_map.ncd.

ncd2vdb "SonyVivazLCDDriver_impl1_map.ncd" ".vdbs/SonyVivazLCDDriver_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.

mpartrce -p "SonyVivazLCDDriver_impl1.p2t" -f "SonyVivazLCDDriver_impl1.p3t" -tf "SonyVivazLCDDriver_impl1.pt" "SonyVivazLCDDriver_impl1_map.ncd" "SonyVivazLCDDriver_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "SonyVivazLCDDriver_impl1_map.ncd"
Fri May 13 23:02:06 2016

PAR: Place And Route Diamond (64-bit) 3.7.1.502.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "Z:/GITHUB/Lattice/Sony Vivaz LCD driver/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF SonyVivazLCDDriver_impl1_map.ncd SonyVivazLCDDriver_impl1.dir/5_1.ncd SonyVivazLCDDriver_impl1.prf
Preference file: SonyVivazLCDDriver_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file SonyVivazLCDDriver_impl1_map.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   27+4(JTAG)/336     9% used
                  27+4(JTAG)/115     27% bonded

   SLICE             32/3432         <1% used

   OSC                1/1           100% used


Number of Signals: 128
Number of Connections: 252

Pin Constraint Summary:
   27 out of 27 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk133 (driver: inst_clk, clk load #: 31)


The following 1 signal is selected to use the secondary clock routing resources:
    clk133_enable_20 (driver: SLICE_34, clk load #: 0, sr load #: 12, ce load #: 5)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
..................
Placer score = 25949.
Finished Placer Phase 1.  REAL time: 5 secs 

Starting Placer Phase 2.
.
Placer score =  25912
Finished Placer Phase 2.  REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk133" from OSC on comp "inst_clk" on site "OSC", clk load = 31
  SECONDARY "clk133_enable_20" from F1 on comp "SLICE_34" on site "R14C20A", clk load = 0, ce load = 5, sr load = 12

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   27 + 4(JTAG) out of 336 (9.2%) PIO sites used.
   27 + 4(JTAG) out of 115 (27.0%) bonded PIO sites used.
   Number of PIO comps: 27; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 28 (  0%)  | -          | -         |
| 1        | 8 / 29 ( 27%)  | 2.5V       | -         |
| 2        | 19 / 29 ( 65%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 4 secs 

Dumping design to file SonyVivazLCDDriver_impl1.dir/5_1.ncd.

0 connections routed; 252 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 7 secs 

Start NBR router at 23:02:13 05/13/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 23:02:13 05/13/16

Start NBR section for initial routing at 23:02:13 05/13/16
Level 1, iteration 1
0(0.00%) conflict; 143(56.75%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.796ns/0.000ns; real time: 7 secs 
Level 4, iteration 1
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.448ns/0.000ns; real time: 7 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 23:02:13 05/13/16
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.448ns/0.000ns; real time: 7 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.448ns/0.000ns; real time: 7 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 23:02:13 05/13/16

Start NBR section for re-routing at 23:02:13 05/13/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.448ns/0.000ns; real time: 7 secs 

Start NBR section for post-routing at 23:02:13 05/13/16

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 10.448ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 6 secs 
Total REAL time: 8 secs 
Completely routed.
End of route.  252 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file SonyVivazLCDDriver_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 10.448
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.307
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 8 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "SonyVivazLCDDriver_impl1.t2b" -w "SonyVivazLCDDriver_impl1.ncd" -jedec "SonyVivazLCDDriver_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file SonyVivazLCDDriver_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from SonyVivazLCDDriver_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.90.
 
Saving bit stream in "SonyVivazLCDDriver_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 

bitgen -f "SonyVivazLCDDriver_impl1.t2b" -w "SonyVivazLCDDriver_impl1.ncd" "SonyVivazLCDDriver_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file SonyVivazLCDDriver_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from SonyVivazLCDDriver_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.90.
 
Saving bit stream in "SonyVivazLCDDriver_impl1.bit".
