
heaters_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003584  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08003644  08003644  00004644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003784  08003784  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003784  08003784  00005010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003784  08003784  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003784  08003784  00004784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003788  08003788  00004788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800378c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000010  0800379c  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000098  0800379c  00005098  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000075a0  00000000  00000000  00005038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001976  00000000  00000000  0000c5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b0  00000000  00000000  0000df50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005e2  00000000  00000000  0000e700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fd5d  00000000  00000000  0000ece2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b3ea  00000000  00000000  0001ea3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005cbb9  00000000  00000000  00029e29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000869e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001adc  00000000  00000000  00086a28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00088504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800362c 	.word	0x0800362c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	0800362c 	.word	0x0800362c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_fdiv>:
 80003f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003f6:	4646      	mov	r6, r8
 80003f8:	464f      	mov	r7, r9
 80003fa:	46d6      	mov	lr, sl
 80003fc:	0245      	lsls	r5, r0, #9
 80003fe:	b5c0      	push	{r6, r7, lr}
 8000400:	0fc3      	lsrs	r3, r0, #31
 8000402:	0047      	lsls	r7, r0, #1
 8000404:	4698      	mov	r8, r3
 8000406:	1c0e      	adds	r6, r1, #0
 8000408:	0a6d      	lsrs	r5, r5, #9
 800040a:	0e3f      	lsrs	r7, r7, #24
 800040c:	d05b      	beq.n	80004c6 <__aeabi_fdiv+0xd2>
 800040e:	2fff      	cmp	r7, #255	@ 0xff
 8000410:	d021      	beq.n	8000456 <__aeabi_fdiv+0x62>
 8000412:	2380      	movs	r3, #128	@ 0x80
 8000414:	00ed      	lsls	r5, r5, #3
 8000416:	04db      	lsls	r3, r3, #19
 8000418:	431d      	orrs	r5, r3
 800041a:	2300      	movs	r3, #0
 800041c:	4699      	mov	r9, r3
 800041e:	469a      	mov	sl, r3
 8000420:	3f7f      	subs	r7, #127	@ 0x7f
 8000422:	0274      	lsls	r4, r6, #9
 8000424:	0073      	lsls	r3, r6, #1
 8000426:	0a64      	lsrs	r4, r4, #9
 8000428:	0e1b      	lsrs	r3, r3, #24
 800042a:	0ff6      	lsrs	r6, r6, #31
 800042c:	2b00      	cmp	r3, #0
 800042e:	d020      	beq.n	8000472 <__aeabi_fdiv+0x7e>
 8000430:	2bff      	cmp	r3, #255	@ 0xff
 8000432:	d043      	beq.n	80004bc <__aeabi_fdiv+0xc8>
 8000434:	2280      	movs	r2, #128	@ 0x80
 8000436:	2000      	movs	r0, #0
 8000438:	00e4      	lsls	r4, r4, #3
 800043a:	04d2      	lsls	r2, r2, #19
 800043c:	4314      	orrs	r4, r2
 800043e:	3b7f      	subs	r3, #127	@ 0x7f
 8000440:	4642      	mov	r2, r8
 8000442:	1aff      	subs	r7, r7, r3
 8000444:	464b      	mov	r3, r9
 8000446:	4072      	eors	r2, r6
 8000448:	2b0f      	cmp	r3, #15
 800044a:	d900      	bls.n	800044e <__aeabi_fdiv+0x5a>
 800044c:	e09d      	b.n	800058a <__aeabi_fdiv+0x196>
 800044e:	4971      	ldr	r1, [pc, #452]	@ (8000614 <__aeabi_fdiv+0x220>)
 8000450:	009b      	lsls	r3, r3, #2
 8000452:	58cb      	ldr	r3, [r1, r3]
 8000454:	469f      	mov	pc, r3
 8000456:	2d00      	cmp	r5, #0
 8000458:	d15a      	bne.n	8000510 <__aeabi_fdiv+0x11c>
 800045a:	2308      	movs	r3, #8
 800045c:	4699      	mov	r9, r3
 800045e:	3b06      	subs	r3, #6
 8000460:	0274      	lsls	r4, r6, #9
 8000462:	469a      	mov	sl, r3
 8000464:	0073      	lsls	r3, r6, #1
 8000466:	27ff      	movs	r7, #255	@ 0xff
 8000468:	0a64      	lsrs	r4, r4, #9
 800046a:	0e1b      	lsrs	r3, r3, #24
 800046c:	0ff6      	lsrs	r6, r6, #31
 800046e:	2b00      	cmp	r3, #0
 8000470:	d1de      	bne.n	8000430 <__aeabi_fdiv+0x3c>
 8000472:	2c00      	cmp	r4, #0
 8000474:	d13b      	bne.n	80004ee <__aeabi_fdiv+0xfa>
 8000476:	2301      	movs	r3, #1
 8000478:	4642      	mov	r2, r8
 800047a:	4649      	mov	r1, r9
 800047c:	4072      	eors	r2, r6
 800047e:	4319      	orrs	r1, r3
 8000480:	290e      	cmp	r1, #14
 8000482:	d818      	bhi.n	80004b6 <__aeabi_fdiv+0xc2>
 8000484:	4864      	ldr	r0, [pc, #400]	@ (8000618 <__aeabi_fdiv+0x224>)
 8000486:	0089      	lsls	r1, r1, #2
 8000488:	5841      	ldr	r1, [r0, r1]
 800048a:	468f      	mov	pc, r1
 800048c:	4653      	mov	r3, sl
 800048e:	2b02      	cmp	r3, #2
 8000490:	d100      	bne.n	8000494 <__aeabi_fdiv+0xa0>
 8000492:	e0b8      	b.n	8000606 <__aeabi_fdiv+0x212>
 8000494:	2b03      	cmp	r3, #3
 8000496:	d06e      	beq.n	8000576 <__aeabi_fdiv+0x182>
 8000498:	4642      	mov	r2, r8
 800049a:	002c      	movs	r4, r5
 800049c:	2b01      	cmp	r3, #1
 800049e:	d140      	bne.n	8000522 <__aeabi_fdiv+0x12e>
 80004a0:	2000      	movs	r0, #0
 80004a2:	2400      	movs	r4, #0
 80004a4:	05c0      	lsls	r0, r0, #23
 80004a6:	4320      	orrs	r0, r4
 80004a8:	07d2      	lsls	r2, r2, #31
 80004aa:	4310      	orrs	r0, r2
 80004ac:	bce0      	pop	{r5, r6, r7}
 80004ae:	46ba      	mov	sl, r7
 80004b0:	46b1      	mov	r9, r6
 80004b2:	46a8      	mov	r8, r5
 80004b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b6:	20ff      	movs	r0, #255	@ 0xff
 80004b8:	2400      	movs	r4, #0
 80004ba:	e7f3      	b.n	80004a4 <__aeabi_fdiv+0xb0>
 80004bc:	2c00      	cmp	r4, #0
 80004be:	d120      	bne.n	8000502 <__aeabi_fdiv+0x10e>
 80004c0:	2302      	movs	r3, #2
 80004c2:	3fff      	subs	r7, #255	@ 0xff
 80004c4:	e7d8      	b.n	8000478 <__aeabi_fdiv+0x84>
 80004c6:	2d00      	cmp	r5, #0
 80004c8:	d105      	bne.n	80004d6 <__aeabi_fdiv+0xe2>
 80004ca:	2304      	movs	r3, #4
 80004cc:	4699      	mov	r9, r3
 80004ce:	3b03      	subs	r3, #3
 80004d0:	2700      	movs	r7, #0
 80004d2:	469a      	mov	sl, r3
 80004d4:	e7a5      	b.n	8000422 <__aeabi_fdiv+0x2e>
 80004d6:	0028      	movs	r0, r5
 80004d8:	f000 fa6c 	bl	80009b4 <__clzsi2>
 80004dc:	2776      	movs	r7, #118	@ 0x76
 80004de:	1f43      	subs	r3, r0, #5
 80004e0:	409d      	lsls	r5, r3
 80004e2:	2300      	movs	r3, #0
 80004e4:	427f      	negs	r7, r7
 80004e6:	4699      	mov	r9, r3
 80004e8:	469a      	mov	sl, r3
 80004ea:	1a3f      	subs	r7, r7, r0
 80004ec:	e799      	b.n	8000422 <__aeabi_fdiv+0x2e>
 80004ee:	0020      	movs	r0, r4
 80004f0:	f000 fa60 	bl	80009b4 <__clzsi2>
 80004f4:	1f43      	subs	r3, r0, #5
 80004f6:	409c      	lsls	r4, r3
 80004f8:	2376      	movs	r3, #118	@ 0x76
 80004fa:	425b      	negs	r3, r3
 80004fc:	1a1b      	subs	r3, r3, r0
 80004fe:	2000      	movs	r0, #0
 8000500:	e79e      	b.n	8000440 <__aeabi_fdiv+0x4c>
 8000502:	2303      	movs	r3, #3
 8000504:	464a      	mov	r2, r9
 8000506:	431a      	orrs	r2, r3
 8000508:	4691      	mov	r9, r2
 800050a:	2003      	movs	r0, #3
 800050c:	33fc      	adds	r3, #252	@ 0xfc
 800050e:	e797      	b.n	8000440 <__aeabi_fdiv+0x4c>
 8000510:	230c      	movs	r3, #12
 8000512:	4699      	mov	r9, r3
 8000514:	3b09      	subs	r3, #9
 8000516:	27ff      	movs	r7, #255	@ 0xff
 8000518:	469a      	mov	sl, r3
 800051a:	e782      	b.n	8000422 <__aeabi_fdiv+0x2e>
 800051c:	2803      	cmp	r0, #3
 800051e:	d02c      	beq.n	800057a <__aeabi_fdiv+0x186>
 8000520:	0032      	movs	r2, r6
 8000522:	0038      	movs	r0, r7
 8000524:	307f      	adds	r0, #127	@ 0x7f
 8000526:	2800      	cmp	r0, #0
 8000528:	dd47      	ble.n	80005ba <__aeabi_fdiv+0x1c6>
 800052a:	0763      	lsls	r3, r4, #29
 800052c:	d004      	beq.n	8000538 <__aeabi_fdiv+0x144>
 800052e:	230f      	movs	r3, #15
 8000530:	4023      	ands	r3, r4
 8000532:	2b04      	cmp	r3, #4
 8000534:	d000      	beq.n	8000538 <__aeabi_fdiv+0x144>
 8000536:	3404      	adds	r4, #4
 8000538:	0123      	lsls	r3, r4, #4
 800053a:	d503      	bpl.n	8000544 <__aeabi_fdiv+0x150>
 800053c:	0038      	movs	r0, r7
 800053e:	4b37      	ldr	r3, [pc, #220]	@ (800061c <__aeabi_fdiv+0x228>)
 8000540:	3080      	adds	r0, #128	@ 0x80
 8000542:	401c      	ands	r4, r3
 8000544:	28fe      	cmp	r0, #254	@ 0xfe
 8000546:	dcb6      	bgt.n	80004b6 <__aeabi_fdiv+0xc2>
 8000548:	01a4      	lsls	r4, r4, #6
 800054a:	0a64      	lsrs	r4, r4, #9
 800054c:	b2c0      	uxtb	r0, r0
 800054e:	e7a9      	b.n	80004a4 <__aeabi_fdiv+0xb0>
 8000550:	2480      	movs	r4, #128	@ 0x80
 8000552:	2200      	movs	r2, #0
 8000554:	20ff      	movs	r0, #255	@ 0xff
 8000556:	03e4      	lsls	r4, r4, #15
 8000558:	e7a4      	b.n	80004a4 <__aeabi_fdiv+0xb0>
 800055a:	2380      	movs	r3, #128	@ 0x80
 800055c:	03db      	lsls	r3, r3, #15
 800055e:	421d      	tst	r5, r3
 8000560:	d001      	beq.n	8000566 <__aeabi_fdiv+0x172>
 8000562:	421c      	tst	r4, r3
 8000564:	d00b      	beq.n	800057e <__aeabi_fdiv+0x18a>
 8000566:	2480      	movs	r4, #128	@ 0x80
 8000568:	03e4      	lsls	r4, r4, #15
 800056a:	432c      	orrs	r4, r5
 800056c:	0264      	lsls	r4, r4, #9
 800056e:	4642      	mov	r2, r8
 8000570:	20ff      	movs	r0, #255	@ 0xff
 8000572:	0a64      	lsrs	r4, r4, #9
 8000574:	e796      	b.n	80004a4 <__aeabi_fdiv+0xb0>
 8000576:	4646      	mov	r6, r8
 8000578:	002c      	movs	r4, r5
 800057a:	2380      	movs	r3, #128	@ 0x80
 800057c:	03db      	lsls	r3, r3, #15
 800057e:	431c      	orrs	r4, r3
 8000580:	0264      	lsls	r4, r4, #9
 8000582:	0032      	movs	r2, r6
 8000584:	20ff      	movs	r0, #255	@ 0xff
 8000586:	0a64      	lsrs	r4, r4, #9
 8000588:	e78c      	b.n	80004a4 <__aeabi_fdiv+0xb0>
 800058a:	016d      	lsls	r5, r5, #5
 800058c:	0160      	lsls	r0, r4, #5
 800058e:	4285      	cmp	r5, r0
 8000590:	d22d      	bcs.n	80005ee <__aeabi_fdiv+0x1fa>
 8000592:	231b      	movs	r3, #27
 8000594:	2400      	movs	r4, #0
 8000596:	3f01      	subs	r7, #1
 8000598:	2601      	movs	r6, #1
 800059a:	0029      	movs	r1, r5
 800059c:	0064      	lsls	r4, r4, #1
 800059e:	006d      	lsls	r5, r5, #1
 80005a0:	2900      	cmp	r1, #0
 80005a2:	db01      	blt.n	80005a8 <__aeabi_fdiv+0x1b4>
 80005a4:	4285      	cmp	r5, r0
 80005a6:	d301      	bcc.n	80005ac <__aeabi_fdiv+0x1b8>
 80005a8:	1a2d      	subs	r5, r5, r0
 80005aa:	4334      	orrs	r4, r6
 80005ac:	3b01      	subs	r3, #1
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d1f3      	bne.n	800059a <__aeabi_fdiv+0x1a6>
 80005b2:	1e6b      	subs	r3, r5, #1
 80005b4:	419d      	sbcs	r5, r3
 80005b6:	432c      	orrs	r4, r5
 80005b8:	e7b3      	b.n	8000522 <__aeabi_fdiv+0x12e>
 80005ba:	2301      	movs	r3, #1
 80005bc:	1a1b      	subs	r3, r3, r0
 80005be:	2b1b      	cmp	r3, #27
 80005c0:	dd00      	ble.n	80005c4 <__aeabi_fdiv+0x1d0>
 80005c2:	e76d      	b.n	80004a0 <__aeabi_fdiv+0xac>
 80005c4:	0021      	movs	r1, r4
 80005c6:	379e      	adds	r7, #158	@ 0x9e
 80005c8:	40d9      	lsrs	r1, r3
 80005ca:	40bc      	lsls	r4, r7
 80005cc:	000b      	movs	r3, r1
 80005ce:	1e61      	subs	r1, r4, #1
 80005d0:	418c      	sbcs	r4, r1
 80005d2:	4323      	orrs	r3, r4
 80005d4:	0759      	lsls	r1, r3, #29
 80005d6:	d004      	beq.n	80005e2 <__aeabi_fdiv+0x1ee>
 80005d8:	210f      	movs	r1, #15
 80005da:	4019      	ands	r1, r3
 80005dc:	2904      	cmp	r1, #4
 80005de:	d000      	beq.n	80005e2 <__aeabi_fdiv+0x1ee>
 80005e0:	3304      	adds	r3, #4
 80005e2:	0159      	lsls	r1, r3, #5
 80005e4:	d413      	bmi.n	800060e <__aeabi_fdiv+0x21a>
 80005e6:	019b      	lsls	r3, r3, #6
 80005e8:	2000      	movs	r0, #0
 80005ea:	0a5c      	lsrs	r4, r3, #9
 80005ec:	e75a      	b.n	80004a4 <__aeabi_fdiv+0xb0>
 80005ee:	231a      	movs	r3, #26
 80005f0:	2401      	movs	r4, #1
 80005f2:	1a2d      	subs	r5, r5, r0
 80005f4:	e7d0      	b.n	8000598 <__aeabi_fdiv+0x1a4>
 80005f6:	1e98      	subs	r0, r3, #2
 80005f8:	4243      	negs	r3, r0
 80005fa:	4158      	adcs	r0, r3
 80005fc:	4240      	negs	r0, r0
 80005fe:	0032      	movs	r2, r6
 8000600:	2400      	movs	r4, #0
 8000602:	b2c0      	uxtb	r0, r0
 8000604:	e74e      	b.n	80004a4 <__aeabi_fdiv+0xb0>
 8000606:	4642      	mov	r2, r8
 8000608:	20ff      	movs	r0, #255	@ 0xff
 800060a:	2400      	movs	r4, #0
 800060c:	e74a      	b.n	80004a4 <__aeabi_fdiv+0xb0>
 800060e:	2001      	movs	r0, #1
 8000610:	2400      	movs	r4, #0
 8000612:	e747      	b.n	80004a4 <__aeabi_fdiv+0xb0>
 8000614:	08003670 	.word	0x08003670
 8000618:	080036b0 	.word	0x080036b0
 800061c:	f7ffffff 	.word	0xf7ffffff

08000620 <__aeabi_fmul>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	464f      	mov	r7, r9
 8000624:	4646      	mov	r6, r8
 8000626:	46d6      	mov	lr, sl
 8000628:	0044      	lsls	r4, r0, #1
 800062a:	b5c0      	push	{r6, r7, lr}
 800062c:	0246      	lsls	r6, r0, #9
 800062e:	1c0f      	adds	r7, r1, #0
 8000630:	0a76      	lsrs	r6, r6, #9
 8000632:	0e24      	lsrs	r4, r4, #24
 8000634:	0fc5      	lsrs	r5, r0, #31
 8000636:	2c00      	cmp	r4, #0
 8000638:	d100      	bne.n	800063c <__aeabi_fmul+0x1c>
 800063a:	e0da      	b.n	80007f2 <__aeabi_fmul+0x1d2>
 800063c:	2cff      	cmp	r4, #255	@ 0xff
 800063e:	d074      	beq.n	800072a <__aeabi_fmul+0x10a>
 8000640:	2380      	movs	r3, #128	@ 0x80
 8000642:	00f6      	lsls	r6, r6, #3
 8000644:	04db      	lsls	r3, r3, #19
 8000646:	431e      	orrs	r6, r3
 8000648:	2300      	movs	r3, #0
 800064a:	4699      	mov	r9, r3
 800064c:	469a      	mov	sl, r3
 800064e:	3c7f      	subs	r4, #127	@ 0x7f
 8000650:	027b      	lsls	r3, r7, #9
 8000652:	0a5b      	lsrs	r3, r3, #9
 8000654:	4698      	mov	r8, r3
 8000656:	007b      	lsls	r3, r7, #1
 8000658:	0e1b      	lsrs	r3, r3, #24
 800065a:	0fff      	lsrs	r7, r7, #31
 800065c:	2b00      	cmp	r3, #0
 800065e:	d074      	beq.n	800074a <__aeabi_fmul+0x12a>
 8000660:	2bff      	cmp	r3, #255	@ 0xff
 8000662:	d100      	bne.n	8000666 <__aeabi_fmul+0x46>
 8000664:	e08e      	b.n	8000784 <__aeabi_fmul+0x164>
 8000666:	4642      	mov	r2, r8
 8000668:	2180      	movs	r1, #128	@ 0x80
 800066a:	00d2      	lsls	r2, r2, #3
 800066c:	04c9      	lsls	r1, r1, #19
 800066e:	4311      	orrs	r1, r2
 8000670:	3b7f      	subs	r3, #127	@ 0x7f
 8000672:	002a      	movs	r2, r5
 8000674:	18e4      	adds	r4, r4, r3
 8000676:	464b      	mov	r3, r9
 8000678:	407a      	eors	r2, r7
 800067a:	4688      	mov	r8, r1
 800067c:	b2d2      	uxtb	r2, r2
 800067e:	2b0a      	cmp	r3, #10
 8000680:	dc75      	bgt.n	800076e <__aeabi_fmul+0x14e>
 8000682:	464b      	mov	r3, r9
 8000684:	2000      	movs	r0, #0
 8000686:	2b02      	cmp	r3, #2
 8000688:	dd0f      	ble.n	80006aa <__aeabi_fmul+0x8a>
 800068a:	4649      	mov	r1, r9
 800068c:	2301      	movs	r3, #1
 800068e:	408b      	lsls	r3, r1
 8000690:	21a6      	movs	r1, #166	@ 0xa6
 8000692:	00c9      	lsls	r1, r1, #3
 8000694:	420b      	tst	r3, r1
 8000696:	d169      	bne.n	800076c <__aeabi_fmul+0x14c>
 8000698:	2190      	movs	r1, #144	@ 0x90
 800069a:	0089      	lsls	r1, r1, #2
 800069c:	420b      	tst	r3, r1
 800069e:	d000      	beq.n	80006a2 <__aeabi_fmul+0x82>
 80006a0:	e100      	b.n	80008a4 <__aeabi_fmul+0x284>
 80006a2:	2188      	movs	r1, #136	@ 0x88
 80006a4:	4219      	tst	r1, r3
 80006a6:	d000      	beq.n	80006aa <__aeabi_fmul+0x8a>
 80006a8:	e0f5      	b.n	8000896 <__aeabi_fmul+0x276>
 80006aa:	4641      	mov	r1, r8
 80006ac:	0409      	lsls	r1, r1, #16
 80006ae:	0c09      	lsrs	r1, r1, #16
 80006b0:	4643      	mov	r3, r8
 80006b2:	0008      	movs	r0, r1
 80006b4:	0c35      	lsrs	r5, r6, #16
 80006b6:	0436      	lsls	r6, r6, #16
 80006b8:	0c1b      	lsrs	r3, r3, #16
 80006ba:	0c36      	lsrs	r6, r6, #16
 80006bc:	4370      	muls	r0, r6
 80006be:	4369      	muls	r1, r5
 80006c0:	435e      	muls	r6, r3
 80006c2:	435d      	muls	r5, r3
 80006c4:	1876      	adds	r6, r6, r1
 80006c6:	0c03      	lsrs	r3, r0, #16
 80006c8:	199b      	adds	r3, r3, r6
 80006ca:	4299      	cmp	r1, r3
 80006cc:	d903      	bls.n	80006d6 <__aeabi_fmul+0xb6>
 80006ce:	2180      	movs	r1, #128	@ 0x80
 80006d0:	0249      	lsls	r1, r1, #9
 80006d2:	468c      	mov	ip, r1
 80006d4:	4465      	add	r5, ip
 80006d6:	0400      	lsls	r0, r0, #16
 80006d8:	0419      	lsls	r1, r3, #16
 80006da:	0c00      	lsrs	r0, r0, #16
 80006dc:	1809      	adds	r1, r1, r0
 80006de:	018e      	lsls	r6, r1, #6
 80006e0:	1e70      	subs	r0, r6, #1
 80006e2:	4186      	sbcs	r6, r0
 80006e4:	0c1b      	lsrs	r3, r3, #16
 80006e6:	0e89      	lsrs	r1, r1, #26
 80006e8:	195b      	adds	r3, r3, r5
 80006ea:	430e      	orrs	r6, r1
 80006ec:	019b      	lsls	r3, r3, #6
 80006ee:	431e      	orrs	r6, r3
 80006f0:	011b      	lsls	r3, r3, #4
 80006f2:	d46c      	bmi.n	80007ce <__aeabi_fmul+0x1ae>
 80006f4:	0023      	movs	r3, r4
 80006f6:	337f      	adds	r3, #127	@ 0x7f
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	dc00      	bgt.n	80006fe <__aeabi_fmul+0xde>
 80006fc:	e0b1      	b.n	8000862 <__aeabi_fmul+0x242>
 80006fe:	0015      	movs	r5, r2
 8000700:	0771      	lsls	r1, r6, #29
 8000702:	d00b      	beq.n	800071c <__aeabi_fmul+0xfc>
 8000704:	200f      	movs	r0, #15
 8000706:	0021      	movs	r1, r4
 8000708:	4030      	ands	r0, r6
 800070a:	2804      	cmp	r0, #4
 800070c:	d006      	beq.n	800071c <__aeabi_fmul+0xfc>
 800070e:	3604      	adds	r6, #4
 8000710:	0132      	lsls	r2, r6, #4
 8000712:	d503      	bpl.n	800071c <__aeabi_fmul+0xfc>
 8000714:	4b6e      	ldr	r3, [pc, #440]	@ (80008d0 <__aeabi_fmul+0x2b0>)
 8000716:	401e      	ands	r6, r3
 8000718:	000b      	movs	r3, r1
 800071a:	3380      	adds	r3, #128	@ 0x80
 800071c:	2bfe      	cmp	r3, #254	@ 0xfe
 800071e:	dd00      	ble.n	8000722 <__aeabi_fmul+0x102>
 8000720:	e0bd      	b.n	800089e <__aeabi_fmul+0x27e>
 8000722:	01b2      	lsls	r2, r6, #6
 8000724:	0a52      	lsrs	r2, r2, #9
 8000726:	b2db      	uxtb	r3, r3
 8000728:	e048      	b.n	80007bc <__aeabi_fmul+0x19c>
 800072a:	2e00      	cmp	r6, #0
 800072c:	d000      	beq.n	8000730 <__aeabi_fmul+0x110>
 800072e:	e092      	b.n	8000856 <__aeabi_fmul+0x236>
 8000730:	2308      	movs	r3, #8
 8000732:	4699      	mov	r9, r3
 8000734:	3b06      	subs	r3, #6
 8000736:	469a      	mov	sl, r3
 8000738:	027b      	lsls	r3, r7, #9
 800073a:	0a5b      	lsrs	r3, r3, #9
 800073c:	4698      	mov	r8, r3
 800073e:	007b      	lsls	r3, r7, #1
 8000740:	24ff      	movs	r4, #255	@ 0xff
 8000742:	0e1b      	lsrs	r3, r3, #24
 8000744:	0fff      	lsrs	r7, r7, #31
 8000746:	2b00      	cmp	r3, #0
 8000748:	d18a      	bne.n	8000660 <__aeabi_fmul+0x40>
 800074a:	4642      	mov	r2, r8
 800074c:	2a00      	cmp	r2, #0
 800074e:	d164      	bne.n	800081a <__aeabi_fmul+0x1fa>
 8000750:	4649      	mov	r1, r9
 8000752:	3201      	adds	r2, #1
 8000754:	4311      	orrs	r1, r2
 8000756:	4689      	mov	r9, r1
 8000758:	290a      	cmp	r1, #10
 800075a:	dc08      	bgt.n	800076e <__aeabi_fmul+0x14e>
 800075c:	407d      	eors	r5, r7
 800075e:	2001      	movs	r0, #1
 8000760:	b2ea      	uxtb	r2, r5
 8000762:	2902      	cmp	r1, #2
 8000764:	dc91      	bgt.n	800068a <__aeabi_fmul+0x6a>
 8000766:	0015      	movs	r5, r2
 8000768:	2200      	movs	r2, #0
 800076a:	e027      	b.n	80007bc <__aeabi_fmul+0x19c>
 800076c:	0015      	movs	r5, r2
 800076e:	4653      	mov	r3, sl
 8000770:	2b02      	cmp	r3, #2
 8000772:	d100      	bne.n	8000776 <__aeabi_fmul+0x156>
 8000774:	e093      	b.n	800089e <__aeabi_fmul+0x27e>
 8000776:	2b03      	cmp	r3, #3
 8000778:	d01a      	beq.n	80007b0 <__aeabi_fmul+0x190>
 800077a:	2b01      	cmp	r3, #1
 800077c:	d12c      	bne.n	80007d8 <__aeabi_fmul+0x1b8>
 800077e:	2300      	movs	r3, #0
 8000780:	2200      	movs	r2, #0
 8000782:	e01b      	b.n	80007bc <__aeabi_fmul+0x19c>
 8000784:	4643      	mov	r3, r8
 8000786:	34ff      	adds	r4, #255	@ 0xff
 8000788:	2b00      	cmp	r3, #0
 800078a:	d055      	beq.n	8000838 <__aeabi_fmul+0x218>
 800078c:	2103      	movs	r1, #3
 800078e:	464b      	mov	r3, r9
 8000790:	430b      	orrs	r3, r1
 8000792:	0019      	movs	r1, r3
 8000794:	2b0a      	cmp	r3, #10
 8000796:	dc00      	bgt.n	800079a <__aeabi_fmul+0x17a>
 8000798:	e092      	b.n	80008c0 <__aeabi_fmul+0x2a0>
 800079a:	2b0f      	cmp	r3, #15
 800079c:	d000      	beq.n	80007a0 <__aeabi_fmul+0x180>
 800079e:	e08c      	b.n	80008ba <__aeabi_fmul+0x29a>
 80007a0:	2280      	movs	r2, #128	@ 0x80
 80007a2:	03d2      	lsls	r2, r2, #15
 80007a4:	4216      	tst	r6, r2
 80007a6:	d003      	beq.n	80007b0 <__aeabi_fmul+0x190>
 80007a8:	4643      	mov	r3, r8
 80007aa:	4213      	tst	r3, r2
 80007ac:	d100      	bne.n	80007b0 <__aeabi_fmul+0x190>
 80007ae:	e07d      	b.n	80008ac <__aeabi_fmul+0x28c>
 80007b0:	2280      	movs	r2, #128	@ 0x80
 80007b2:	03d2      	lsls	r2, r2, #15
 80007b4:	4332      	orrs	r2, r6
 80007b6:	0252      	lsls	r2, r2, #9
 80007b8:	0a52      	lsrs	r2, r2, #9
 80007ba:	23ff      	movs	r3, #255	@ 0xff
 80007bc:	05d8      	lsls	r0, r3, #23
 80007be:	07ed      	lsls	r5, r5, #31
 80007c0:	4310      	orrs	r0, r2
 80007c2:	4328      	orrs	r0, r5
 80007c4:	bce0      	pop	{r5, r6, r7}
 80007c6:	46ba      	mov	sl, r7
 80007c8:	46b1      	mov	r9, r6
 80007ca:	46a8      	mov	r8, r5
 80007cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ce:	2301      	movs	r3, #1
 80007d0:	0015      	movs	r5, r2
 80007d2:	0871      	lsrs	r1, r6, #1
 80007d4:	401e      	ands	r6, r3
 80007d6:	430e      	orrs	r6, r1
 80007d8:	0023      	movs	r3, r4
 80007da:	3380      	adds	r3, #128	@ 0x80
 80007dc:	1c61      	adds	r1, r4, #1
 80007de:	2b00      	cmp	r3, #0
 80007e0:	dd41      	ble.n	8000866 <__aeabi_fmul+0x246>
 80007e2:	0772      	lsls	r2, r6, #29
 80007e4:	d094      	beq.n	8000710 <__aeabi_fmul+0xf0>
 80007e6:	220f      	movs	r2, #15
 80007e8:	4032      	ands	r2, r6
 80007ea:	2a04      	cmp	r2, #4
 80007ec:	d000      	beq.n	80007f0 <__aeabi_fmul+0x1d0>
 80007ee:	e78e      	b.n	800070e <__aeabi_fmul+0xee>
 80007f0:	e78e      	b.n	8000710 <__aeabi_fmul+0xf0>
 80007f2:	2e00      	cmp	r6, #0
 80007f4:	d105      	bne.n	8000802 <__aeabi_fmul+0x1e2>
 80007f6:	2304      	movs	r3, #4
 80007f8:	4699      	mov	r9, r3
 80007fa:	3b03      	subs	r3, #3
 80007fc:	2400      	movs	r4, #0
 80007fe:	469a      	mov	sl, r3
 8000800:	e726      	b.n	8000650 <__aeabi_fmul+0x30>
 8000802:	0030      	movs	r0, r6
 8000804:	f000 f8d6 	bl	80009b4 <__clzsi2>
 8000808:	2476      	movs	r4, #118	@ 0x76
 800080a:	1f43      	subs	r3, r0, #5
 800080c:	409e      	lsls	r6, r3
 800080e:	2300      	movs	r3, #0
 8000810:	4264      	negs	r4, r4
 8000812:	4699      	mov	r9, r3
 8000814:	469a      	mov	sl, r3
 8000816:	1a24      	subs	r4, r4, r0
 8000818:	e71a      	b.n	8000650 <__aeabi_fmul+0x30>
 800081a:	4640      	mov	r0, r8
 800081c:	f000 f8ca 	bl	80009b4 <__clzsi2>
 8000820:	464b      	mov	r3, r9
 8000822:	1a24      	subs	r4, r4, r0
 8000824:	3c76      	subs	r4, #118	@ 0x76
 8000826:	2b0a      	cmp	r3, #10
 8000828:	dca1      	bgt.n	800076e <__aeabi_fmul+0x14e>
 800082a:	4643      	mov	r3, r8
 800082c:	3805      	subs	r0, #5
 800082e:	4083      	lsls	r3, r0
 8000830:	407d      	eors	r5, r7
 8000832:	4698      	mov	r8, r3
 8000834:	b2ea      	uxtb	r2, r5
 8000836:	e724      	b.n	8000682 <__aeabi_fmul+0x62>
 8000838:	464a      	mov	r2, r9
 800083a:	3302      	adds	r3, #2
 800083c:	4313      	orrs	r3, r2
 800083e:	002a      	movs	r2, r5
 8000840:	407a      	eors	r2, r7
 8000842:	b2d2      	uxtb	r2, r2
 8000844:	2b0a      	cmp	r3, #10
 8000846:	dc92      	bgt.n	800076e <__aeabi_fmul+0x14e>
 8000848:	4649      	mov	r1, r9
 800084a:	0015      	movs	r5, r2
 800084c:	2900      	cmp	r1, #0
 800084e:	d026      	beq.n	800089e <__aeabi_fmul+0x27e>
 8000850:	4699      	mov	r9, r3
 8000852:	2002      	movs	r0, #2
 8000854:	e719      	b.n	800068a <__aeabi_fmul+0x6a>
 8000856:	230c      	movs	r3, #12
 8000858:	4699      	mov	r9, r3
 800085a:	3b09      	subs	r3, #9
 800085c:	24ff      	movs	r4, #255	@ 0xff
 800085e:	469a      	mov	sl, r3
 8000860:	e6f6      	b.n	8000650 <__aeabi_fmul+0x30>
 8000862:	0015      	movs	r5, r2
 8000864:	0021      	movs	r1, r4
 8000866:	2201      	movs	r2, #1
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	2b1b      	cmp	r3, #27
 800086c:	dd00      	ble.n	8000870 <__aeabi_fmul+0x250>
 800086e:	e786      	b.n	800077e <__aeabi_fmul+0x15e>
 8000870:	319e      	adds	r1, #158	@ 0x9e
 8000872:	0032      	movs	r2, r6
 8000874:	408e      	lsls	r6, r1
 8000876:	40da      	lsrs	r2, r3
 8000878:	1e73      	subs	r3, r6, #1
 800087a:	419e      	sbcs	r6, r3
 800087c:	4332      	orrs	r2, r6
 800087e:	0753      	lsls	r3, r2, #29
 8000880:	d004      	beq.n	800088c <__aeabi_fmul+0x26c>
 8000882:	230f      	movs	r3, #15
 8000884:	4013      	ands	r3, r2
 8000886:	2b04      	cmp	r3, #4
 8000888:	d000      	beq.n	800088c <__aeabi_fmul+0x26c>
 800088a:	3204      	adds	r2, #4
 800088c:	0153      	lsls	r3, r2, #5
 800088e:	d510      	bpl.n	80008b2 <__aeabi_fmul+0x292>
 8000890:	2301      	movs	r3, #1
 8000892:	2200      	movs	r2, #0
 8000894:	e792      	b.n	80007bc <__aeabi_fmul+0x19c>
 8000896:	003d      	movs	r5, r7
 8000898:	4646      	mov	r6, r8
 800089a:	4682      	mov	sl, r0
 800089c:	e767      	b.n	800076e <__aeabi_fmul+0x14e>
 800089e:	23ff      	movs	r3, #255	@ 0xff
 80008a0:	2200      	movs	r2, #0
 80008a2:	e78b      	b.n	80007bc <__aeabi_fmul+0x19c>
 80008a4:	2280      	movs	r2, #128	@ 0x80
 80008a6:	2500      	movs	r5, #0
 80008a8:	03d2      	lsls	r2, r2, #15
 80008aa:	e786      	b.n	80007ba <__aeabi_fmul+0x19a>
 80008ac:	003d      	movs	r5, r7
 80008ae:	431a      	orrs	r2, r3
 80008b0:	e783      	b.n	80007ba <__aeabi_fmul+0x19a>
 80008b2:	0192      	lsls	r2, r2, #6
 80008b4:	2300      	movs	r3, #0
 80008b6:	0a52      	lsrs	r2, r2, #9
 80008b8:	e780      	b.n	80007bc <__aeabi_fmul+0x19c>
 80008ba:	003d      	movs	r5, r7
 80008bc:	4646      	mov	r6, r8
 80008be:	e777      	b.n	80007b0 <__aeabi_fmul+0x190>
 80008c0:	002a      	movs	r2, r5
 80008c2:	2301      	movs	r3, #1
 80008c4:	407a      	eors	r2, r7
 80008c6:	408b      	lsls	r3, r1
 80008c8:	2003      	movs	r0, #3
 80008ca:	b2d2      	uxtb	r2, r2
 80008cc:	e6e9      	b.n	80006a2 <__aeabi_fmul+0x82>
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	f7ffffff 	.word	0xf7ffffff

080008d4 <__aeabi_f2iz>:
 80008d4:	0241      	lsls	r1, r0, #9
 80008d6:	0042      	lsls	r2, r0, #1
 80008d8:	0fc3      	lsrs	r3, r0, #31
 80008da:	0a49      	lsrs	r1, r1, #9
 80008dc:	2000      	movs	r0, #0
 80008de:	0e12      	lsrs	r2, r2, #24
 80008e0:	2a7e      	cmp	r2, #126	@ 0x7e
 80008e2:	dd03      	ble.n	80008ec <__aeabi_f2iz+0x18>
 80008e4:	2a9d      	cmp	r2, #157	@ 0x9d
 80008e6:	dd02      	ble.n	80008ee <__aeabi_f2iz+0x1a>
 80008e8:	4a09      	ldr	r2, [pc, #36]	@ (8000910 <__aeabi_f2iz+0x3c>)
 80008ea:	1898      	adds	r0, r3, r2
 80008ec:	4770      	bx	lr
 80008ee:	2080      	movs	r0, #128	@ 0x80
 80008f0:	0400      	lsls	r0, r0, #16
 80008f2:	4301      	orrs	r1, r0
 80008f4:	2a95      	cmp	r2, #149	@ 0x95
 80008f6:	dc07      	bgt.n	8000908 <__aeabi_f2iz+0x34>
 80008f8:	2096      	movs	r0, #150	@ 0x96
 80008fa:	1a82      	subs	r2, r0, r2
 80008fc:	40d1      	lsrs	r1, r2
 80008fe:	4248      	negs	r0, r1
 8000900:	2b00      	cmp	r3, #0
 8000902:	d1f3      	bne.n	80008ec <__aeabi_f2iz+0x18>
 8000904:	0008      	movs	r0, r1
 8000906:	e7f1      	b.n	80008ec <__aeabi_f2iz+0x18>
 8000908:	3a96      	subs	r2, #150	@ 0x96
 800090a:	4091      	lsls	r1, r2
 800090c:	e7f7      	b.n	80008fe <__aeabi_f2iz+0x2a>
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	7fffffff 	.word	0x7fffffff

08000914 <__aeabi_i2f>:
 8000914:	b570      	push	{r4, r5, r6, lr}
 8000916:	2800      	cmp	r0, #0
 8000918:	d012      	beq.n	8000940 <__aeabi_i2f+0x2c>
 800091a:	17c3      	asrs	r3, r0, #31
 800091c:	18c5      	adds	r5, r0, r3
 800091e:	405d      	eors	r5, r3
 8000920:	0fc4      	lsrs	r4, r0, #31
 8000922:	0028      	movs	r0, r5
 8000924:	f000 f846 	bl	80009b4 <__clzsi2>
 8000928:	239e      	movs	r3, #158	@ 0x9e
 800092a:	1a1b      	subs	r3, r3, r0
 800092c:	2b96      	cmp	r3, #150	@ 0x96
 800092e:	dc0f      	bgt.n	8000950 <__aeabi_i2f+0x3c>
 8000930:	2808      	cmp	r0, #8
 8000932:	d038      	beq.n	80009a6 <__aeabi_i2f+0x92>
 8000934:	3808      	subs	r0, #8
 8000936:	4085      	lsls	r5, r0
 8000938:	026d      	lsls	r5, r5, #9
 800093a:	0a6d      	lsrs	r5, r5, #9
 800093c:	b2d8      	uxtb	r0, r3
 800093e:	e002      	b.n	8000946 <__aeabi_i2f+0x32>
 8000940:	2400      	movs	r4, #0
 8000942:	2000      	movs	r0, #0
 8000944:	2500      	movs	r5, #0
 8000946:	05c0      	lsls	r0, r0, #23
 8000948:	4328      	orrs	r0, r5
 800094a:	07e4      	lsls	r4, r4, #31
 800094c:	4320      	orrs	r0, r4
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	2b99      	cmp	r3, #153	@ 0x99
 8000952:	dc14      	bgt.n	800097e <__aeabi_i2f+0x6a>
 8000954:	1f42      	subs	r2, r0, #5
 8000956:	4095      	lsls	r5, r2
 8000958:	002a      	movs	r2, r5
 800095a:	4915      	ldr	r1, [pc, #84]	@ (80009b0 <__aeabi_i2f+0x9c>)
 800095c:	4011      	ands	r1, r2
 800095e:	0755      	lsls	r5, r2, #29
 8000960:	d01c      	beq.n	800099c <__aeabi_i2f+0x88>
 8000962:	250f      	movs	r5, #15
 8000964:	402a      	ands	r2, r5
 8000966:	2a04      	cmp	r2, #4
 8000968:	d018      	beq.n	800099c <__aeabi_i2f+0x88>
 800096a:	3104      	adds	r1, #4
 800096c:	08ca      	lsrs	r2, r1, #3
 800096e:	0149      	lsls	r1, r1, #5
 8000970:	d515      	bpl.n	800099e <__aeabi_i2f+0x8a>
 8000972:	239f      	movs	r3, #159	@ 0x9f
 8000974:	0252      	lsls	r2, r2, #9
 8000976:	1a18      	subs	r0, r3, r0
 8000978:	0a55      	lsrs	r5, r2, #9
 800097a:	b2c0      	uxtb	r0, r0
 800097c:	e7e3      	b.n	8000946 <__aeabi_i2f+0x32>
 800097e:	2205      	movs	r2, #5
 8000980:	0029      	movs	r1, r5
 8000982:	1a12      	subs	r2, r2, r0
 8000984:	40d1      	lsrs	r1, r2
 8000986:	0002      	movs	r2, r0
 8000988:	321b      	adds	r2, #27
 800098a:	4095      	lsls	r5, r2
 800098c:	002a      	movs	r2, r5
 800098e:	1e55      	subs	r5, r2, #1
 8000990:	41aa      	sbcs	r2, r5
 8000992:	430a      	orrs	r2, r1
 8000994:	4906      	ldr	r1, [pc, #24]	@ (80009b0 <__aeabi_i2f+0x9c>)
 8000996:	4011      	ands	r1, r2
 8000998:	0755      	lsls	r5, r2, #29
 800099a:	d1e2      	bne.n	8000962 <__aeabi_i2f+0x4e>
 800099c:	08ca      	lsrs	r2, r1, #3
 800099e:	0252      	lsls	r2, r2, #9
 80009a0:	0a55      	lsrs	r5, r2, #9
 80009a2:	b2d8      	uxtb	r0, r3
 80009a4:	e7cf      	b.n	8000946 <__aeabi_i2f+0x32>
 80009a6:	026d      	lsls	r5, r5, #9
 80009a8:	0a6d      	lsrs	r5, r5, #9
 80009aa:	308e      	adds	r0, #142	@ 0x8e
 80009ac:	e7cb      	b.n	8000946 <__aeabi_i2f+0x32>
 80009ae:	46c0      	nop			@ (mov r8, r8)
 80009b0:	fbffffff 	.word	0xfbffffff

080009b4 <__clzsi2>:
 80009b4:	211c      	movs	r1, #28
 80009b6:	2301      	movs	r3, #1
 80009b8:	041b      	lsls	r3, r3, #16
 80009ba:	4298      	cmp	r0, r3
 80009bc:	d301      	bcc.n	80009c2 <__clzsi2+0xe>
 80009be:	0c00      	lsrs	r0, r0, #16
 80009c0:	3910      	subs	r1, #16
 80009c2:	0a1b      	lsrs	r3, r3, #8
 80009c4:	4298      	cmp	r0, r3
 80009c6:	d301      	bcc.n	80009cc <__clzsi2+0x18>
 80009c8:	0a00      	lsrs	r0, r0, #8
 80009ca:	3908      	subs	r1, #8
 80009cc:	091b      	lsrs	r3, r3, #4
 80009ce:	4298      	cmp	r0, r3
 80009d0:	d301      	bcc.n	80009d6 <__clzsi2+0x22>
 80009d2:	0900      	lsrs	r0, r0, #4
 80009d4:	3904      	subs	r1, #4
 80009d6:	a202      	add	r2, pc, #8	@ (adr r2, 80009e0 <__clzsi2+0x2c>)
 80009d8:	5c10      	ldrb	r0, [r2, r0]
 80009da:	1840      	adds	r0, r0, r1
 80009dc:	4770      	bx	lr
 80009de:	46c0      	nop			@ (mov r8, r8)
 80009e0:	02020304 	.word	0x02020304
 80009e4:	01010101 	.word	0x01010101
	...

080009f0 <LCD_WriteBus>:

#include "lcd.h"
#include "lcd_config.h"

// Helper to set all 8 pins
static void LCD_WriteBus(uint8_t data) {
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	0002      	movs	r2, r0
 80009f8:	1dfb      	adds	r3, r7, #7
 80009fa:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(LCD_D0_PORT, LCD_D0_PIN, (data & 0x01));
 80009fc:	1dfb      	adds	r3, r7, #7
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2201      	movs	r2, #1
 8000a02:	4013      	ands	r3, r2
 8000a04:	b2da      	uxtb	r2, r3
 8000a06:	23a0      	movs	r3, #160	@ 0xa0
 8000a08:	05db      	lsls	r3, r3, #23
 8000a0a:	2180      	movs	r1, #128	@ 0x80
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	f001 f9bd 	bl	8001d8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D1_PORT, LCD_D1_PIN, (data & 0x02));
 8000a12:	1dfb      	adds	r3, r7, #7
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	2202      	movs	r2, #2
 8000a18:	4013      	ands	r3, r2
 8000a1a:	b2da      	uxtb	r2, r3
 8000a1c:	23a0      	movs	r3, #160	@ 0xa0
 8000a1e:	05db      	lsls	r3, r3, #23
 8000a20:	2140      	movs	r1, #64	@ 0x40
 8000a22:	0018      	movs	r0, r3
 8000a24:	f001 f9b2 	bl	8001d8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D2_PORT, LCD_D2_PIN, (data & 0x04));
 8000a28:	1dfb      	adds	r3, r7, #7
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	2204      	movs	r2, #4
 8000a2e:	4013      	ands	r3, r2
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	23a0      	movs	r3, #160	@ 0xa0
 8000a34:	05db      	lsls	r3, r3, #23
 8000a36:	2120      	movs	r1, #32
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f001 f9a7 	bl	8001d8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D3_PORT, LCD_D3_PIN, (data & 0x08));
 8000a3e:	1dfb      	adds	r3, r7, #7
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	2208      	movs	r2, #8
 8000a44:	4013      	ands	r3, r2
 8000a46:	b2da      	uxtb	r2, r3
 8000a48:	23a0      	movs	r3, #160	@ 0xa0
 8000a4a:	05db      	lsls	r3, r3, #23
 8000a4c:	2110      	movs	r1, #16
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f001 f99c 	bl	8001d8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D4_PORT, LCD_D4_PIN, (data & 0x10));
 8000a54:	1dfb      	adds	r3, r7, #7
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2210      	movs	r2, #16
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	b2da      	uxtb	r2, r3
 8000a5e:	23a0      	movs	r3, #160	@ 0xa0
 8000a60:	05db      	lsls	r3, r3, #23
 8000a62:	2108      	movs	r1, #8
 8000a64:	0018      	movs	r0, r3
 8000a66:	f001 f991 	bl	8001d8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_PORT, LCD_D5_PIN, (data & 0x20));
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2220      	movs	r2, #32
 8000a70:	4013      	ands	r3, r2
 8000a72:	b2da      	uxtb	r2, r3
 8000a74:	23a0      	movs	r3, #160	@ 0xa0
 8000a76:	05db      	lsls	r3, r3, #23
 8000a78:	2104      	movs	r1, #4
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f001 f986 	bl	8001d8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_PORT, LCD_D6_PIN, (data & 0x40));
 8000a80:	1dfb      	adds	r3, r7, #7
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2240      	movs	r2, #64	@ 0x40
 8000a86:	4013      	ands	r3, r2
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	23a0      	movs	r3, #160	@ 0xa0
 8000a8c:	05db      	lsls	r3, r3, #23
 8000a8e:	2102      	movs	r1, #2
 8000a90:	0018      	movs	r0, r3
 8000a92:	f001 f97b 	bl	8001d8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_POR, LCD_D7_PIN, (data & 0x80));
 8000a96:	1dfb      	adds	r3, r7, #7
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	227f      	movs	r2, #127	@ 0x7f
 8000a9c:	4393      	bics	r3, r2
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	23a0      	movs	r3, #160	@ 0xa0
 8000aa2:	05db      	lsls	r3, r3, #23
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f001 f970 	bl	8001d8c <HAL_GPIO_WritePin>
}
 8000aac:	46c0      	nop			@ (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b002      	add	sp, #8
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <LCD_PulseEnable>:

// The latch signal - CRITICAL
static void LCD_PulseEnable(void) {
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_EN_PORT, LCD_EN_PIN, GPIO_PIN_SET);
 8000aba:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <LCD_PulseEnable+0x4c>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	2101      	movs	r1, #1
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f001 f963 	bl	8001d8c <HAL_GPIO_WritePin>
    for(volatile int i=0; i<100; i++); // Wait > 450ns
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	607b      	str	r3, [r7, #4]
 8000aca:	e002      	b.n	8000ad2 <LCD_PulseEnable+0x1e>
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b63      	cmp	r3, #99	@ 0x63
 8000ad6:	ddf9      	ble.n	8000acc <LCD_PulseEnable+0x18>
    HAL_GPIO_WritePin(LCD_EN_PORT, LCD_EN_PIN, GPIO_PIN_RESET); // Falling edge latches data
 8000ad8:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <LCD_PulseEnable+0x4c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	2101      	movs	r1, #1
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f001 f954 	bl	8001d8c <HAL_GPIO_WritePin>
    for(volatile int i=0; i<100; i++); // Wait for execution
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	603b      	str	r3, [r7, #0]
 8000ae8:	e002      	b.n	8000af0 <LCD_PulseEnable+0x3c>
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	3301      	adds	r3, #1
 8000aee:	603b      	str	r3, [r7, #0]
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	2b63      	cmp	r3, #99	@ 0x63
 8000af4:	ddf9      	ble.n	8000aea <LCD_PulseEnable+0x36>
}
 8000af6:	46c0      	nop			@ (mov r8, r8)
 8000af8:	46c0      	nop			@ (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	b002      	add	sp, #8
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	50000400 	.word	0x50000400

08000b04 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t cmd) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	0002      	movs	r2, r0
 8000b0c:	1dfb      	adds	r3, r7, #7
 8000b0e:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, GPIO_PIN_RESET); // RS=0 Command
 8000b10:	4b0c      	ldr	r3, [pc, #48]	@ (8000b44 <LCD_SendCommand+0x40>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	2102      	movs	r1, #2
 8000b16:	0018      	movs	r0, r3
 8000b18:	f001 f938 	bl	8001d8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_RW_PORT, LCD_RW_PIN, GPIO_PIN_RESET); // RW=0 Write
 8000b1c:	4b09      	ldr	r3, [pc, #36]	@ (8000b44 <LCD_SendCommand+0x40>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	2101      	movs	r1, #1
 8000b22:	0018      	movs	r0, r3
 8000b24:	f001 f932 	bl	8001d8c <HAL_GPIO_WritePin>
    LCD_WriteBus(cmd);
 8000b28:	1dfb      	adds	r3, r7, #7
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f7ff ff5f 	bl	80009f0 <LCD_WriteBus>
    LCD_PulseEnable();
 8000b32:	f7ff ffbf 	bl	8000ab4 <LCD_PulseEnable>
    HAL_Delay(2);
 8000b36:	2002      	movs	r0, #2
 8000b38:	f000 fec0 	bl	80018bc <HAL_Delay>
}
 8000b3c:	46c0      	nop			@ (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	b002      	add	sp, #8
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	50000400 	.word	0x50000400

08000b48 <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	0002      	movs	r2, r0
 8000b50:	1dfb      	adds	r3, r7, #7
 8000b52:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, GPIO_PIN_SET);   // RS=1 Data
 8000b54:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <LCD_SendData+0x54>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	2102      	movs	r1, #2
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f001 f916 	bl	8001d8c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_RW_PORT, LCD_RW_PIN, GPIO_PIN_RESET); // RW=0 Write
 8000b60:	4b0e      	ldr	r3, [pc, #56]	@ (8000b9c <LCD_SendData+0x54>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	2101      	movs	r1, #1
 8000b66:	0018      	movs	r0, r3
 8000b68:	f001 f910 	bl	8001d8c <HAL_GPIO_WritePin>
    LCD_WriteBus(data);
 8000b6c:	1dfb      	adds	r3, r7, #7
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	0018      	movs	r0, r3
 8000b72:	f7ff ff3d 	bl	80009f0 <LCD_WriteBus>
    LCD_PulseEnable();
 8000b76:	f7ff ff9d 	bl	8000ab4 <LCD_PulseEnable>
    for(volatile int i=0; i<500; i++); // Data is fast (~37us)
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	60fb      	str	r3, [r7, #12]
 8000b7e:	e002      	b.n	8000b86 <LCD_SendData+0x3e>
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	3301      	adds	r3, #1
 8000b84:	60fb      	str	r3, [r7, #12]
 8000b86:	68fa      	ldr	r2, [r7, #12]
 8000b88:	23fa      	movs	r3, #250	@ 0xfa
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	dbf7      	blt.n	8000b80 <LCD_SendData+0x38>
}
 8000b90:	46c0      	nop			@ (mov r8, r8)
 8000b92:	46c0      	nop			@ (mov r8, r8)
 8000b94:	46bd      	mov	sp, r7
 8000b96:	b004      	add	sp, #16
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	46c0      	nop			@ (mov r8, r8)
 8000b9c:	50000400 	.word	0x50000400

08000ba0 <LCD_Init>:

void LCD_Init(void) {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
    // Force RW low
    HAL_GPIO_WritePin(LCD_RW_PORT, LCD_RW_PIN, GPIO_PIN_RESET);
 8000ba4:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <LCD_Init+0x58>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	2101      	movs	r1, #1
 8000baa:	0018      	movs	r0, r3
 8000bac:	f001 f8ee 	bl	8001d8c <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000bb0:	2032      	movs	r0, #50	@ 0x32
 8000bb2:	f000 fe83 	bl	80018bc <HAL_Delay>

    // Standard 8-bit initialization sequence
    LCD_SendCommand(0x30);
 8000bb6:	2030      	movs	r0, #48	@ 0x30
 8000bb8:	f7ff ffa4 	bl	8000b04 <LCD_SendCommand>
    HAL_Delay(5);
 8000bbc:	2005      	movs	r0, #5
 8000bbe:	f000 fe7d 	bl	80018bc <HAL_Delay>
    LCD_SendCommand(0x30);
 8000bc2:	2030      	movs	r0, #48	@ 0x30
 8000bc4:	f7ff ff9e 	bl	8000b04 <LCD_SendCommand>
    HAL_Delay(1);
 8000bc8:	2001      	movs	r0, #1
 8000bca:	f000 fe77 	bl	80018bc <HAL_Delay>
    LCD_SendCommand(0x30);
 8000bce:	2030      	movs	r0, #48	@ 0x30
 8000bd0:	f7ff ff98 	bl	8000b04 <LCD_SendCommand>

    // Function Set: 8-bit, 2 Line, 5x8 Font
    LCD_SendCommand(0x38);
 8000bd4:	2038      	movs	r0, #56	@ 0x38
 8000bd6:	f7ff ff95 	bl	8000b04 <LCD_SendCommand>

    // Display ON, Cursor OFF, Blink OFF
    LCD_SendCommand(0x0C);
 8000bda:	200c      	movs	r0, #12
 8000bdc:	f7ff ff92 	bl	8000b04 <LCD_SendCommand>

    // Clear Display
    LCD_SendCommand(0x01);
 8000be0:	2001      	movs	r0, #1
 8000be2:	f7ff ff8f 	bl	8000b04 <LCD_SendCommand>
    HAL_Delay(2);
 8000be6:	2002      	movs	r0, #2
 8000be8:	f000 fe68 	bl	80018bc <HAL_Delay>

    // Entry Mode: Increment cursor automatically
    LCD_SendCommand(0x06);
 8000bec:	2006      	movs	r0, #6
 8000bee:	f7ff ff89 	bl	8000b04 <LCD_SendCommand>
}
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	50000400 	.word	0x50000400

08000bfc <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	0002      	movs	r2, r0
 8000c04:	1dfb      	adds	r3, r7, #7
 8000c06:	701a      	strb	r2, [r3, #0]
 8000c08:	1dbb      	adds	r3, r7, #6
 8000c0a:	1c0a      	adds	r2, r1, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
    // 16x2 addressing: Line 1 = 0x80, Line 2 = 0xC0
    if (row == 0)
 8000c0e:	1dfb      	adds	r3, r7, #7
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d107      	bne.n	8000c26 <LCD_SetCursor+0x2a>
        LCD_SendCommand(0x80 + col);
 8000c16:	1dbb      	adds	r3, r7, #6
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	3b80      	subs	r3, #128	@ 0x80
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f7ff ff70 	bl	8000b04 <LCD_SendCommand>
    else
        LCD_SendCommand(0xC0 + col);
}
 8000c24:	e006      	b.n	8000c34 <LCD_SetCursor+0x38>
        LCD_SendCommand(0xC0 + col);
 8000c26:	1dbb      	adds	r3, r7, #6
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	3b40      	subs	r3, #64	@ 0x40
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f7ff ff68 	bl	8000b04 <LCD_SendCommand>
}
 8000c34:	46c0      	nop			@ (mov r8, r8)
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b002      	add	sp, #8
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <Map_Cyrillic>:
    LCD_SendCommand(0x01);
    HAL_Delay(2);
}

// Simple internal Cyrillic mapper (Winstar Standard)
static uint8_t Map_Cyrillic(uint16_t wide_char) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	0002      	movs	r2, r0
 8000c44:	1dbb      	adds	r3, r7, #6
 8000c46:	801a      	strh	r2, [r3, #0]
    switch (wide_char) {
 8000c48:	1dbb      	adds	r3, r7, #6
 8000c4a:	881b      	ldrh	r3, [r3, #0]
 8000c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cbc <Map_Cyrillic+0x80>)
 8000c4e:	4694      	mov	ip, r2
 8000c50:	4463      	add	r3, ip
 8000c52:	2b1e      	cmp	r3, #30
 8000c54:	d82c      	bhi.n	8000cb0 <Map_Cyrillic+0x74>
 8000c56:	009a      	lsls	r2, r3, #2
 8000c58:	4b19      	ldr	r3, [pc, #100]	@ (8000cc0 <Map_Cyrillic+0x84>)
 8000c5a:	18d3      	adds	r3, r2, r3
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	469f      	mov	pc, r3
        case 0xD091: return 0xA0; // 
 8000c60:	23a0      	movs	r3, #160	@ 0xa0
 8000c62:	e026      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD093: return 0xA1; // 
 8000c64:	23a1      	movs	r3, #161	@ 0xa1
 8000c66:	e024      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD094: return 0xE0; // 
 8000c68:	23e0      	movs	r3, #224	@ 0xe0
 8000c6a:	e022      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD096: return 0xA3; // 
 8000c6c:	23a3      	movs	r3, #163	@ 0xa3
 8000c6e:	e020      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD097: return 0xA4; // 
 8000c70:	23a4      	movs	r3, #164	@ 0xa4
 8000c72:	e01e      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD098: return 0xA5; // 
 8000c74:	23a5      	movs	r3, #165	@ 0xa5
 8000c76:	e01c      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD099: return 0xA6; // 
 8000c78:	23a6      	movs	r3, #166	@ 0xa6
 8000c7a:	e01a      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD09B: return 0xA7; // 
 8000c7c:	23a7      	movs	r3, #167	@ 0xa7
 8000c7e:	e018      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD09F: return 0xA8; // 
 8000c80:	23a8      	movs	r3, #168	@ 0xa8
 8000c82:	e016      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0A4: return 0xA9; // 
 8000c84:	23a9      	movs	r3, #169	@ 0xa9
 8000c86:	e014      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0A6: return 0xE1; // 
 8000c88:	23e1      	movs	r3, #225	@ 0xe1
 8000c8a:	e012      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0A7: return 0xAB; // 
 8000c8c:	23ab      	movs	r3, #171	@ 0xab
 8000c8e:	e010      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0A8: return 0xAC; // 
 8000c90:	23ac      	movs	r3, #172	@ 0xac
 8000c92:	e00e      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0A9: return 0xE2; // 
 8000c94:	23e2      	movs	r3, #226	@ 0xe2
 8000c96:	e00c      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0AA: return 0xAD; // 
 8000c98:	23ad      	movs	r3, #173	@ 0xad
 8000c9a:	e00a      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0AB: return 0xAE; // 
 8000c9c:	23ae      	movs	r3, #174	@ 0xae
 8000c9e:	e008      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0AC: return 0x62; // 
 8000ca0:	2362      	movs	r3, #98	@ 0x62
 8000ca2:	e006      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0AD: return 0xB0; // 
 8000ca4:	23b0      	movs	r3, #176	@ 0xb0
 8000ca6:	e004      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0AE: return 0xB1; // 
 8000ca8:	23b1      	movs	r3, #177	@ 0xb1
 8000caa:	e002      	b.n	8000cb2 <Map_Cyrillic+0x76>
        case 0xD0AF: return 0xB2; // 
 8000cac:	23b2      	movs	r3, #178	@ 0xb2
 8000cae:	e000      	b.n	8000cb2 <Map_Cyrillic+0x76>
        default: return 0x2A;     // *
 8000cb0:	232a      	movs	r3, #42	@ 0x2a
    }
}
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	b002      	add	sp, #8
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	ffff2f6f 	.word	0xffff2f6f
 8000cc0:	080036ec 	.word	0x080036ec

08000cc4 <LCD_Print>:

void LCD_Print(const char *str) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
    while (*str) {
 8000ccc:	e0b9      	b.n	8000e42 <LCD_Print+0x17e>
        uint8_t c = *str;
 8000cce:	210f      	movs	r1, #15
 8000cd0:	187b      	adds	r3, r7, r1
 8000cd2:	687a      	ldr	r2, [r7, #4]
 8000cd4:	7812      	ldrb	r2, [r2, #0]
 8000cd6:	701a      	strb	r2, [r3, #0]
        // Detect UTF-8 Cyrillic (starts with 0xD0 or 0xD1)
        if (c == 0xD0 || c == 0xD1) {
 8000cd8:	000a      	movs	r2, r1
 8000cda:	18bb      	adds	r3, r7, r2
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2bd0      	cmp	r3, #208	@ 0xd0
 8000ce0:	d004      	beq.n	8000cec <LCD_Print+0x28>
 8000ce2:	18bb      	adds	r3, r7, r2
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	2bd1      	cmp	r3, #209	@ 0xd1
 8000ce8:	d000      	beq.n	8000cec <LCD_Print+0x28>
 8000cea:	e0a1      	b.n	8000e30 <LCD_Print+0x16c>
            uint8_t next = *(str + 1);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	1c5a      	adds	r2, r3, #1
 8000cf0:	210e      	movs	r1, #14
 8000cf2:	187b      	adds	r3, r7, r1
 8000cf4:	7812      	ldrb	r2, [r2, #0]
 8000cf6:	701a      	strb	r2, [r3, #0]
            if (next) {
 8000cf8:	187b      	adds	r3, r7, r1
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d100      	bne.n	8000d02 <LCD_Print+0x3e>
 8000d00:	e092      	b.n	8000e28 <LCD_Print+0x164>
                uint16_t wide = (c << 8) | next;
 8000d02:	230f      	movs	r3, #15
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	b21b      	sxth	r3, r3
 8000d0a:	021b      	lsls	r3, r3, #8
 8000d0c:	b21a      	sxth	r2, r3
 8000d0e:	187b      	adds	r3, r7, r1
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	b21b      	sxth	r3, r3
 8000d14:	4313      	orrs	r3, r2
 8000d16:	b21a      	sxth	r2, r3
 8000d18:	210c      	movs	r1, #12
 8000d1a:	187b      	adds	r3, r7, r1
 8000d1c:	801a      	strh	r2, [r3, #0]

                // Homoglyph fix (Map Cyrillic A -> Latin A, etc.)
                if (wide == 0xD090) LCD_SendData('A');
 8000d1e:	187b      	adds	r3, r7, r1
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	4a4d      	ldr	r2, [pc, #308]	@ (8000e58 <LCD_Print+0x194>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d103      	bne.n	8000d30 <LCD_Print+0x6c>
 8000d28:	2041      	movs	r0, #65	@ 0x41
 8000d2a:	f7ff ff0d 	bl	8000b48 <LCD_SendData>
 8000d2e:	e077      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD092) LCD_SendData('B');
 8000d30:	230c      	movs	r3, #12
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	4a49      	ldr	r2, [pc, #292]	@ (8000e5c <LCD_Print+0x198>)
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	d103      	bne.n	8000d44 <LCD_Print+0x80>
 8000d3c:	2042      	movs	r0, #66	@ 0x42
 8000d3e:	f7ff ff03 	bl	8000b48 <LCD_SendData>
 8000d42:	e06d      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD095) LCD_SendData('E');
 8000d44:	230c      	movs	r3, #12
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	881b      	ldrh	r3, [r3, #0]
 8000d4a:	4a45      	ldr	r2, [pc, #276]	@ (8000e60 <LCD_Print+0x19c>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d103      	bne.n	8000d58 <LCD_Print+0x94>
 8000d50:	2045      	movs	r0, #69	@ 0x45
 8000d52:	f7ff fef9 	bl	8000b48 <LCD_SendData>
 8000d56:	e063      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD09A) LCD_SendData('K');
 8000d58:	230c      	movs	r3, #12
 8000d5a:	18fb      	adds	r3, r7, r3
 8000d5c:	881b      	ldrh	r3, [r3, #0]
 8000d5e:	4a41      	ldr	r2, [pc, #260]	@ (8000e64 <LCD_Print+0x1a0>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d103      	bne.n	8000d6c <LCD_Print+0xa8>
 8000d64:	204b      	movs	r0, #75	@ 0x4b
 8000d66:	f7ff feef 	bl	8000b48 <LCD_SendData>
 8000d6a:	e059      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD09C) LCD_SendData('M');
 8000d6c:	230c      	movs	r3, #12
 8000d6e:	18fb      	adds	r3, r7, r3
 8000d70:	881b      	ldrh	r3, [r3, #0]
 8000d72:	4a3d      	ldr	r2, [pc, #244]	@ (8000e68 <LCD_Print+0x1a4>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d103      	bne.n	8000d80 <LCD_Print+0xbc>
 8000d78:	204d      	movs	r0, #77	@ 0x4d
 8000d7a:	f7ff fee5 	bl	8000b48 <LCD_SendData>
 8000d7e:	e04f      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD09D) LCD_SendData('H');
 8000d80:	230c      	movs	r3, #12
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	881b      	ldrh	r3, [r3, #0]
 8000d86:	4a39      	ldr	r2, [pc, #228]	@ (8000e6c <LCD_Print+0x1a8>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d103      	bne.n	8000d94 <LCD_Print+0xd0>
 8000d8c:	2048      	movs	r0, #72	@ 0x48
 8000d8e:	f7ff fedb 	bl	8000b48 <LCD_SendData>
 8000d92:	e045      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD09E) LCD_SendData('O');
 8000d94:	230c      	movs	r3, #12
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	881b      	ldrh	r3, [r3, #0]
 8000d9a:	4a35      	ldr	r2, [pc, #212]	@ (8000e70 <LCD_Print+0x1ac>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d103      	bne.n	8000da8 <LCD_Print+0xe4>
 8000da0:	204f      	movs	r0, #79	@ 0x4f
 8000da2:	f7ff fed1 	bl	8000b48 <LCD_SendData>
 8000da6:	e03b      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD0A0) LCD_SendData('P');
 8000da8:	230c      	movs	r3, #12
 8000daa:	18fb      	adds	r3, r7, r3
 8000dac:	881b      	ldrh	r3, [r3, #0]
 8000dae:	4a31      	ldr	r2, [pc, #196]	@ (8000e74 <LCD_Print+0x1b0>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d103      	bne.n	8000dbc <LCD_Print+0xf8>
 8000db4:	2050      	movs	r0, #80	@ 0x50
 8000db6:	f7ff fec7 	bl	8000b48 <LCD_SendData>
 8000dba:	e031      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD0A1) LCD_SendData('C');
 8000dbc:	230c      	movs	r3, #12
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	881b      	ldrh	r3, [r3, #0]
 8000dc2:	4a2d      	ldr	r2, [pc, #180]	@ (8000e78 <LCD_Print+0x1b4>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d103      	bne.n	8000dd0 <LCD_Print+0x10c>
 8000dc8:	2043      	movs	r0, #67	@ 0x43
 8000dca:	f7ff febd 	bl	8000b48 <LCD_SendData>
 8000dce:	e027      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD0A2) LCD_SendData('T');
 8000dd0:	230c      	movs	r3, #12
 8000dd2:	18fb      	adds	r3, r7, r3
 8000dd4:	881b      	ldrh	r3, [r3, #0]
 8000dd6:	4a29      	ldr	r2, [pc, #164]	@ (8000e7c <LCD_Print+0x1b8>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d103      	bne.n	8000de4 <LCD_Print+0x120>
 8000ddc:	2054      	movs	r0, #84	@ 0x54
 8000dde:	f7ff feb3 	bl	8000b48 <LCD_SendData>
 8000de2:	e01d      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD0A3) LCD_SendData('y');
 8000de4:	230c      	movs	r3, #12
 8000de6:	18fb      	adds	r3, r7, r3
 8000de8:	881b      	ldrh	r3, [r3, #0]
 8000dea:	4a25      	ldr	r2, [pc, #148]	@ (8000e80 <LCD_Print+0x1bc>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d103      	bne.n	8000df8 <LCD_Print+0x134>
 8000df0:	2079      	movs	r0, #121	@ 0x79
 8000df2:	f7ff fea9 	bl	8000b48 <LCD_SendData>
 8000df6:	e013      	b.n	8000e20 <LCD_Print+0x15c>
                else if (wide == 0xD0A5) LCD_SendData('X');
 8000df8:	230c      	movs	r3, #12
 8000dfa:	18fb      	adds	r3, r7, r3
 8000dfc:	881b      	ldrh	r3, [r3, #0]
 8000dfe:	4a21      	ldr	r2, [pc, #132]	@ (8000e84 <LCD_Print+0x1c0>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d103      	bne.n	8000e0c <LCD_Print+0x148>
 8000e04:	2058      	movs	r0, #88	@ 0x58
 8000e06:	f7ff fe9f 	bl	8000b48 <LCD_SendData>
 8000e0a:	e009      	b.n	8000e20 <LCD_Print+0x15c>
                else LCD_SendData(Map_Cyrillic(wide));
 8000e0c:	230c      	movs	r3, #12
 8000e0e:	18fb      	adds	r3, r7, r3
 8000e10:	881b      	ldrh	r3, [r3, #0]
 8000e12:	0018      	movs	r0, r3
 8000e14:	f7ff ff12 	bl	8000c3c <Map_Cyrillic>
 8000e18:	0003      	movs	r3, r0
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f7ff fe94 	bl	8000b48 <LCD_SendData>

                str += 2;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	3302      	adds	r3, #2
 8000e24:	607b      	str	r3, [r7, #4]
        if (c == 0xD0 || c == 0xD1) {
 8000e26:	e00c      	b.n	8000e42 <LCD_Print+0x17e>
            } else str++;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	607b      	str	r3, [r7, #4]
        if (c == 0xD0 || c == 0xD1) {
 8000e2e:	e008      	b.n	8000e42 <LCD_Print+0x17e>
        } else {
            LCD_SendData(c);
 8000e30:	230f      	movs	r3, #15
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	0018      	movs	r0, r3
 8000e38:	f7ff fe86 	bl	8000b48 <LCD_SendData>
            str++;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	607b      	str	r3, [r7, #4]
    while (*str) {
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d000      	beq.n	8000e4c <LCD_Print+0x188>
 8000e4a:	e740      	b.n	8000cce <LCD_Print+0xa>
        }
    }
}
 8000e4c:	46c0      	nop			@ (mov r8, r8)
 8000e4e:	46c0      	nop			@ (mov r8, r8)
 8000e50:	46bd      	mov	sp, r7
 8000e52:	b004      	add	sp, #16
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	0000d090 	.word	0x0000d090
 8000e5c:	0000d092 	.word	0x0000d092
 8000e60:	0000d095 	.word	0x0000d095
 8000e64:	0000d09a 	.word	0x0000d09a
 8000e68:	0000d09c 	.word	0x0000d09c
 8000e6c:	0000d09d 	.word	0x0000d09d
 8000e70:	0000d09e 	.word	0x0000d09e
 8000e74:	0000d0a0 	.word	0x0000d0a0
 8000e78:	0000d0a1 	.word	0x0000d0a1
 8000e7c:	0000d0a2 	.word	0x0000d0a2
 8000e80:	0000d0a3 	.word	0x0000d0a3
 8000e84:	0000d0a5 	.word	0x0000d0a5

08000e88 <LCD_PrintInt>:

void LCD_PrintInt(int32_t number) {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
    char str[12]; // Local stack buffer, only exists during this function call
    int i = 0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]

    if (number == 0) {
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d103      	bne.n	8000ea2 <LCD_PrintInt+0x1a>
        LCD_SendData('0');
 8000e9a:	2030      	movs	r0, #48	@ 0x30
 8000e9c:	f7ff fe54 	bl	8000b48 <LCD_SendData>
 8000ea0:	e031      	b.n	8000f06 <LCD_PrintInt+0x7e>
        return;
    }

    if (number < 0) {
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	da1c      	bge.n	8000ee2 <LCD_PrintInt+0x5a>
        LCD_SendData('-');
 8000ea8:	202d      	movs	r0, #45	@ 0x2d
 8000eaa:	f7ff fe4d 	bl	8000b48 <LCD_SendData>
        number = -number;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	425b      	negs	r3, r3
 8000eb2:	607b      	str	r3, [r7, #4]
    }

    // Extract digits in reverse order
    while (number > 0) {
 8000eb4:	e015      	b.n	8000ee2 <LCD_PrintInt+0x5a>
        str[i++] = (number % 10) + '0'; // Convert digit to ASCII
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	210a      	movs	r1, #10
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f7ff fa94 	bl	80003e8 <__aeabi_idivmod>
 8000ec0:	000b      	movs	r3, r1
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	1c59      	adds	r1, r3, #1
 8000ec8:	6179      	str	r1, [r7, #20]
 8000eca:	3230      	adds	r2, #48	@ 0x30
 8000ecc:	b2d1      	uxtb	r1, r2
 8000ece:	2208      	movs	r2, #8
 8000ed0:	18ba      	adds	r2, r7, r2
 8000ed2:	54d1      	strb	r1, [r2, r3]
        number /= 10;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	210a      	movs	r1, #10
 8000ed8:	0018      	movs	r0, r3
 8000eda:	f7ff f99f 	bl	800021c <__divsi3>
 8000ede:	0003      	movs	r3, r0
 8000ee0:	607b      	str	r3, [r7, #4]
    while (number > 0) {
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	dce6      	bgt.n	8000eb6 <LCD_PrintInt+0x2e>
    }

    // Send to LCD in correct order
    while (--i >= 0) {
 8000ee8:	e007      	b.n	8000efa <LCD_PrintInt+0x72>
        LCD_SendData(str[i]);
 8000eea:	2308      	movs	r3, #8
 8000eec:	18fa      	adds	r2, r7, r3
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	18d3      	adds	r3, r2, r3
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	f7ff fe27 	bl	8000b48 <LCD_SendData>
    while (--i >= 0) {
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	3b01      	subs	r3, #1
 8000efe:	617b      	str	r3, [r7, #20]
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	daf1      	bge.n	8000eea <LCD_PrintInt+0x62>
    }
}
 8000f06:	46bd      	mov	sp, r7
 8000f08:	b006      	add	sp, #24
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <LCD_PrintLine>:

void LCD_PrintLine(uint8_t row, const char *str){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	0002      	movs	r2, r0
 8000f14:	6039      	str	r1, [r7, #0]
 8000f16:	1dfb      	adds	r3, r7, #7
 8000f18:	701a      	strb	r2, [r3, #0]
	LCD_SetCursor(row, 0);
 8000f1a:	1dfb      	adds	r3, r7, #7
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2100      	movs	r1, #0
 8000f20:	0018      	movs	r0, r3
 8000f22:	f7ff fe6b 	bl	8000bfc <LCD_SetCursor>
	uint8_t count = 0;
 8000f26:	230f      	movs	r3, #15
 8000f28:	18fb      	adds	r3, r7, r3
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	701a      	strb	r2, [r3, #0]

	while (*str && count < 16){
 8000f2e:	e00c      	b.n	8000f4a <LCD_PrintLine+0x3e>
		LCD_SendData(*str++);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	1c5a      	adds	r2, r3, #1
 8000f34:	603a      	str	r2, [r7, #0]
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f7ff fe05 	bl	8000b48 <LCD_SendData>
		count++;
 8000f3e:	210f      	movs	r1, #15
 8000f40:	187b      	adds	r3, r7, r1
 8000f42:	781a      	ldrb	r2, [r3, #0]
 8000f44:	187b      	adds	r3, r7, r1
 8000f46:	3201      	adds	r2, #1
 8000f48:	701a      	strb	r2, [r3, #0]
	while (*str && count < 16){
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d00e      	beq.n	8000f70 <LCD_PrintLine+0x64>
 8000f52:	230f      	movs	r3, #15
 8000f54:	18fb      	adds	r3, r7, r3
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	2b0f      	cmp	r3, #15
 8000f5a:	d9e9      	bls.n	8000f30 <LCD_PrintLine+0x24>
	}
	while (count < 16){
 8000f5c:	e008      	b.n	8000f70 <LCD_PrintLine+0x64>
		LCD_SendData(' ');
 8000f5e:	2020      	movs	r0, #32
 8000f60:	f7ff fdf2 	bl	8000b48 <LCD_SendData>
		count++;
 8000f64:	210f      	movs	r1, #15
 8000f66:	187b      	adds	r3, r7, r1
 8000f68:	781a      	ldrb	r2, [r3, #0]
 8000f6a:	187b      	adds	r3, r7, r1
 8000f6c:	3201      	adds	r2, #1
 8000f6e:	701a      	strb	r2, [r3, #0]
	while (count < 16){
 8000f70:	230f      	movs	r3, #15
 8000f72:	18fb      	adds	r3, r7, r3
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b0f      	cmp	r3, #15
 8000f78:	d9f1      	bls.n	8000f5e <LCD_PrintLine+0x52>
	}
}
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	46c0      	nop			@ (mov r8, r8)
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	b004      	add	sp, #16
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f88:	f000 fc28 	bl	80017dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f8c:	f000 f856 	bl	800103c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f90:	f000 f8fc 	bl	800118c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f94:	f000 f8ba 	bl	800110c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  LCD_Init();
 8000f98:	f7ff fe02 	bl	8000ba0 <LCD_Init>
  // The library detects the UTF-8 bytes and maps them to the LCD
  //  LCD_Print("");

  /* Read from flash what the set temperatures is */

  LCD_Print(". : ");
 8000f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001018 <main+0x94>)
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f7ff fe90 	bl	8000cc4 <LCD_Print>
  LCD_PrintInt(target_temp);
 8000fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800101c <main+0x98>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	5e9b      	ldrsh	r3, [r3, r2]
 8000faa:	0018      	movs	r0, r3
 8000fac:	f7ff ff6c 	bl	8000e88 <LCD_PrintInt>
  LCD_PrintLine(0, "C");
 8000fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001020 <main+0x9c>)
 8000fb2:	0019      	movs	r1, r3
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	f7ff ffa9 	bl	8000f0c <LCD_PrintLine>
  LCD_SetCursor(1, 0);
 8000fba:	2100      	movs	r1, #0
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	f7ff fe1d 	bl	8000bfc <LCD_SetCursor>
  LCD_Print(". : ");
 8000fc2:	4b18      	ldr	r3, [pc, #96]	@ (8001024 <main+0xa0>)
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	f7ff fe7d 	bl	8000cc4 <LCD_Print>


  if (MCP96L01_Init(&thermocouple, &hi2c1, MCP96L01_I2C_ADDR, TC_TYPE_K) != HAL_OK) {
 8000fca:	4917      	ldr	r1, [pc, #92]	@ (8001028 <main+0xa4>)
 8000fcc:	4817      	ldr	r0, [pc, #92]	@ (800102c <main+0xa8>)
 8000fce:	2300      	movs	r3, #0
 8000fd0:	22c0      	movs	r2, #192	@ 0xc0
 8000fd2:	f000 fa1b 	bl	800140c <MCP96L01_Init>
//         Initialization Error Handling
    }

  // Alert at ALERT1 pin if temperature is above 450C
  MCP96L01_ConfigureAlertLimit(&thermocouple, ALERT_1, 450.0f, 1);
 8000fd6:	4a16      	ldr	r2, [pc, #88]	@ (8001030 <main+0xac>)
 8000fd8:	4814      	ldr	r0, [pc, #80]	@ (800102c <main+0xa8>)
 8000fda:	2301      	movs	r3, #1
 8000fdc:	2101      	movs	r1, #1
 8000fde:	f000 fa8d 	bl	80014fc <MCP96L01_ConfigureAlertLimit>
  {
	  // 1. Handle UI & Button States instantly
//	  Process_UI();

	  // 2. Read temperature at a sensible rate (e.g., 4 times a second)
	  if (HAL_GetTick() - last_temp_read >= 250) {
 8000fe2:	f000 fc61 	bl	80018a8 <HAL_GetTick>
 8000fe6:	0002      	movs	r2, r0
 8000fe8:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <main+0xb0>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2bf9      	cmp	r3, #249	@ 0xf9
 8000ff0:	d9f7      	bls.n	8000fe2 <main+0x5e>
		  current_temp = MCP96L01_ReadHotJunction(&thermocouple);
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800102c <main+0xa8>)
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f000 fa51 	bl	800149c <MCP96L01_ReadHotJunction>
 8000ffa:	1c03      	adds	r3, r0, #0
 8000ffc:	1c18      	adds	r0, r3, #0
 8000ffe:	f7ff fc69 	bl	80008d4 <__aeabi_f2iz>
 8001002:	0003      	movs	r3, r0
 8001004:	b21a      	sxth	r2, r3
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <main+0xb4>)
 8001008:	801a      	strh	r2, [r3, #0]
		  last_temp_read = HAL_GetTick();
 800100a:	f000 fc4d 	bl	80018a8 <HAL_GetTick>
 800100e:	0002      	movs	r2, r0
 8001010:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <main+0xb0>)
 8001012:	601a      	str	r2, [r3, #0]
	  if (HAL_GetTick() - last_temp_read >= 250) {
 8001014:	e7e5      	b.n	8000fe2 <main+0x5e>
 8001016:	46c0      	nop			@ (mov r8, r8)
 8001018:	08003644 	.word	0x08003644
 800101c:	20000000 	.word	0x20000000
 8001020:	08003658 	.word	0x08003658
 8001024:	0800365c 	.word	0x0800365c
 8001028:	2000002c 	.word	0x2000002c
 800102c:	20000080 	.word	0x20000080
 8001030:	43e10000 	.word	0x43e10000
 8001034:	2000008c 	.word	0x2000008c
 8001038:	20000090 	.word	0x20000090

0800103c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800103c:	b590      	push	{r4, r7, lr}
 800103e:	b099      	sub	sp, #100	@ 0x64
 8001040:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001042:	242c      	movs	r4, #44	@ 0x2c
 8001044:	193b      	adds	r3, r7, r4
 8001046:	0018      	movs	r0, r3
 8001048:	2334      	movs	r3, #52	@ 0x34
 800104a:	001a      	movs	r2, r3
 800104c:	2100      	movs	r1, #0
 800104e:	f002 fac1 	bl	80035d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001052:	2318      	movs	r3, #24
 8001054:	18fb      	adds	r3, r7, r3
 8001056:	0018      	movs	r0, r3
 8001058:	2314      	movs	r3, #20
 800105a:	001a      	movs	r2, r3
 800105c:	2100      	movs	r1, #0
 800105e:	f002 fab9 	bl	80035d4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001062:	003b      	movs	r3, r7
 8001064:	0018      	movs	r0, r3
 8001066:	2318      	movs	r3, #24
 8001068:	001a      	movs	r2, r3
 800106a:	2100      	movs	r1, #0
 800106c:	f002 fab2 	bl	80035d4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001070:	4b24      	ldr	r3, [pc, #144]	@ (8001104 <SystemClock_Config+0xc8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a24      	ldr	r2, [pc, #144]	@ (8001108 <SystemClock_Config+0xcc>)
 8001076:	401a      	ands	r2, r3
 8001078:	4b22      	ldr	r3, [pc, #136]	@ (8001104 <SystemClock_Config+0xc8>)
 800107a:	2180      	movs	r1, #128	@ 0x80
 800107c:	0109      	lsls	r1, r1, #4
 800107e:	430a      	orrs	r2, r1
 8001080:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001082:	0021      	movs	r1, r4
 8001084:	187b      	adds	r3, r7, r1
 8001086:	2202      	movs	r2, #2
 8001088:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800108a:	187b      	adds	r3, r7, r1
 800108c:	2201      	movs	r2, #1
 800108e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001090:	187b      	adds	r3, r7, r1
 8001092:	2210      	movs	r2, #16
 8001094:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001096:	187b      	adds	r3, r7, r1
 8001098:	2200      	movs	r2, #0
 800109a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109c:	187b      	adds	r3, r7, r1
 800109e:	0018      	movs	r0, r3
 80010a0:	f001 fe46 	bl	8002d30 <HAL_RCC_OscConfig>
 80010a4:	1e03      	subs	r3, r0, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0x70>
  {
    Error_Handler();
 80010a8:	f000 f962 	bl	8001370 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ac:	2118      	movs	r1, #24
 80010ae:	187b      	adds	r3, r7, r1
 80010b0:	220f      	movs	r2, #15
 80010b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80010b4:	187b      	adds	r3, r7, r1
 80010b6:	2201      	movs	r2, #1
 80010b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ba:	187b      	adds	r3, r7, r1
 80010bc:	2200      	movs	r2, #0
 80010be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010c0:	187b      	adds	r3, r7, r1
 80010c2:	2200      	movs	r2, #0
 80010c4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c6:	187b      	adds	r3, r7, r1
 80010c8:	2200      	movs	r2, #0
 80010ca:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010cc:	187b      	adds	r3, r7, r1
 80010ce:	2100      	movs	r1, #0
 80010d0:	0018      	movs	r0, r3
 80010d2:	f001 ff85 	bl	8002fe0 <HAL_RCC_ClockConfig>
 80010d6:	1e03      	subs	r3, r0, #0
 80010d8:	d001      	beq.n	80010de <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80010da:	f000 f949 	bl	8001370 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80010de:	003b      	movs	r3, r7
 80010e0:	2208      	movs	r2, #8
 80010e2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80010e4:	003b      	movs	r3, r7
 80010e6:	2200      	movs	r2, #0
 80010e8:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010ea:	003b      	movs	r3, r7
 80010ec:	0018      	movs	r0, r3
 80010ee:	f002 f945 	bl	800337c <HAL_RCCEx_PeriphCLKConfig>
 80010f2:	1e03      	subs	r3, r0, #0
 80010f4:	d001      	beq.n	80010fa <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80010f6:	f000 f93b 	bl	8001370 <Error_Handler>
  }
}
 80010fa:	46c0      	nop			@ (mov r8, r8)
 80010fc:	46bd      	mov	sp, r7
 80010fe:	b019      	add	sp, #100	@ 0x64
 8001100:	bd90      	pop	{r4, r7, pc}
 8001102:	46c0      	nop			@ (mov r8, r8)
 8001104:	40007000 	.word	0x40007000
 8001108:	ffffe7ff 	.word	0xffffe7ff

0800110c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001110:	4b1b      	ldr	r3, [pc, #108]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001112:	4a1c      	ldr	r2, [pc, #112]	@ (8001184 <MX_I2C1_Init+0x78>)
 8001114:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503DF8;
 8001116:	4b1a      	ldr	r3, [pc, #104]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001118:	4a1b      	ldr	r2, [pc, #108]	@ (8001188 <MX_I2C1_Init+0x7c>)
 800111a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 192;
 800111c:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <MX_I2C1_Init+0x74>)
 800111e:	22c0      	movs	r2, #192	@ 0xc0
 8001120:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001122:	4b17      	ldr	r3, [pc, #92]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001124:	2201      	movs	r2, #1
 8001126:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001128:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <MX_I2C1_Init+0x74>)
 800112a:	2200      	movs	r2, #0
 800112c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800112e:	4b14      	ldr	r3, [pc, #80]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001130:	2200      	movs	r2, #0
 8001132:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001134:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001136:	2200      	movs	r2, #0
 8001138:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800113a:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <MX_I2C1_Init+0x74>)
 800113c:	2200      	movs	r2, #0
 800113e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001140:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001142:	2200      	movs	r2, #0
 8001144:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001146:	4b0e      	ldr	r3, [pc, #56]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001148:	0018      	movs	r0, r3
 800114a:	f000 fe59 	bl	8001e00 <HAL_I2C_Init>
 800114e:	1e03      	subs	r3, r0, #0
 8001150:	d001      	beq.n	8001156 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001152:	f000 f90d 	bl	8001370 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001156:	4b0a      	ldr	r3, [pc, #40]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001158:	2100      	movs	r1, #0
 800115a:	0018      	movs	r0, r3
 800115c:	f001 fd50 	bl	8002c00 <HAL_I2CEx_ConfigAnalogFilter>
 8001160:	1e03      	subs	r3, r0, #0
 8001162:	d001      	beq.n	8001168 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001164:	f000 f904 	bl	8001370 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001168:	4b05      	ldr	r3, [pc, #20]	@ (8001180 <MX_I2C1_Init+0x74>)
 800116a:	2100      	movs	r1, #0
 800116c:	0018      	movs	r0, r3
 800116e:	f001 fd93 	bl	8002c98 <HAL_I2CEx_ConfigDigitalFilter>
 8001172:	1e03      	subs	r3, r0, #0
 8001174:	d001      	beq.n	800117a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001176:	f000 f8fb 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800117a:	46c0      	nop			@ (mov r8, r8)
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	2000002c 	.word	0x2000002c
 8001184:	40005400 	.word	0x40005400
 8001188:	00503df8 	.word	0x00503df8

0800118c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b089      	sub	sp, #36	@ 0x24
 8001190:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001192:	240c      	movs	r4, #12
 8001194:	193b      	adds	r3, r7, r4
 8001196:	0018      	movs	r0, r3
 8001198:	2314      	movs	r3, #20
 800119a:	001a      	movs	r2, r3
 800119c:	2100      	movs	r1, #0
 800119e:	f002 fa19 	bl	80035d4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a2:	4b57      	ldr	r3, [pc, #348]	@ (8001300 <MX_GPIO_Init+0x174>)
 80011a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011a6:	4b56      	ldr	r3, [pc, #344]	@ (8001300 <MX_GPIO_Init+0x174>)
 80011a8:	2104      	movs	r1, #4
 80011aa:	430a      	orrs	r2, r1
 80011ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011ae:	4b54      	ldr	r3, [pc, #336]	@ (8001300 <MX_GPIO_Init+0x174>)
 80011b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011b2:	2204      	movs	r2, #4
 80011b4:	4013      	ands	r3, r2
 80011b6:	60bb      	str	r3, [r7, #8]
 80011b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ba:	4b51      	ldr	r3, [pc, #324]	@ (8001300 <MX_GPIO_Init+0x174>)
 80011bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011be:	4b50      	ldr	r3, [pc, #320]	@ (8001300 <MX_GPIO_Init+0x174>)
 80011c0:	2101      	movs	r1, #1
 80011c2:	430a      	orrs	r2, r1
 80011c4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011c6:	4b4e      	ldr	r3, [pc, #312]	@ (8001300 <MX_GPIO_Init+0x174>)
 80011c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ca:	2201      	movs	r2, #1
 80011cc:	4013      	ands	r3, r2
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001300 <MX_GPIO_Init+0x174>)
 80011d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011d6:	4b4a      	ldr	r3, [pc, #296]	@ (8001300 <MX_GPIO_Init+0x174>)
 80011d8:	2102      	movs	r1, #2
 80011da:	430a      	orrs	r2, r1
 80011dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011de:	4b48      	ldr	r3, [pc, #288]	@ (8001300 <MX_GPIO_Init+0x174>)
 80011e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011e2:	2202      	movs	r2, #2
 80011e4:	4013      	ands	r3, r2
 80011e6:	603b      	str	r3, [r7, #0]
 80011e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DB7_Pin|DB6_Pin|DB5_Pin|DB4_Pin
 80011ea:	4946      	ldr	r1, [pc, #280]	@ (8001304 <MX_GPIO_Init+0x178>)
 80011ec:	23a0      	movs	r3, #160	@ 0xa0
 80011ee:	05db      	lsls	r3, r3, #23
 80011f0:	2200      	movs	r2, #0
 80011f2:	0018      	movs	r0, r3
 80011f4:	f000 fdca 	bl	8001d8c <HAL_GPIO_WritePin>
                          |DB3_Pin|DB2_Pin|DB1_Pin|DB0_Pin
                          |TEMP_CONTROL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MDO_RW_Pin|MDO_RS_Pin, GPIO_PIN_RESET);
 80011f8:	4b43      	ldr	r3, [pc, #268]	@ (8001308 <MX_GPIO_Init+0x17c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	2103      	movs	r1, #3
 80011fe:	0018      	movs	r0, r3
 8001200:	f000 fdc4 	bl	8001d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MDI_OCALERT_Pin */
  GPIO_InitStruct.Pin = MDI_OCALERT_Pin;
 8001204:	193b      	adds	r3, r7, r4
 8001206:	2280      	movs	r2, #128	@ 0x80
 8001208:	01d2      	lsls	r2, r2, #7
 800120a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800120c:	193b      	adds	r3, r7, r4
 800120e:	2200      	movs	r2, #0
 8001210:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	193b      	adds	r3, r7, r4
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MDI_OCALERT_GPIO_Port, &GPIO_InitStruct);
 8001218:	193b      	adds	r3, r7, r4
 800121a:	4a3c      	ldr	r2, [pc, #240]	@ (800130c <MX_GPIO_Init+0x180>)
 800121c:	0019      	movs	r1, r3
 800121e:	0010      	movs	r0, r2
 8001220:	f000 fc4e 	bl	8001ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DB7_Pin DB6_Pin DB5_Pin DB4_Pin
                           DB3_Pin DB2_Pin DB1_Pin DB0_Pin
                           TEMP_CONTROL_Pin */
  GPIO_InitStruct.Pin = DB7_Pin|DB6_Pin|DB5_Pin|DB4_Pin
 8001224:	193b      	adds	r3, r7, r4
 8001226:	4a37      	ldr	r2, [pc, #220]	@ (8001304 <MX_GPIO_Init+0x178>)
 8001228:	601a      	str	r2, [r3, #0]
                          |DB3_Pin|DB2_Pin|DB1_Pin|DB0_Pin
                          |TEMP_CONTROL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122a:	193b      	adds	r3, r7, r4
 800122c:	2201      	movs	r2, #1
 800122e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	193b      	adds	r3, r7, r4
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	193b      	adds	r3, r7, r4
 8001238:	2200      	movs	r2, #0
 800123a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123c:	193a      	adds	r2, r7, r4
 800123e:	23a0      	movs	r3, #160	@ 0xa0
 8001240:	05db      	lsls	r3, r3, #23
 8001242:	0011      	movs	r1, r2
 8001244:	0018      	movs	r0, r3
 8001246:	f000 fc3b 	bl	8001ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MDO_RW_Pin MDO_RS_Pin */
  GPIO_InitStruct.Pin = MDO_RW_Pin|MDO_RS_Pin;
 800124a:	193b      	adds	r3, r7, r4
 800124c:	2203      	movs	r2, #3
 800124e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001250:	193b      	adds	r3, r7, r4
 8001252:	2201      	movs	r2, #1
 8001254:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	193b      	adds	r3, r7, r4
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125c:	193b      	adds	r3, r7, r4
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001262:	193b      	adds	r3, r7, r4
 8001264:	4a28      	ldr	r2, [pc, #160]	@ (8001308 <MX_GPIO_Init+0x17c>)
 8001266:	0019      	movs	r1, r3
 8001268:	0010      	movs	r0, r2
 800126a:	f000 fc29 	bl	8001ac0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin ALERT4_Pin ALERT3_Pin
                           ALERT2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|ALERT4_Pin|ALERT3_Pin
 800126e:	193b      	adds	r3, r7, r4
 8001270:	229e      	movs	r2, #158	@ 0x9e
 8001272:	0212      	lsls	r2, r2, #8
 8001274:	601a      	str	r2, [r3, #0]
                          |ALERT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001276:	193b      	adds	r3, r7, r4
 8001278:	2288      	movs	r2, #136	@ 0x88
 800127a:	0352      	lsls	r2, r2, #13
 800127c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	193b      	adds	r3, r7, r4
 8001280:	2200      	movs	r2, #0
 8001282:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001284:	193a      	adds	r2, r7, r4
 8001286:	23a0      	movs	r3, #160	@ 0xa0
 8001288:	05db      	lsls	r3, r3, #23
 800128a:	0011      	movs	r1, r2
 800128c:	0018      	movs	r0, r3
 800128e:	f000 fc17 	bl	8001ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALERT1_Pin */
  GPIO_InitStruct.Pin = ALERT1_Pin;
 8001292:	0021      	movs	r1, r4
 8001294:	187b      	adds	r3, r7, r1
 8001296:	2208      	movs	r2, #8
 8001298:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800129a:	187b      	adds	r3, r7, r1
 800129c:	2288      	movs	r2, #136	@ 0x88
 800129e:	0352      	lsls	r2, r2, #13
 80012a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	187b      	adds	r3, r7, r1
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ALERT1_GPIO_Port, &GPIO_InitStruct);
 80012a8:	000c      	movs	r4, r1
 80012aa:	187b      	adds	r3, r7, r1
 80012ac:	4a16      	ldr	r2, [pc, #88]	@ (8001308 <MX_GPIO_Init+0x17c>)
 80012ae:	0019      	movs	r1, r3
 80012b0:	0010      	movs	r0, r2
 80012b2:	f000 fc05 	bl	8001ac0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SCALERT_Pin */
  GPIO_InitStruct.Pin = SCALERT_Pin;
 80012b6:	0021      	movs	r1, r4
 80012b8:	187b      	adds	r3, r7, r1
 80012ba:	2210      	movs	r2, #16
 80012bc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012be:	187b      	adds	r3, r7, r1
 80012c0:	2200      	movs	r2, #0
 80012c2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	187b      	adds	r3, r7, r1
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SCALERT_GPIO_Port, &GPIO_InitStruct);
 80012ca:	187b      	adds	r3, r7, r1
 80012cc:	4a0e      	ldr	r2, [pc, #56]	@ (8001308 <MX_GPIO_Init+0x17c>)
 80012ce:	0019      	movs	r1, r3
 80012d0:	0010      	movs	r0, r2
 80012d2:	f000 fbf5 	bl	8001ac0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2103      	movs	r1, #3
 80012da:	2006      	movs	r0, #6
 80012dc:	f000 fbbe 	bl	8001a5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80012e0:	2006      	movs	r0, #6
 80012e2:	f000 fbd0 	bl	8001a86 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2103      	movs	r1, #3
 80012ea:	2007      	movs	r0, #7
 80012ec:	f000 fbb6 	bl	8001a5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80012f0:	2007      	movs	r0, #7
 80012f2:	f000 fbc8 	bl	8001a86 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012f6:	46c0      	nop			@ (mov r8, r8)
 80012f8:	46bd      	mov	sp, r7
 80012fa:	b009      	add	sp, #36	@ 0x24
 80012fc:	bd90      	pop	{r4, r7, pc}
 80012fe:	46c0      	nop			@ (mov r8, r8)
 8001300:	40021000 	.word	0x40021000
 8001304:	000001ff 	.word	0x000001ff
 8001308:	50000400 	.word	0x50000400
 800130c:	50000800 	.word	0x50000800

08001310 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	0002      	movs	r2, r0
 8001318:	1dbb      	adds	r3, r7, #6
 800131a:	801a      	strh	r2, [r3, #0]
    // Check if the interrupt came from OC or SC pins
    if (GPIO_Pin == MDI_OCALERT_Pin) {
 800131c:	1dbb      	adds	r3, r7, #6
 800131e:	881a      	ldrh	r2, [r3, #0]
 8001320:	2380      	movs	r3, #128	@ 0x80
 8001322:	01db      	lsls	r3, r3, #7
 8001324:	429a      	cmp	r2, r3
 8001326:	d10b      	bne.n	8001340 <HAL_GPIO_EXTI_Callback+0x30>
        // 1. SAFETY FIRST: Hard cut power to heater immediately
        HAL_GPIO_WritePin(TEMP_CONTROL_GPIO_Port, TEMP_CONTROL_Pin, GPIO_PIN_RESET);
 8001328:	2380      	movs	r3, #128	@ 0x80
 800132a:	0059      	lsls	r1, r3, #1
 800132c:	23a0      	movs	r3, #160	@ 0xa0
 800132e:	05db      	lsls	r3, r3, #23
 8001330:	2200      	movs	r2, #0
 8001332:	0018      	movs	r0, r3
 8001334:	f000 fd2a 	bl	8001d8c <HAL_GPIO_WritePin>
        oc_detected = 1;
 8001338:	4b0b      	ldr	r3, [pc, #44]	@ (8001368 <HAL_GPIO_EXTI_Callback+0x58>)
 800133a:	2201      	movs	r2, #1
 800133c:	701a      	strb	r2, [r3, #0]
    }
    else if (GPIO_Pin == SCALERT_Pin) {
    	HAL_GPIO_WritePin(TEMP_CONTROL_GPIO_Port, TEMP_CONTROL_Pin, GPIO_PIN_RESET);
    	sc_detected = 1;
    }
}
 800133e:	e00e      	b.n	800135e <HAL_GPIO_EXTI_Callback+0x4e>
    else if (GPIO_Pin == SCALERT_Pin) {
 8001340:	1dbb      	adds	r3, r7, #6
 8001342:	881b      	ldrh	r3, [r3, #0]
 8001344:	2b10      	cmp	r3, #16
 8001346:	d10a      	bne.n	800135e <HAL_GPIO_EXTI_Callback+0x4e>
    	HAL_GPIO_WritePin(TEMP_CONTROL_GPIO_Port, TEMP_CONTROL_Pin, GPIO_PIN_RESET);
 8001348:	2380      	movs	r3, #128	@ 0x80
 800134a:	0059      	lsls	r1, r3, #1
 800134c:	23a0      	movs	r3, #160	@ 0xa0
 800134e:	05db      	lsls	r3, r3, #23
 8001350:	2200      	movs	r2, #0
 8001352:	0018      	movs	r0, r3
 8001354:	f000 fd1a 	bl	8001d8c <HAL_GPIO_WritePin>
    	sc_detected = 1;
 8001358:	4b04      	ldr	r3, [pc, #16]	@ (800136c <HAL_GPIO_EXTI_Callback+0x5c>)
 800135a:	2201      	movs	r2, #1
 800135c:	701a      	strb	r2, [r3, #0]
}
 800135e:	46c0      	nop			@ (mov r8, r8)
 8001360:	46bd      	mov	sp, r7
 8001362:	b002      	add	sp, #8
 8001364:	bd80      	pop	{r7, pc}
 8001366:	46c0      	nop			@ (mov r8, r8)
 8001368:	20000088 	.word	0x20000088
 800136c:	20000089 	.word	0x20000089

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001378:	46c0      	nop			@ (mov r8, r8)
 800137a:	e7fd      	b.n	8001378 <Error_Handler+0x8>

0800137c <WriteReg>:
	}
}


// Helper to write register
static HAL_StatusTypeDef WriteReg(MCP96L01_HandleTypeDef *dev, uint8_t reg, uint8_t data) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af04      	add	r7, sp, #16
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	0008      	movs	r0, r1
 8001386:	0011      	movs	r1, r2
 8001388:	1cfb      	adds	r3, r7, #3
 800138a:	1c02      	adds	r2, r0, #0
 800138c:	701a      	strb	r2, [r3, #0]
 800138e:	1cbb      	adds	r3, r7, #2
 8001390:	1c0a      	adds	r2, r1, #0
 8001392:	701a      	strb	r2, [r3, #0]
    return HAL_I2C_Mem_Write(dev->hi2c, dev->i2c_addr, reg, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6818      	ldr	r0, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	791b      	ldrb	r3, [r3, #4]
 800139c:	0019      	movs	r1, r3
 800139e:	1cfb      	adds	r3, r7, #3
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	b29a      	uxth	r2, r3
 80013a4:	2364      	movs	r3, #100	@ 0x64
 80013a6:	9302      	str	r3, [sp, #8]
 80013a8:	2301      	movs	r3, #1
 80013aa:	9301      	str	r3, [sp, #4]
 80013ac:	1cbb      	adds	r3, r7, #2
 80013ae:	9300      	str	r3, [sp, #0]
 80013b0:	2301      	movs	r3, #1
 80013b2:	f000 fdcb 	bl	8001f4c <HAL_I2C_Mem_Write>
 80013b6:	0003      	movs	r3, r0
}
 80013b8:	0018      	movs	r0, r3
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b002      	add	sp, #8
 80013be:	bd80      	pop	{r7, pc}

080013c0 <ReadRegs>:

// Helper to read register
static HAL_StatusTypeDef ReadRegs(MCP96L01_HandleTypeDef *dev, uint8_t reg, uint8_t *data, uint16_t len) {
 80013c0:	b5b0      	push	{r4, r5, r7, lr}
 80013c2:	b088      	sub	sp, #32
 80013c4:	af04      	add	r7, sp, #16
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	0008      	movs	r0, r1
 80013ca:	607a      	str	r2, [r7, #4]
 80013cc:	0019      	movs	r1, r3
 80013ce:	240b      	movs	r4, #11
 80013d0:	193b      	adds	r3, r7, r4
 80013d2:	1c02      	adds	r2, r0, #0
 80013d4:	701a      	strb	r2, [r3, #0]
 80013d6:	2508      	movs	r5, #8
 80013d8:	197b      	adds	r3, r7, r5
 80013da:	1c0a      	adds	r2, r1, #0
 80013dc:	801a      	strh	r2, [r3, #0]
    return HAL_I2C_Mem_Read(dev->hi2c, dev->i2c_addr, reg, I2C_MEMADD_SIZE_8BIT, data, len, 100);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	6818      	ldr	r0, [r3, #0]
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	791b      	ldrb	r3, [r3, #4]
 80013e6:	0019      	movs	r1, r3
 80013e8:	193b      	adds	r3, r7, r4
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	2364      	movs	r3, #100	@ 0x64
 80013f0:	9302      	str	r3, [sp, #8]
 80013f2:	197b      	adds	r3, r7, r5
 80013f4:	881b      	ldrh	r3, [r3, #0]
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	2301      	movs	r3, #1
 80013fe:	f000 fed3 	bl	80021a8 <HAL_I2C_Mem_Read>
 8001402:	0003      	movs	r3, r0
}
 8001404:	0018      	movs	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	b004      	add	sp, #16
 800140a:	bdb0      	pop	{r4, r5, r7, pc}

0800140c <MCP96L01_Init>:

/**
 * @brief  Initialize the MCP96L01 sensor
 */
HAL_StatusTypeDef MCP96L01_Init(MCP96L01_HandleTypeDef *dev, I2C_HandleTypeDef *hi2c, uint8_t addr, MCP96_TCType_t type) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	0019      	movs	r1, r3
 8001418:	1dfb      	adds	r3, r7, #7
 800141a:	701a      	strb	r2, [r3, #0]
 800141c:	1dbb      	adds	r3, r7, #6
 800141e:	1c0a      	adds	r2, r1, #0
 8001420:	701a      	strb	r2, [r3, #0]
    dev->hi2c = hi2c;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	68ba      	ldr	r2, [r7, #8]
 8001426:	601a      	str	r2, [r3, #0]
    dev->i2c_addr = addr;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	1dfa      	adds	r2, r7, #7
 800142c:	7812      	ldrb	r2, [r2, #0]
 800142e:	711a      	strb	r2, [r3, #4]

    // Check if device is alive
    if (HAL_I2C_IsDeviceReady(dev->hi2c, dev->i2c_addr, 5, 100) != HAL_OK) {
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	6818      	ldr	r0, [r3, #0]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	791b      	ldrb	r3, [r3, #4]
 8001438:	0019      	movs	r1, r3
 800143a:	2364      	movs	r3, #100	@ 0x64
 800143c:	2205      	movs	r2, #5
 800143e:	f000 ffe7 	bl	8002410 <HAL_I2C_IsDeviceReady>
 8001442:	1e03      	subs	r3, r0, #0
 8001444:	d001      	beq.n	800144a <MCP96L01_Init+0x3e>
        return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e024      	b.n	8001494 <MCP96L01_Init+0x88>
    }

    // Set Type and Filter (Defaulting filter to Mid-range 4 for stability)
    // Register 0x05: [Filter 2:0] [Type 6:4]
    uint8_t config = (type << 4) | 4;
 800144a:	1dbb      	adds	r3, r7, #6
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	b25b      	sxtb	r3, r3
 8001450:	011b      	lsls	r3, r3, #4
 8001452:	b25b      	sxtb	r3, r3
 8001454:	2204      	movs	r2, #4
 8001456:	4313      	orrs	r3, r2
 8001458:	b25a      	sxtb	r2, r3
 800145a:	2117      	movs	r1, #23
 800145c:	187b      	adds	r3, r7, r1
 800145e:	701a      	strb	r2, [r3, #0]

    if (WriteReg(dev, REG_SENSOR_CONFIG, config) != HAL_OK) {
 8001460:	187b      	adds	r3, r7, r1
 8001462:	781a      	ldrb	r2, [r3, #0]
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2105      	movs	r1, #5
 8001468:	0018      	movs	r0, r3
 800146a:	f7ff ff87 	bl	800137c <WriteReg>
 800146e:	1e03      	subs	r3, r0, #0
 8001470:	d001      	beq.n	8001476 <MCP96L01_Init+0x6a>
        return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e00e      	b.n	8001494 <MCP96L01_Init+0x88>
    }

    // Set Device Config (Resolution/Cold Junction resolution)
    // 0x00 = Cold Junction Res 0.0625C, ADC 18-bit (Best resolution)
    if (WriteReg(dev, REG_DEVICE_CONFIG, 0x00) != HAL_OK) {
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2200      	movs	r2, #0
 800147a:	2106      	movs	r1, #6
 800147c:	0018      	movs	r0, r3
 800147e:	f7ff ff7d 	bl	800137c <WriteReg>
 8001482:	1e03      	subs	r3, r0, #0
 8001484:	d001      	beq.n	800148a <MCP96L01_Init+0x7e>
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e004      	b.n	8001494 <MCP96L01_Init+0x88>
    }

    dev->tc_type = type;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	1dba      	adds	r2, r7, #6
 800148e:	7812      	ldrb	r2, [r2, #0]
 8001490:	715a      	strb	r2, [r3, #5]
    return HAL_OK;
 8001492:	2300      	movs	r3, #0
}
 8001494:	0018      	movs	r0, r3
 8001496:	46bd      	mov	sp, r7
 8001498:	b006      	add	sp, #24
 800149a:	bd80      	pop	{r7, pc}

0800149c <MCP96L01_ReadHotJunction>:

/**
 * @brief  Read the Hot Junction (Thermocouple) Temperature
 * @return Temperature in Celsius (float)
 */
float MCP96L01_ReadHotJunction(MCP96L01_HandleTypeDef *dev) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
    uint8_t buff[2];

    // Read Register 0x00 (Hot Junction)
    if (ReadRegs(dev, REG_HOT_JUNCTION, buff, 2) != HAL_OK) {
 80014a4:	230c      	movs	r3, #12
 80014a6:	18fa      	adds	r2, r7, r3
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	2302      	movs	r3, #2
 80014ac:	2100      	movs	r1, #0
 80014ae:	f7ff ff87 	bl	80013c0 <ReadRegs>
 80014b2:	1e03      	subs	r3, r0, #0
 80014b4:	d001      	beq.n	80014ba <MCP96L01_ReadHotJunction+0x1e>
        return -999.0f; // Error value
 80014b6:	4b10      	ldr	r3, [pc, #64]	@ (80014f8 <MCP96L01_ReadHotJunction+0x5c>)
 80014b8:	e019      	b.n	80014ee <MCP96L01_ReadHotJunction+0x52>
    }

    // Convert: Big Endian int16
    int16_t raw = (int16_t)((buff[0] << 8) | buff[1]);
 80014ba:	220c      	movs	r2, #12
 80014bc:	18bb      	adds	r3, r7, r2
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	b21b      	sxth	r3, r3
 80014c2:	021b      	lsls	r3, r3, #8
 80014c4:	b219      	sxth	r1, r3
 80014c6:	18bb      	adds	r3, r7, r2
 80014c8:	785b      	ldrb	r3, [r3, #1]
 80014ca:	b21a      	sxth	r2, r3
 80014cc:	200e      	movs	r0, #14
 80014ce:	183b      	adds	r3, r7, r0
 80014d0:	430a      	orrs	r2, r1
 80014d2:	801a      	strh	r2, [r3, #0]

    // Scale: LSB is 0.0625 degrees C
    return (float)raw * 0.0625f;
 80014d4:	183b      	adds	r3, r7, r0
 80014d6:	2200      	movs	r2, #0
 80014d8:	5e9b      	ldrsh	r3, [r3, r2]
 80014da:	0018      	movs	r0, r3
 80014dc:	f7ff fa1a 	bl	8000914 <__aeabi_i2f>
 80014e0:	1c03      	adds	r3, r0, #0
 80014e2:	21f6      	movs	r1, #246	@ 0xf6
 80014e4:	0589      	lsls	r1, r1, #22
 80014e6:	1c18      	adds	r0, r3, #0
 80014e8:	f7ff f89a 	bl	8000620 <__aeabi_fmul>
 80014ec:	1c03      	adds	r3, r0, #0
}
 80014ee:	1c18      	adds	r0, r3, #0
 80014f0:	46bd      	mov	sp, r7
 80014f2:	b004      	add	sp, #16
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	46c0      	nop			@ (mov r8, r8)
 80014f8:	c479c000 	.word	0xc479c000

080014fc <MCP96L01_ConfigureAlertLimit>:
 * @brief  Configure an hardware ALERT pin
 * @param  alertNum: ALERT_1 through ALERT_4
 * @param  tempLimit: Temperature threshold
 * @param  activeHigh: 1 for Active High, 0 for Active Low
 */
HAL_StatusTypeDef MCP96L01_ConfigureAlertLimit(MCP96L01_HandleTypeDef *dev, MCP96_AlertPad_t alertNum, float tempLimit, uint8_t activeHigh) {
 80014fc:	b5b0      	push	{r4, r5, r7, lr}
 80014fe:	b08a      	sub	sp, #40	@ 0x28
 8001500:	af04      	add	r7, sp, #16
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	0008      	movs	r0, r1
 8001506:	607a      	str	r2, [r7, #4]
 8001508:	0019      	movs	r1, r3
 800150a:	240b      	movs	r4, #11
 800150c:	193b      	adds	r3, r7, r4
 800150e:	1c02      	adds	r2, r0, #0
 8001510:	701a      	strb	r2, [r3, #0]
 8001512:	230a      	movs	r3, #10
 8001514:	18fb      	adds	r3, r7, r3
 8001516:	1c0a      	adds	r2, r1, #0
 8001518:	701a      	strb	r2, [r3, #0]
    uint8_t configReg, limitReg;

    switch(alertNum) {
 800151a:	193b      	adds	r3, r7, r4
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	2b04      	cmp	r3, #4
 8001520:	d023      	beq.n	800156a <MCP96L01_ConfigureAlertLimit+0x6e>
 8001522:	dc2b      	bgt.n	800157c <MCP96L01_ConfigureAlertLimit+0x80>
 8001524:	2b03      	cmp	r3, #3
 8001526:	d017      	beq.n	8001558 <MCP96L01_ConfigureAlertLimit+0x5c>
 8001528:	dc28      	bgt.n	800157c <MCP96L01_ConfigureAlertLimit+0x80>
 800152a:	2b01      	cmp	r3, #1
 800152c:	d002      	beq.n	8001534 <MCP96L01_ConfigureAlertLimit+0x38>
 800152e:	2b02      	cmp	r3, #2
 8001530:	d009      	beq.n	8001546 <MCP96L01_ConfigureAlertLimit+0x4a>
 8001532:	e023      	b.n	800157c <MCP96L01_ConfigureAlertLimit+0x80>
        case ALERT_1: configReg = REG_ALERT1_CONFIG; limitReg = REG_ALERT1_LIMIT; break;
 8001534:	2317      	movs	r3, #23
 8001536:	18fb      	adds	r3, r7, r3
 8001538:	2208      	movs	r2, #8
 800153a:	701a      	strb	r2, [r3, #0]
 800153c:	2316      	movs	r3, #22
 800153e:	18fb      	adds	r3, r7, r3
 8001540:	2210      	movs	r2, #16
 8001542:	701a      	strb	r2, [r3, #0]
 8001544:	e01c      	b.n	8001580 <MCP96L01_ConfigureAlertLimit+0x84>
        case ALERT_2: configReg = REG_ALERT2_CONFIG; limitReg = REG_ALERT2_LIMIT; break;
 8001546:	2317      	movs	r3, #23
 8001548:	18fb      	adds	r3, r7, r3
 800154a:	2209      	movs	r2, #9
 800154c:	701a      	strb	r2, [r3, #0]
 800154e:	2316      	movs	r3, #22
 8001550:	18fb      	adds	r3, r7, r3
 8001552:	2211      	movs	r2, #17
 8001554:	701a      	strb	r2, [r3, #0]
 8001556:	e013      	b.n	8001580 <MCP96L01_ConfigureAlertLimit+0x84>
        case ALERT_3: configReg = REG_ALERT3_CONFIG; limitReg = REG_ALERT3_LIMIT; break;
 8001558:	2317      	movs	r3, #23
 800155a:	18fb      	adds	r3, r7, r3
 800155c:	220a      	movs	r2, #10
 800155e:	701a      	strb	r2, [r3, #0]
 8001560:	2316      	movs	r3, #22
 8001562:	18fb      	adds	r3, r7, r3
 8001564:	2212      	movs	r2, #18
 8001566:	701a      	strb	r2, [r3, #0]
 8001568:	e00a      	b.n	8001580 <MCP96L01_ConfigureAlertLimit+0x84>
        case ALERT_4: configReg = REG_ALERT4_CONFIG; limitReg = REG_ALERT4_LIMIT; break;
 800156a:	2317      	movs	r3, #23
 800156c:	18fb      	adds	r3, r7, r3
 800156e:	220b      	movs	r2, #11
 8001570:	701a      	strb	r2, [r3, #0]
 8001572:	2316      	movs	r3, #22
 8001574:	18fb      	adds	r3, r7, r3
 8001576:	2213      	movs	r2, #19
 8001578:	701a      	strb	r2, [r3, #0]
 800157a:	e001      	b.n	8001580 <MCP96L01_ConfigureAlertLimit+0x84>
        default: return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e04b      	b.n	8001618 <MCP96L01_ConfigureAlertLimit+0x11c>
    }

    // 1. Calculate Limit Register Value (int16 / 0.25 resolution for Limit register? Check datasheet)
    // Note: Alert Limits in MCP9600 are often resolution 0.25C or matching T_H
    // MCP9600 Datasheet: Alert Limit is 16-bit, resolution matches device config (usually 0.0625)
    int16_t limitVal = (int16_t)(tempLimit / 0.0625f);
 8001580:	21f6      	movs	r1, #246	@ 0xf6
 8001582:	0589      	lsls	r1, r1, #22
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f7fe ff35 	bl	80003f4 <__aeabi_fdiv>
 800158a:	1c03      	adds	r3, r0, #0
 800158c:	2512      	movs	r5, #18
 800158e:	197c      	adds	r4, r7, r5
 8001590:	1c18      	adds	r0, r3, #0
 8001592:	f7ff f99f 	bl	80008d4 <__aeabi_f2iz>
 8001596:	0003      	movs	r3, r0
 8001598:	8023      	strh	r3, [r4, #0]
    uint8_t limitBytes[2];
    limitBytes[0] = (limitVal >> 8) & 0xFF;
 800159a:	0029      	movs	r1, r5
 800159c:	187b      	adds	r3, r7, r1
 800159e:	2200      	movs	r2, #0
 80015a0:	5e9b      	ldrsh	r3, [r3, r2]
 80015a2:	121b      	asrs	r3, r3, #8
 80015a4:	b21b      	sxth	r3, r3
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	2410      	movs	r4, #16
 80015aa:	193b      	adds	r3, r7, r4
 80015ac:	701a      	strb	r2, [r3, #0]
    limitBytes[1] = limitVal & 0xFF;
 80015ae:	187b      	adds	r3, r7, r1
 80015b0:	881b      	ldrh	r3, [r3, #0]
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	193b      	adds	r3, r7, r4
 80015b6:	705a      	strb	r2, [r3, #1]

    if (HAL_I2C_Mem_Write(dev->hi2c, dev->i2c_addr, limitReg, I2C_MEMADD_SIZE_8BIT, limitBytes, 2, 100) != HAL_OK) return HAL_ERROR;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	791b      	ldrb	r3, [r3, #4]
 80015c0:	0019      	movs	r1, r3
 80015c2:	2316      	movs	r3, #22
 80015c4:	18fb      	adds	r3, r7, r3
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	2364      	movs	r3, #100	@ 0x64
 80015cc:	9302      	str	r3, [sp, #8]
 80015ce:	2302      	movs	r3, #2
 80015d0:	9301      	str	r3, [sp, #4]
 80015d2:	193b      	adds	r3, r7, r4
 80015d4:	9300      	str	r3, [sp, #0]
 80015d6:	2301      	movs	r3, #1
 80015d8:	f000 fcb8 	bl	8001f4c <HAL_I2C_Mem_Write>
 80015dc:	1e03      	subs	r3, r0, #0
 80015de:	d001      	beq.n	80015e4 <MCP96L01_ConfigureAlertLimit+0xe8>
 80015e0:	2301      	movs	r3, #1
 80015e2:	e019      	b.n	8001618 <MCP96L01_ConfigureAlertLimit+0x11c>
    // Bit 0: Alert Enable
    // Bit 1: Interrupt Mode (0 = Comparator)
    // Bit 2: Active High/Low
    // Bit 3: Fall/Rise
    // Bit 4: Cold/Hot Junction (0 = Hot Junction)
    uint8_t configVal = 0x01; // Enable
 80015e4:	2115      	movs	r1, #21
 80015e6:	187b      	adds	r3, r7, r1
 80015e8:	2201      	movs	r2, #1
 80015ea:	701a      	strb	r2, [r3, #0]
    if (activeHigh) configVal |= (1 << 2);
 80015ec:	230a      	movs	r3, #10
 80015ee:	18fb      	adds	r3, r7, r3
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d005      	beq.n	8001602 <MCP96L01_ConfigureAlertLimit+0x106>
 80015f6:	187b      	adds	r3, r7, r1
 80015f8:	187a      	adds	r2, r7, r1
 80015fa:	7812      	ldrb	r2, [r2, #0]
 80015fc:	2104      	movs	r1, #4
 80015fe:	430a      	orrs	r2, r1
 8001600:	701a      	strb	r2, [r3, #0]

    return WriteReg(dev, configReg, configVal);
 8001602:	2315      	movs	r3, #21
 8001604:	18fb      	adds	r3, r7, r3
 8001606:	781a      	ldrb	r2, [r3, #0]
 8001608:	2317      	movs	r3, #23
 800160a:	18fb      	adds	r3, r7, r3
 800160c:	7819      	ldrb	r1, [r3, #0]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	0018      	movs	r0, r3
 8001612:	f7ff feb3 	bl	800137c <WriteReg>
 8001616:	0003      	movs	r3, r0
}
 8001618:	0018      	movs	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	b006      	add	sp, #24
 800161e:	bdb0      	pop	{r4, r5, r7, pc}

08001620 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001624:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <HAL_MspInit+0x24>)
 8001626:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <HAL_MspInit+0x24>)
 800162a:	2101      	movs	r1, #1
 800162c:	430a      	orrs	r2, r1
 800162e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001630:	4b04      	ldr	r3, [pc, #16]	@ (8001644 <HAL_MspInit+0x24>)
 8001632:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001634:	4b03      	ldr	r3, [pc, #12]	@ (8001644 <HAL_MspInit+0x24>)
 8001636:	2180      	movs	r1, #128	@ 0x80
 8001638:	0549      	lsls	r1, r1, #21
 800163a:	430a      	orrs	r2, r1
 800163c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800163e:	46c0      	nop			@ (mov r8, r8)
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40021000 	.word	0x40021000

08001648 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001648:	b590      	push	{r4, r7, lr}
 800164a:	b089      	sub	sp, #36	@ 0x24
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	240c      	movs	r4, #12
 8001652:	193b      	adds	r3, r7, r4
 8001654:	0018      	movs	r0, r3
 8001656:	2314      	movs	r3, #20
 8001658:	001a      	movs	r2, r3
 800165a:	2100      	movs	r1, #0
 800165c:	f001 ffba 	bl	80035d4 <memset>
  if(hi2c->Instance==I2C1)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a17      	ldr	r2, [pc, #92]	@ (80016c4 <HAL_I2C_MspInit+0x7c>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d128      	bne.n	80016bc <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800166a:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <HAL_I2C_MspInit+0x80>)
 800166c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800166e:	4b16      	ldr	r3, [pc, #88]	@ (80016c8 <HAL_I2C_MspInit+0x80>)
 8001670:	2102      	movs	r1, #2
 8001672:	430a      	orrs	r2, r1
 8001674:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001676:	4b14      	ldr	r3, [pc, #80]	@ (80016c8 <HAL_I2C_MspInit+0x80>)
 8001678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167a:	2202      	movs	r2, #2
 800167c:	4013      	ands	r3, r2
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001682:	0021      	movs	r1, r4
 8001684:	187b      	adds	r3, r7, r1
 8001686:	22c0      	movs	r2, #192	@ 0xc0
 8001688:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800168a:	187b      	adds	r3, r7, r1
 800168c:	2212      	movs	r2, #18
 800168e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	187b      	adds	r3, r7, r1
 8001692:	2200      	movs	r2, #0
 8001694:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001696:	187b      	adds	r3, r7, r1
 8001698:	2203      	movs	r2, #3
 800169a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800169c:	187b      	adds	r3, r7, r1
 800169e:	2201      	movs	r2, #1
 80016a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a2:	187b      	adds	r3, r7, r1
 80016a4:	4a09      	ldr	r2, [pc, #36]	@ (80016cc <HAL_I2C_MspInit+0x84>)
 80016a6:	0019      	movs	r1, r3
 80016a8:	0010      	movs	r0, r2
 80016aa:	f000 fa09 	bl	8001ac0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016ae:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <HAL_I2C_MspInit+0x80>)
 80016b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80016b2:	4b05      	ldr	r3, [pc, #20]	@ (80016c8 <HAL_I2C_MspInit+0x80>)
 80016b4:	2180      	movs	r1, #128	@ 0x80
 80016b6:	0389      	lsls	r1, r1, #14
 80016b8:	430a      	orrs	r2, r1
 80016ba:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80016bc:	46c0      	nop			@ (mov r8, r8)
 80016be:	46bd      	mov	sp, r7
 80016c0:	b009      	add	sp, #36	@ 0x24
 80016c2:	bd90      	pop	{r4, r7, pc}
 80016c4:	40005400 	.word	0x40005400
 80016c8:	40021000 	.word	0x40021000
 80016cc:	50000400 	.word	0x50000400

080016d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016d4:	46c0      	nop			@ (mov r8, r8)
 80016d6:	e7fd      	b.n	80016d4 <NMI_Handler+0x4>

080016d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016dc:	46c0      	nop			@ (mov r8, r8)
 80016de:	e7fd      	b.n	80016dc <HardFault_Handler+0x4>

080016e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80016e4:	46c0      	nop			@ (mov r8, r8)
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ee:	46c0      	nop			@ (mov r8, r8)
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016f8:	f000 f8c4 	bl	8001884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016fc:	46c0      	nop			@ (mov r8, r8)
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALERT1_Pin);
 8001706:	2008      	movs	r0, #8
 8001708:	f000 fb5e 	bl	8001dc8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 800170c:	46c0      	nop			@ (mov r8, r8)
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON1_Pin);
 8001716:	2380      	movs	r3, #128	@ 0x80
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	0018      	movs	r0, r3
 800171c:	f000 fb54 	bl	8001dc8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON2_Pin);
 8001720:	2380      	movs	r3, #128	@ 0x80
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	0018      	movs	r0, r3
 8001726:	f000 fb4f 	bl	8001dc8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALERT4_Pin);
 800172a:	2380      	movs	r3, #128	@ 0x80
 800172c:	011b      	lsls	r3, r3, #4
 800172e:	0018      	movs	r0, r3
 8001730:	f000 fb4a 	bl	8001dc8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALERT3_Pin);
 8001734:	2380      	movs	r3, #128	@ 0x80
 8001736:	015b      	lsls	r3, r3, #5
 8001738:	0018      	movs	r0, r3
 800173a:	f000 fb45 	bl	8001dc8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALERT2_Pin);
 800173e:	2380      	movs	r3, #128	@ 0x80
 8001740:	021b      	lsls	r3, r3, #8
 8001742:	0018      	movs	r0, r3
 8001744:	f000 fb40 	bl	8001dc8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001748:	46c0      	nop			@ (mov r8, r8)
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001752:	46c0      	nop			@ (mov r8, r8)
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001758:	4813      	ldr	r0, [pc, #76]	@ (80017a8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800175a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 800175c:	f7ff fff7 	bl	800174e <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8001760:	4812      	ldr	r0, [pc, #72]	@ (80017ac <LoopForever+0x6>)
    LDR R1, [R0]
 8001762:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001764:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001766:	4a12      	ldr	r2, [pc, #72]	@ (80017b0 <LoopForever+0xa>)
    CMP R1, R2
 8001768:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800176a:	d105      	bne.n	8001778 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 800176c:	4811      	ldr	r0, [pc, #68]	@ (80017b4 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800176e:	4912      	ldr	r1, [pc, #72]	@ (80017b8 <LoopForever+0x12>)
    STR R1, [R0]
 8001770:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001772:	4812      	ldr	r0, [pc, #72]	@ (80017bc <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001774:	4912      	ldr	r1, [pc, #72]	@ (80017c0 <LoopForever+0x1a>)
    STR R1, [R0]
 8001776:	6001      	str	r1, [r0, #0]

08001778 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001778:	4812      	ldr	r0, [pc, #72]	@ (80017c4 <LoopForever+0x1e>)
  ldr r1, =_edata
 800177a:	4913      	ldr	r1, [pc, #76]	@ (80017c8 <LoopForever+0x22>)
  ldr r2, =_sidata
 800177c:	4a13      	ldr	r2, [pc, #76]	@ (80017cc <LoopForever+0x26>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001780:	e002      	b.n	8001788 <LoopCopyDataInit>

08001782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001786:	3304      	adds	r3, #4

08001788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800178c:	d3f9      	bcc.n	8001782 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178e:	4a10      	ldr	r2, [pc, #64]	@ (80017d0 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001790:	4c10      	ldr	r4, [pc, #64]	@ (80017d4 <LoopForever+0x2e>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001794:	e001      	b.n	800179a <LoopFillZerobss>

08001796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001798:	3204      	adds	r2, #4

0800179a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800179c:	d3fb      	bcc.n	8001796 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800179e:	f001 ff21 	bl	80035e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017a2:	f7ff fbef 	bl	8000f84 <main>

080017a6 <LoopForever>:

LoopForever:
    b LoopForever
 80017a6:	e7fe      	b.n	80017a6 <LoopForever>
   ldr   r0, =_estack
 80017a8:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 80017ac:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80017b0:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80017b4:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80017b8:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80017bc:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80017c0:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80017c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80017cc:	0800378c 	.word	0x0800378c
  ldr r2, =_sbss
 80017d0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80017d4:	20000098 	.word	0x20000098

080017d8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017d8:	e7fe      	b.n	80017d8 <ADC1_IRQHandler>
	...

080017dc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017e2:	1dfb      	adds	r3, r7, #7
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80017e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <HAL_Init+0x3c>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001818 <HAL_Init+0x3c>)
 80017ee:	2140      	movs	r1, #64	@ 0x40
 80017f0:	430a      	orrs	r2, r1
 80017f2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017f4:	2003      	movs	r0, #3
 80017f6:	f000 f811 	bl	800181c <HAL_InitTick>
 80017fa:	1e03      	subs	r3, r0, #0
 80017fc:	d003      	beq.n	8001806 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80017fe:	1dfb      	adds	r3, r7, #7
 8001800:	2201      	movs	r2, #1
 8001802:	701a      	strb	r2, [r3, #0]
 8001804:	e001      	b.n	800180a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001806:	f7ff ff0b 	bl	8001620 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800180a:	1dfb      	adds	r3, r7, #7
 800180c:	781b      	ldrb	r3, [r3, #0]
}
 800180e:	0018      	movs	r0, r3
 8001810:	46bd      	mov	sp, r7
 8001812:	b002      	add	sp, #8
 8001814:	bd80      	pop	{r7, pc}
 8001816:	46c0      	nop			@ (mov r8, r8)
 8001818:	40022000 	.word	0x40022000

0800181c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800181c:	b590      	push	{r4, r7, lr}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001824:	4b14      	ldr	r3, [pc, #80]	@ (8001878 <HAL_InitTick+0x5c>)
 8001826:	681c      	ldr	r4, [r3, #0]
 8001828:	4b14      	ldr	r3, [pc, #80]	@ (800187c <HAL_InitTick+0x60>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	0019      	movs	r1, r3
 800182e:	23fa      	movs	r3, #250	@ 0xfa
 8001830:	0098      	lsls	r0, r3, #2
 8001832:	f7fe fc69 	bl	8000108 <__udivsi3>
 8001836:	0003      	movs	r3, r0
 8001838:	0019      	movs	r1, r3
 800183a:	0020      	movs	r0, r4
 800183c:	f7fe fc64 	bl	8000108 <__udivsi3>
 8001840:	0003      	movs	r3, r0
 8001842:	0018      	movs	r0, r3
 8001844:	f000 f92f 	bl	8001aa6 <HAL_SYSTICK_Config>
 8001848:	1e03      	subs	r3, r0, #0
 800184a:	d001      	beq.n	8001850 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e00f      	b.n	8001870 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b03      	cmp	r3, #3
 8001854:	d80b      	bhi.n	800186e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	2301      	movs	r3, #1
 800185a:	425b      	negs	r3, r3
 800185c:	2200      	movs	r2, #0
 800185e:	0018      	movs	r0, r3
 8001860:	f000 f8fc 	bl	8001a5c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001864:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <HAL_InitTick+0x64>)
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800186a:	2300      	movs	r3, #0
 800186c:	e000      	b.n	8001870 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
}
 8001870:	0018      	movs	r0, r3
 8001872:	46bd      	mov	sp, r7
 8001874:	b003      	add	sp, #12
 8001876:	bd90      	pop	{r4, r7, pc}
 8001878:	20000004 	.word	0x20000004
 800187c:	2000000c 	.word	0x2000000c
 8001880:	20000008 	.word	0x20000008

08001884 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <HAL_IncTick+0x1c>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	001a      	movs	r2, r3
 800188e:	4b05      	ldr	r3, [pc, #20]	@ (80018a4 <HAL_IncTick+0x20>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	18d2      	adds	r2, r2, r3
 8001894:	4b03      	ldr	r3, [pc, #12]	@ (80018a4 <HAL_IncTick+0x20>)
 8001896:	601a      	str	r2, [r3, #0]
}
 8001898:	46c0      	nop			@ (mov r8, r8)
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	46c0      	nop			@ (mov r8, r8)
 80018a0:	2000000c 	.word	0x2000000c
 80018a4:	20000094 	.word	0x20000094

080018a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  return uwTick;
 80018ac:	4b02      	ldr	r3, [pc, #8]	@ (80018b8 <HAL_GetTick+0x10>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	0018      	movs	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			@ (mov r8, r8)
 80018b8:	20000094 	.word	0x20000094

080018bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c4:	f7ff fff0 	bl	80018a8 <HAL_GetTick>
 80018c8:	0003      	movs	r3, r0
 80018ca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	3301      	adds	r3, #1
 80018d4:	d005      	beq.n	80018e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001900 <HAL_Delay+0x44>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	001a      	movs	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	189b      	adds	r3, r3, r2
 80018e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018e2:	46c0      	nop			@ (mov r8, r8)
 80018e4:	f7ff ffe0 	bl	80018a8 <HAL_GetTick>
 80018e8:	0002      	movs	r2, r0
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d8f7      	bhi.n	80018e4 <HAL_Delay+0x28>
  {
  }
}
 80018f4:	46c0      	nop			@ (mov r8, r8)
 80018f6:	46c0      	nop			@ (mov r8, r8)
 80018f8:	46bd      	mov	sp, r7
 80018fa:	b004      	add	sp, #16
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	46c0      	nop			@ (mov r8, r8)
 8001900:	2000000c 	.word	0x2000000c

08001904 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	0002      	movs	r2, r0
 800190c:	1dfb      	adds	r3, r7, #7
 800190e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001910:	1dfb      	adds	r3, r7, #7
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b7f      	cmp	r3, #127	@ 0x7f
 8001916:	d809      	bhi.n	800192c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001918:	1dfb      	adds	r3, r7, #7
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	001a      	movs	r2, r3
 800191e:	231f      	movs	r3, #31
 8001920:	401a      	ands	r2, r3
 8001922:	4b04      	ldr	r3, [pc, #16]	@ (8001934 <__NVIC_EnableIRQ+0x30>)
 8001924:	2101      	movs	r1, #1
 8001926:	4091      	lsls	r1, r2
 8001928:	000a      	movs	r2, r1
 800192a:	601a      	str	r2, [r3, #0]
  }
}
 800192c:	46c0      	nop			@ (mov r8, r8)
 800192e:	46bd      	mov	sp, r7
 8001930:	b002      	add	sp, #8
 8001932:	bd80      	pop	{r7, pc}
 8001934:	e000e100 	.word	0xe000e100

08001938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001938:	b590      	push	{r4, r7, lr}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	0002      	movs	r2, r0
 8001940:	6039      	str	r1, [r7, #0]
 8001942:	1dfb      	adds	r3, r7, #7
 8001944:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001946:	1dfb      	adds	r3, r7, #7
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b7f      	cmp	r3, #127	@ 0x7f
 800194c:	d828      	bhi.n	80019a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800194e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a0c <__NVIC_SetPriority+0xd4>)
 8001950:	1dfb      	adds	r3, r7, #7
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	b25b      	sxtb	r3, r3
 8001956:	089b      	lsrs	r3, r3, #2
 8001958:	33c0      	adds	r3, #192	@ 0xc0
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	589b      	ldr	r3, [r3, r2]
 800195e:	1dfa      	adds	r2, r7, #7
 8001960:	7812      	ldrb	r2, [r2, #0]
 8001962:	0011      	movs	r1, r2
 8001964:	2203      	movs	r2, #3
 8001966:	400a      	ands	r2, r1
 8001968:	00d2      	lsls	r2, r2, #3
 800196a:	21ff      	movs	r1, #255	@ 0xff
 800196c:	4091      	lsls	r1, r2
 800196e:	000a      	movs	r2, r1
 8001970:	43d2      	mvns	r2, r2
 8001972:	401a      	ands	r2, r3
 8001974:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	019b      	lsls	r3, r3, #6
 800197a:	22ff      	movs	r2, #255	@ 0xff
 800197c:	401a      	ands	r2, r3
 800197e:	1dfb      	adds	r3, r7, #7
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	0018      	movs	r0, r3
 8001984:	2303      	movs	r3, #3
 8001986:	4003      	ands	r3, r0
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800198c:	481f      	ldr	r0, [pc, #124]	@ (8001a0c <__NVIC_SetPriority+0xd4>)
 800198e:	1dfb      	adds	r3, r7, #7
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	b25b      	sxtb	r3, r3
 8001994:	089b      	lsrs	r3, r3, #2
 8001996:	430a      	orrs	r2, r1
 8001998:	33c0      	adds	r3, #192	@ 0xc0
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800199e:	e031      	b.n	8001a04 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a10 <__NVIC_SetPriority+0xd8>)
 80019a2:	1dfb      	adds	r3, r7, #7
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	0019      	movs	r1, r3
 80019a8:	230f      	movs	r3, #15
 80019aa:	400b      	ands	r3, r1
 80019ac:	3b08      	subs	r3, #8
 80019ae:	089b      	lsrs	r3, r3, #2
 80019b0:	3306      	adds	r3, #6
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	18d3      	adds	r3, r2, r3
 80019b6:	3304      	adds	r3, #4
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	1dfa      	adds	r2, r7, #7
 80019bc:	7812      	ldrb	r2, [r2, #0]
 80019be:	0011      	movs	r1, r2
 80019c0:	2203      	movs	r2, #3
 80019c2:	400a      	ands	r2, r1
 80019c4:	00d2      	lsls	r2, r2, #3
 80019c6:	21ff      	movs	r1, #255	@ 0xff
 80019c8:	4091      	lsls	r1, r2
 80019ca:	000a      	movs	r2, r1
 80019cc:	43d2      	mvns	r2, r2
 80019ce:	401a      	ands	r2, r3
 80019d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	019b      	lsls	r3, r3, #6
 80019d6:	22ff      	movs	r2, #255	@ 0xff
 80019d8:	401a      	ands	r2, r3
 80019da:	1dfb      	adds	r3, r7, #7
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	0018      	movs	r0, r3
 80019e0:	2303      	movs	r3, #3
 80019e2:	4003      	ands	r3, r0
 80019e4:	00db      	lsls	r3, r3, #3
 80019e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019e8:	4809      	ldr	r0, [pc, #36]	@ (8001a10 <__NVIC_SetPriority+0xd8>)
 80019ea:	1dfb      	adds	r3, r7, #7
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	001c      	movs	r4, r3
 80019f0:	230f      	movs	r3, #15
 80019f2:	4023      	ands	r3, r4
 80019f4:	3b08      	subs	r3, #8
 80019f6:	089b      	lsrs	r3, r3, #2
 80019f8:	430a      	orrs	r2, r1
 80019fa:	3306      	adds	r3, #6
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	18c3      	adds	r3, r0, r3
 8001a00:	3304      	adds	r3, #4
 8001a02:	601a      	str	r2, [r3, #0]
}
 8001a04:	46c0      	nop			@ (mov r8, r8)
 8001a06:	46bd      	mov	sp, r7
 8001a08:	b003      	add	sp, #12
 8001a0a:	bd90      	pop	{r4, r7, pc}
 8001a0c:	e000e100 	.word	0xe000e100
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	1e5a      	subs	r2, r3, #1
 8001a20:	2380      	movs	r3, #128	@ 0x80
 8001a22:	045b      	lsls	r3, r3, #17
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d301      	bcc.n	8001a2c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e010      	b.n	8001a4e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a58 <SysTick_Config+0x44>)
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	3a01      	subs	r2, #1
 8001a32:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a34:	2301      	movs	r3, #1
 8001a36:	425b      	negs	r3, r3
 8001a38:	2103      	movs	r1, #3
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	f7ff ff7c 	bl	8001938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a40:	4b05      	ldr	r3, [pc, #20]	@ (8001a58 <SysTick_Config+0x44>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a46:	4b04      	ldr	r3, [pc, #16]	@ (8001a58 <SysTick_Config+0x44>)
 8001a48:	2207      	movs	r2, #7
 8001a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	0018      	movs	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	b002      	add	sp, #8
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	46c0      	nop			@ (mov r8, r8)
 8001a58:	e000e010 	.word	0xe000e010

08001a5c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60b9      	str	r1, [r7, #8]
 8001a64:	607a      	str	r2, [r7, #4]
 8001a66:	210f      	movs	r1, #15
 8001a68:	187b      	adds	r3, r7, r1
 8001a6a:	1c02      	adds	r2, r0, #0
 8001a6c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	187b      	adds	r3, r7, r1
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	b25b      	sxtb	r3, r3
 8001a76:	0011      	movs	r1, r2
 8001a78:	0018      	movs	r0, r3
 8001a7a:	f7ff ff5d 	bl	8001938 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8001a7e:	46c0      	nop			@ (mov r8, r8)
 8001a80:	46bd      	mov	sp, r7
 8001a82:	b004      	add	sp, #16
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	0002      	movs	r2, r0
 8001a8e:	1dfb      	adds	r3, r7, #7
 8001a90:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a92:	1dfb      	adds	r3, r7, #7
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	b25b      	sxtb	r3, r3
 8001a98:	0018      	movs	r0, r3
 8001a9a:	f7ff ff33 	bl	8001904 <__NVIC_EnableIRQ>
}
 8001a9e:	46c0      	nop			@ (mov r8, r8)
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	b002      	add	sp, #8
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b082      	sub	sp, #8
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f7ff ffaf 	bl	8001a14 <SysTick_Config>
 8001ab6:	0003      	movs	r3, r0
}
 8001ab8:	0018      	movs	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	b002      	add	sp, #8
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001aca:	2300      	movs	r3, #0
 8001acc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001ad6:	e143      	b.n	8001d60 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2101      	movs	r1, #1
 8001ade:	697a      	ldr	r2, [r7, #20]
 8001ae0:	4091      	lsls	r1, r2
 8001ae2:	000a      	movs	r2, r1
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d100      	bne.n	8001af0 <HAL_GPIO_Init+0x30>
 8001aee:	e134      	b.n	8001d5a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2203      	movs	r2, #3
 8001af6:	4013      	ands	r3, r2
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d005      	beq.n	8001b08 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	2203      	movs	r2, #3
 8001b02:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d130      	bne.n	8001b6a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	2203      	movs	r2, #3
 8001b14:	409a      	lsls	r2, r3
 8001b16:	0013      	movs	r3, r2
 8001b18:	43da      	mvns	r2, r3
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	68da      	ldr	r2, [r3, #12]
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	409a      	lsls	r2, r3
 8001b2a:	0013      	movs	r3, r2
 8001b2c:	693a      	ldr	r2, [r7, #16]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	693a      	ldr	r2, [r7, #16]
 8001b36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b3e:	2201      	movs	r2, #1
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	409a      	lsls	r2, r3
 8001b44:	0013      	movs	r3, r2
 8001b46:	43da      	mvns	r2, r3
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	091b      	lsrs	r3, r3, #4
 8001b54:	2201      	movs	r2, #1
 8001b56:	401a      	ands	r2, r3
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	409a      	lsls	r2, r3
 8001b5c:	0013      	movs	r3, r2
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	2203      	movs	r2, #3
 8001b70:	4013      	ands	r3, r2
 8001b72:	2b03      	cmp	r3, #3
 8001b74:	d017      	beq.n	8001ba6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	2203      	movs	r2, #3
 8001b82:	409a      	lsls	r2, r3
 8001b84:	0013      	movs	r3, r2
 8001b86:	43da      	mvns	r2, r3
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	689a      	ldr	r2, [r3, #8]
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	409a      	lsls	r2, r3
 8001b98:	0013      	movs	r3, r2
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2203      	movs	r2, #3
 8001bac:	4013      	ands	r3, r2
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d123      	bne.n	8001bfa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	08da      	lsrs	r2, r3, #3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	3208      	adds	r2, #8
 8001bba:	0092      	lsls	r2, r2, #2
 8001bbc:	58d3      	ldr	r3, [r2, r3]
 8001bbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	2207      	movs	r2, #7
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	220f      	movs	r2, #15
 8001bca:	409a      	lsls	r2, r3
 8001bcc:	0013      	movs	r3, r2
 8001bce:	43da      	mvns	r2, r3
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	691a      	ldr	r2, [r3, #16]
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	2107      	movs	r1, #7
 8001bde:	400b      	ands	r3, r1
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	409a      	lsls	r2, r3
 8001be4:	0013      	movs	r3, r2
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	08da      	lsrs	r2, r3, #3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3208      	adds	r2, #8
 8001bf4:	0092      	lsls	r2, r2, #2
 8001bf6:	6939      	ldr	r1, [r7, #16]
 8001bf8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	2203      	movs	r2, #3
 8001c06:	409a      	lsls	r2, r3
 8001c08:	0013      	movs	r3, r2
 8001c0a:	43da      	mvns	r2, r3
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	2203      	movs	r2, #3
 8001c18:	401a      	ands	r2, r3
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	409a      	lsls	r2, r3
 8001c20:	0013      	movs	r3, r2
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685a      	ldr	r2, [r3, #4]
 8001c32:	23c0      	movs	r3, #192	@ 0xc0
 8001c34:	029b      	lsls	r3, r3, #10
 8001c36:	4013      	ands	r3, r2
 8001c38:	d100      	bne.n	8001c3c <HAL_GPIO_Init+0x17c>
 8001c3a:	e08e      	b.n	8001d5a <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c3c:	4b4e      	ldr	r3, [pc, #312]	@ (8001d78 <HAL_GPIO_Init+0x2b8>)
 8001c3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c40:	4b4d      	ldr	r3, [pc, #308]	@ (8001d78 <HAL_GPIO_Init+0x2b8>)
 8001c42:	2101      	movs	r1, #1
 8001c44:	430a      	orrs	r2, r1
 8001c46:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c48:	4a4c      	ldr	r2, [pc, #304]	@ (8001d7c <HAL_GPIO_Init+0x2bc>)
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	089b      	lsrs	r3, r3, #2
 8001c4e:	3302      	adds	r3, #2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	589b      	ldr	r3, [r3, r2]
 8001c54:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	2203      	movs	r2, #3
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	220f      	movs	r2, #15
 8001c60:	409a      	lsls	r2, r3
 8001c62:	0013      	movs	r3, r2
 8001c64:	43da      	mvns	r2, r3
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	23a0      	movs	r3, #160	@ 0xa0
 8001c70:	05db      	lsls	r3, r3, #23
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d00d      	beq.n	8001c92 <HAL_GPIO_Init+0x1d2>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a41      	ldr	r2, [pc, #260]	@ (8001d80 <HAL_GPIO_Init+0x2c0>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d007      	beq.n	8001c8e <HAL_GPIO_Init+0x1ce>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a40      	ldr	r2, [pc, #256]	@ (8001d84 <HAL_GPIO_Init+0x2c4>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d101      	bne.n	8001c8a <HAL_GPIO_Init+0x1ca>
 8001c86:	2302      	movs	r3, #2
 8001c88:	e004      	b.n	8001c94 <HAL_GPIO_Init+0x1d4>
 8001c8a:	2306      	movs	r3, #6
 8001c8c:	e002      	b.n	8001c94 <HAL_GPIO_Init+0x1d4>
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e000      	b.n	8001c94 <HAL_GPIO_Init+0x1d4>
 8001c92:	2300      	movs	r3, #0
 8001c94:	697a      	ldr	r2, [r7, #20]
 8001c96:	2103      	movs	r1, #3
 8001c98:	400a      	ands	r2, r1
 8001c9a:	0092      	lsls	r2, r2, #2
 8001c9c:	4093      	lsls	r3, r2
 8001c9e:	693a      	ldr	r2, [r7, #16]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ca4:	4935      	ldr	r1, [pc, #212]	@ (8001d7c <HAL_GPIO_Init+0x2bc>)
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	089b      	lsrs	r3, r3, #2
 8001caa:	3302      	adds	r3, #2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cb2:	4b35      	ldr	r3, [pc, #212]	@ (8001d88 <HAL_GPIO_Init+0x2c8>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	43da      	mvns	r2, r3
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685a      	ldr	r2, [r3, #4]
 8001cc6:	2380      	movs	r3, #128	@ 0x80
 8001cc8:	035b      	lsls	r3, r3, #13
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d003      	beq.n	8001cd6 <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001cd6:	4b2c      	ldr	r3, [pc, #176]	@ (8001d88 <HAL_GPIO_Init+0x2c8>)
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001cdc:	4b2a      	ldr	r3, [pc, #168]	@ (8001d88 <HAL_GPIO_Init+0x2c8>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	43da      	mvns	r2, r3
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	2380      	movs	r3, #128	@ 0x80
 8001cf2:	039b      	lsls	r3, r3, #14
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	d003      	beq.n	8001d00 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d00:	4b21      	ldr	r3, [pc, #132]	@ (8001d88 <HAL_GPIO_Init+0x2c8>)
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001d06:	4b20      	ldr	r3, [pc, #128]	@ (8001d88 <HAL_GPIO_Init+0x2c8>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	43da      	mvns	r2, r3
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	4013      	ands	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	2380      	movs	r3, #128	@ 0x80
 8001d1c:	029b      	lsls	r3, r3, #10
 8001d1e:	4013      	ands	r3, r2
 8001d20:	d003      	beq.n	8001d2a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d2a:	4b17      	ldr	r3, [pc, #92]	@ (8001d88 <HAL_GPIO_Init+0x2c8>)
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d30:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <HAL_GPIO_Init+0x2c8>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	43da      	mvns	r2, r3
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685a      	ldr	r2, [r3, #4]
 8001d44:	2380      	movs	r3, #128	@ 0x80
 8001d46:	025b      	lsls	r3, r3, #9
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d003      	beq.n	8001d54 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d54:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <HAL_GPIO_Init+0x2c8>)
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	40da      	lsrs	r2, r3
 8001d68:	1e13      	subs	r3, r2, #0
 8001d6a:	d000      	beq.n	8001d6e <HAL_GPIO_Init+0x2ae>
 8001d6c:	e6b4      	b.n	8001ad8 <HAL_GPIO_Init+0x18>
  }
}
 8001d6e:	46c0      	nop			@ (mov r8, r8)
 8001d70:	46c0      	nop			@ (mov r8, r8)
 8001d72:	46bd      	mov	sp, r7
 8001d74:	b006      	add	sp, #24
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40010000 	.word	0x40010000
 8001d80:	50000400 	.word	0x50000400
 8001d84:	50000800 	.word	0x50000800
 8001d88:	40010400 	.word	0x40010400

08001d8c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	0008      	movs	r0, r1
 8001d96:	0011      	movs	r1, r2
 8001d98:	1cbb      	adds	r3, r7, #2
 8001d9a:	1c02      	adds	r2, r0, #0
 8001d9c:	801a      	strh	r2, [r3, #0]
 8001d9e:	1c7b      	adds	r3, r7, #1
 8001da0:	1c0a      	adds	r2, r1, #0
 8001da2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001da4:	1c7b      	adds	r3, r7, #1
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d004      	beq.n	8001db6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dac:	1cbb      	adds	r3, r7, #2
 8001dae:	881a      	ldrh	r2, [r3, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001db4:	e003      	b.n	8001dbe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001db6:	1cbb      	adds	r3, r7, #2
 8001db8:	881a      	ldrh	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001dbe:	46c0      	nop			@ (mov r8, r8)
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	b002      	add	sp, #8
 8001dc4:	bd80      	pop	{r7, pc}
	...

08001dc8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	0002      	movs	r2, r0
 8001dd0:	1dbb      	adds	r3, r7, #6
 8001dd2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001dd4:	4b09      	ldr	r3, [pc, #36]	@ (8001dfc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001dd6:	695b      	ldr	r3, [r3, #20]
 8001dd8:	1dba      	adds	r2, r7, #6
 8001dda:	8812      	ldrh	r2, [r2, #0]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	d008      	beq.n	8001df2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001de0:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001de2:	1dba      	adds	r2, r7, #6
 8001de4:	8812      	ldrh	r2, [r2, #0]
 8001de6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001de8:	1dbb      	adds	r3, r7, #6
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	0018      	movs	r0, r3
 8001dee:	f7ff fa8f 	bl	8001310 <HAL_GPIO_EXTI_Callback>
  }
}
 8001df2:	46c0      	nop			@ (mov r8, r8)
 8001df4:	46bd      	mov	sp, r7
 8001df6:	b002      	add	sp, #8
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	46c0      	nop			@ (mov r8, r8)
 8001dfc:	40010400 	.word	0x40010400

08001e00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e08f      	b.n	8001f32 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2241      	movs	r2, #65	@ 0x41
 8001e16:	5c9b      	ldrb	r3, [r3, r2]
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d107      	bne.n	8001e2e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2240      	movs	r2, #64	@ 0x40
 8001e22:	2100      	movs	r1, #0
 8001e24:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	0018      	movs	r0, r3
 8001e2a:	f7ff fc0d 	bl	8001648 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2241      	movs	r2, #65	@ 0x41
 8001e32:	2124      	movs	r1, #36	@ 0x24
 8001e34:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2101      	movs	r1, #1
 8001e42:	438a      	bics	r2, r1
 8001e44:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	493b      	ldr	r1, [pc, #236]	@ (8001f3c <HAL_I2C_Init+0x13c>)
 8001e50:	400a      	ands	r2, r1
 8001e52:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	689a      	ldr	r2, [r3, #8]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4938      	ldr	r1, [pc, #224]	@ (8001f40 <HAL_I2C_Init+0x140>)
 8001e60:	400a      	ands	r2, r1
 8001e62:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d108      	bne.n	8001e7e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2180      	movs	r1, #128	@ 0x80
 8001e76:	0209      	lsls	r1, r1, #8
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	e007      	b.n	8001e8e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2184      	movs	r1, #132	@ 0x84
 8001e88:	0209      	lsls	r1, r1, #8
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d109      	bne.n	8001eaa <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2180      	movs	r1, #128	@ 0x80
 8001ea2:	0109      	lsls	r1, r1, #4
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	e007      	b.n	8001eba <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4923      	ldr	r1, [pc, #140]	@ (8001f44 <HAL_I2C_Init+0x144>)
 8001eb6:	400a      	ands	r2, r1
 8001eb8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	685a      	ldr	r2, [r3, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4920      	ldr	r1, [pc, #128]	@ (8001f48 <HAL_I2C_Init+0x148>)
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	68da      	ldr	r2, [r3, #12]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	491a      	ldr	r1, [pc, #104]	@ (8001f40 <HAL_I2C_Init+0x140>)
 8001ed6:	400a      	ands	r2, r1
 8001ed8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	691a      	ldr	r2, [r3, #16]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	69d9      	ldr	r1, [r3, #28]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a1a      	ldr	r2, [r3, #32]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	430a      	orrs	r2, r1
 8001f02:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2101      	movs	r1, #1
 8001f10:	430a      	orrs	r2, r1
 8001f12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2241      	movs	r2, #65	@ 0x41
 8001f1e:	2120      	movs	r1, #32
 8001f20:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2242      	movs	r2, #66	@ 0x42
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	0018      	movs	r0, r3
 8001f34:	46bd      	mov	sp, r7
 8001f36:	b002      	add	sp, #8
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	46c0      	nop			@ (mov r8, r8)
 8001f3c:	f0ffffff 	.word	0xf0ffffff
 8001f40:	ffff7fff 	.word	0xffff7fff
 8001f44:	fffff7ff 	.word	0xfffff7ff
 8001f48:	02008000 	.word	0x02008000

08001f4c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f4c:	b590      	push	{r4, r7, lr}
 8001f4e:	b089      	sub	sp, #36	@ 0x24
 8001f50:	af02      	add	r7, sp, #8
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	000c      	movs	r4, r1
 8001f56:	0010      	movs	r0, r2
 8001f58:	0019      	movs	r1, r3
 8001f5a:	230a      	movs	r3, #10
 8001f5c:	18fb      	adds	r3, r7, r3
 8001f5e:	1c22      	adds	r2, r4, #0
 8001f60:	801a      	strh	r2, [r3, #0]
 8001f62:	2308      	movs	r3, #8
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	1c02      	adds	r2, r0, #0
 8001f68:	801a      	strh	r2, [r3, #0]
 8001f6a:	1dbb      	adds	r3, r7, #6
 8001f6c:	1c0a      	adds	r2, r1, #0
 8001f6e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2241      	movs	r2, #65	@ 0x41
 8001f74:	5c9b      	ldrb	r3, [r3, r2]
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b20      	cmp	r3, #32
 8001f7a:	d000      	beq.n	8001f7e <HAL_I2C_Mem_Write+0x32>
 8001f7c:	e10c      	b.n	8002198 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d004      	beq.n	8001f8e <HAL_I2C_Mem_Write+0x42>
 8001f84:	232c      	movs	r3, #44	@ 0x2c
 8001f86:	18fb      	adds	r3, r7, r3
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d105      	bne.n	8001f9a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2280      	movs	r2, #128	@ 0x80
 8001f92:	0092      	lsls	r2, r2, #2
 8001f94:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e0ff      	b.n	800219a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2240      	movs	r2, #64	@ 0x40
 8001f9e:	5c9b      	ldrb	r3, [r3, r2]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d101      	bne.n	8001fa8 <HAL_I2C_Mem_Write+0x5c>
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	e0f8      	b.n	800219a <HAL_I2C_Mem_Write+0x24e>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2240      	movs	r2, #64	@ 0x40
 8001fac:	2101      	movs	r1, #1
 8001fae:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001fb0:	f7ff fc7a 	bl	80018a8 <HAL_GetTick>
 8001fb4:	0003      	movs	r3, r0
 8001fb6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fb8:	2380      	movs	r3, #128	@ 0x80
 8001fba:	0219      	lsls	r1, r3, #8
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	2319      	movs	r3, #25
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f000 fc07 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 8001fca:	1e03      	subs	r3, r0, #0
 8001fcc:	d001      	beq.n	8001fd2 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e0e3      	b.n	800219a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2241      	movs	r2, #65	@ 0x41
 8001fd6:	2121      	movs	r1, #33	@ 0x21
 8001fd8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2242      	movs	r2, #66	@ 0x42
 8001fde:	2140      	movs	r1, #64	@ 0x40
 8001fe0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001fec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	222c      	movs	r2, #44	@ 0x2c
 8001ff2:	18ba      	adds	r2, r7, r2
 8001ff4:	8812      	ldrh	r2, [r2, #0]
 8001ff6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ffe:	1dbb      	adds	r3, r7, #6
 8002000:	881c      	ldrh	r4, [r3, #0]
 8002002:	2308      	movs	r3, #8
 8002004:	18fb      	adds	r3, r7, r3
 8002006:	881a      	ldrh	r2, [r3, #0]
 8002008:	230a      	movs	r3, #10
 800200a:	18fb      	adds	r3, r7, r3
 800200c:	8819      	ldrh	r1, [r3, #0]
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	9301      	str	r3, [sp, #4]
 8002014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	0023      	movs	r3, r4
 800201a:	f000 faf5 	bl	8002608 <I2C_RequestMemoryWrite>
 800201e:	1e03      	subs	r3, r0, #0
 8002020:	d005      	beq.n	800202e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2240      	movs	r2, #64	@ 0x40
 8002026:	2100      	movs	r1, #0
 8002028:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e0b5      	b.n	800219a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002032:	b29b      	uxth	r3, r3
 8002034:	2bff      	cmp	r3, #255	@ 0xff
 8002036:	d911      	bls.n	800205c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	22ff      	movs	r2, #255	@ 0xff
 800203c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002042:	b2da      	uxtb	r2, r3
 8002044:	2380      	movs	r3, #128	@ 0x80
 8002046:	045c      	lsls	r4, r3, #17
 8002048:	230a      	movs	r3, #10
 800204a:	18fb      	adds	r3, r7, r3
 800204c:	8819      	ldrh	r1, [r3, #0]
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	2300      	movs	r3, #0
 8002052:	9300      	str	r3, [sp, #0]
 8002054:	0023      	movs	r3, r4
 8002056:	f000 fd99 	bl	8002b8c <I2C_TransferConfig>
 800205a:	e012      	b.n	8002082 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002060:	b29a      	uxth	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800206a:	b2da      	uxtb	r2, r3
 800206c:	2380      	movs	r3, #128	@ 0x80
 800206e:	049c      	lsls	r4, r3, #18
 8002070:	230a      	movs	r3, #10
 8002072:	18fb      	adds	r3, r7, r3
 8002074:	8819      	ldrh	r1, [r3, #0]
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	2300      	movs	r3, #0
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	0023      	movs	r3, r4
 800207e:	f000 fd85 	bl	8002b8c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002082:	697a      	ldr	r2, [r7, #20]
 8002084:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	0018      	movs	r0, r3
 800208a:	f000 fbfd 	bl	8002888 <I2C_WaitOnTXISFlagUntilTimeout>
 800208e:	1e03      	subs	r3, r0, #0
 8002090:	d001      	beq.n	8002096 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e081      	b.n	800219a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800209a:	781a      	ldrb	r2, [r3, #0]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a6:	1c5a      	adds	r2, r3, #1
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	3b01      	subs	r3, #1
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020be:	3b01      	subs	r3, #1
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d03a      	beq.n	8002146 <HAL_I2C_Mem_Write+0x1fa>
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d136      	bne.n	8002146 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020da:	68f8      	ldr	r0, [r7, #12]
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	0013      	movs	r3, r2
 80020e2:	2200      	movs	r2, #0
 80020e4:	2180      	movs	r1, #128	@ 0x80
 80020e6:	f000 fb77 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 80020ea:	1e03      	subs	r3, r0, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e053      	b.n	800219a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	2bff      	cmp	r3, #255	@ 0xff
 80020fa:	d911      	bls.n	8002120 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	22ff      	movs	r2, #255	@ 0xff
 8002100:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002106:	b2da      	uxtb	r2, r3
 8002108:	2380      	movs	r3, #128	@ 0x80
 800210a:	045c      	lsls	r4, r3, #17
 800210c:	230a      	movs	r3, #10
 800210e:	18fb      	adds	r3, r7, r3
 8002110:	8819      	ldrh	r1, [r3, #0]
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	2300      	movs	r3, #0
 8002116:	9300      	str	r3, [sp, #0]
 8002118:	0023      	movs	r3, r4
 800211a:	f000 fd37 	bl	8002b8c <I2C_TransferConfig>
 800211e:	e012      	b.n	8002146 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002124:	b29a      	uxth	r2, r3
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800212e:	b2da      	uxtb	r2, r3
 8002130:	2380      	movs	r3, #128	@ 0x80
 8002132:	049c      	lsls	r4, r3, #18
 8002134:	230a      	movs	r3, #10
 8002136:	18fb      	adds	r3, r7, r3
 8002138:	8819      	ldrh	r1, [r3, #0]
 800213a:	68f8      	ldr	r0, [r7, #12]
 800213c:	2300      	movs	r3, #0
 800213e:	9300      	str	r3, [sp, #0]
 8002140:	0023      	movs	r3, r4
 8002142:	f000 fd23 	bl	8002b8c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800214a:	b29b      	uxth	r3, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d198      	bne.n	8002082 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002150:	697a      	ldr	r2, [r7, #20]
 8002152:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	0018      	movs	r0, r3
 8002158:	f000 fbdc 	bl	8002914 <I2C_WaitOnSTOPFlagUntilTimeout>
 800215c:	1e03      	subs	r3, r0, #0
 800215e:	d001      	beq.n	8002164 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e01a      	b.n	800219a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2220      	movs	r2, #32
 800216a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	490b      	ldr	r1, [pc, #44]	@ (80021a4 <HAL_I2C_Mem_Write+0x258>)
 8002178:	400a      	ands	r2, r1
 800217a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2241      	movs	r2, #65	@ 0x41
 8002180:	2120      	movs	r1, #32
 8002182:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2242      	movs	r2, #66	@ 0x42
 8002188:	2100      	movs	r1, #0
 800218a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2240      	movs	r2, #64	@ 0x40
 8002190:	2100      	movs	r1, #0
 8002192:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002194:	2300      	movs	r3, #0
 8002196:	e000      	b.n	800219a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8002198:	2302      	movs	r3, #2
  }
}
 800219a:	0018      	movs	r0, r3
 800219c:	46bd      	mov	sp, r7
 800219e:	b007      	add	sp, #28
 80021a0:	bd90      	pop	{r4, r7, pc}
 80021a2:	46c0      	nop			@ (mov r8, r8)
 80021a4:	fe00e800 	.word	0xfe00e800

080021a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021a8:	b590      	push	{r4, r7, lr}
 80021aa:	b089      	sub	sp, #36	@ 0x24
 80021ac:	af02      	add	r7, sp, #8
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	000c      	movs	r4, r1
 80021b2:	0010      	movs	r0, r2
 80021b4:	0019      	movs	r1, r3
 80021b6:	230a      	movs	r3, #10
 80021b8:	18fb      	adds	r3, r7, r3
 80021ba:	1c22      	adds	r2, r4, #0
 80021bc:	801a      	strh	r2, [r3, #0]
 80021be:	2308      	movs	r3, #8
 80021c0:	18fb      	adds	r3, r7, r3
 80021c2:	1c02      	adds	r2, r0, #0
 80021c4:	801a      	strh	r2, [r3, #0]
 80021c6:	1dbb      	adds	r3, r7, #6
 80021c8:	1c0a      	adds	r2, r1, #0
 80021ca:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2241      	movs	r2, #65	@ 0x41
 80021d0:	5c9b      	ldrb	r3, [r3, r2]
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b20      	cmp	r3, #32
 80021d6:	d000      	beq.n	80021da <HAL_I2C_Mem_Read+0x32>
 80021d8:	e110      	b.n	80023fc <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80021da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d004      	beq.n	80021ea <HAL_I2C_Mem_Read+0x42>
 80021e0:	232c      	movs	r3, #44	@ 0x2c
 80021e2:	18fb      	adds	r3, r7, r3
 80021e4:	881b      	ldrh	r3, [r3, #0]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d105      	bne.n	80021f6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2280      	movs	r2, #128	@ 0x80
 80021ee:	0092      	lsls	r2, r2, #2
 80021f0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e103      	b.n	80023fe <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2240      	movs	r2, #64	@ 0x40
 80021fa:	5c9b      	ldrb	r3, [r3, r2]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d101      	bne.n	8002204 <HAL_I2C_Mem_Read+0x5c>
 8002200:	2302      	movs	r3, #2
 8002202:	e0fc      	b.n	80023fe <HAL_I2C_Mem_Read+0x256>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2240      	movs	r2, #64	@ 0x40
 8002208:	2101      	movs	r1, #1
 800220a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800220c:	f7ff fb4c 	bl	80018a8 <HAL_GetTick>
 8002210:	0003      	movs	r3, r0
 8002212:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002214:	2380      	movs	r3, #128	@ 0x80
 8002216:	0219      	lsls	r1, r3, #8
 8002218:	68f8      	ldr	r0, [r7, #12]
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	2319      	movs	r3, #25
 8002220:	2201      	movs	r2, #1
 8002222:	f000 fad9 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 8002226:	1e03      	subs	r3, r0, #0
 8002228:	d001      	beq.n	800222e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e0e7      	b.n	80023fe <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2241      	movs	r2, #65	@ 0x41
 8002232:	2122      	movs	r1, #34	@ 0x22
 8002234:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2242      	movs	r2, #66	@ 0x42
 800223a:	2140      	movs	r1, #64	@ 0x40
 800223c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002248:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	222c      	movs	r2, #44	@ 0x2c
 800224e:	18ba      	adds	r2, r7, r2
 8002250:	8812      	ldrh	r2, [r2, #0]
 8002252:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2200      	movs	r2, #0
 8002258:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800225a:	1dbb      	adds	r3, r7, #6
 800225c:	881c      	ldrh	r4, [r3, #0]
 800225e:	2308      	movs	r3, #8
 8002260:	18fb      	adds	r3, r7, r3
 8002262:	881a      	ldrh	r2, [r3, #0]
 8002264:	230a      	movs	r3, #10
 8002266:	18fb      	adds	r3, r7, r3
 8002268:	8819      	ldrh	r1, [r3, #0]
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	9301      	str	r3, [sp, #4]
 8002270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	0023      	movs	r3, r4
 8002276:	f000 fa2b 	bl	80026d0 <I2C_RequestMemoryRead>
 800227a:	1e03      	subs	r3, r0, #0
 800227c:	d005      	beq.n	800228a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2240      	movs	r2, #64	@ 0x40
 8002282:	2100      	movs	r1, #0
 8002284:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e0b9      	b.n	80023fe <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800228e:	b29b      	uxth	r3, r3
 8002290:	2bff      	cmp	r3, #255	@ 0xff
 8002292:	d911      	bls.n	80022b8 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2201      	movs	r2, #1
 8002298:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800229e:	b2da      	uxtb	r2, r3
 80022a0:	2380      	movs	r3, #128	@ 0x80
 80022a2:	045c      	lsls	r4, r3, #17
 80022a4:	230a      	movs	r3, #10
 80022a6:	18fb      	adds	r3, r7, r3
 80022a8:	8819      	ldrh	r1, [r3, #0]
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	4b56      	ldr	r3, [pc, #344]	@ (8002408 <HAL_I2C_Mem_Read+0x260>)
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	0023      	movs	r3, r4
 80022b2:	f000 fc6b 	bl	8002b8c <I2C_TransferConfig>
 80022b6:	e012      	b.n	80022de <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022bc:	b29a      	uxth	r2, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	2380      	movs	r3, #128	@ 0x80
 80022ca:	049c      	lsls	r4, r3, #18
 80022cc:	230a      	movs	r3, #10
 80022ce:	18fb      	adds	r3, r7, r3
 80022d0:	8819      	ldrh	r1, [r3, #0]
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	4b4c      	ldr	r3, [pc, #304]	@ (8002408 <HAL_I2C_Mem_Read+0x260>)
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	0023      	movs	r3, r4
 80022da:	f000 fc57 	bl	8002b8c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80022de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	0013      	movs	r3, r2
 80022e8:	2200      	movs	r2, #0
 80022ea:	2104      	movs	r1, #4
 80022ec:	f000 fa74 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 80022f0:	1e03      	subs	r3, r0, #0
 80022f2:	d001      	beq.n	80022f8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e082      	b.n	80023fe <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002302:	b2d2      	uxtb	r2, r2
 8002304:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230a:	1c5a      	adds	r2, r3, #1
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002314:	3b01      	subs	r3, #1
 8002316:	b29a      	uxth	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002320:	b29b      	uxth	r3, r3
 8002322:	3b01      	subs	r3, #1
 8002324:	b29a      	uxth	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800232e:	b29b      	uxth	r3, r3
 8002330:	2b00      	cmp	r3, #0
 8002332:	d03a      	beq.n	80023aa <HAL_I2C_Mem_Read+0x202>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002338:	2b00      	cmp	r3, #0
 800233a:	d136      	bne.n	80023aa <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800233c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	0013      	movs	r3, r2
 8002346:	2200      	movs	r2, #0
 8002348:	2180      	movs	r1, #128	@ 0x80
 800234a:	f000 fa45 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 800234e:	1e03      	subs	r3, r0, #0
 8002350:	d001      	beq.n	8002356 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e053      	b.n	80023fe <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800235a:	b29b      	uxth	r3, r3
 800235c:	2bff      	cmp	r3, #255	@ 0xff
 800235e:	d911      	bls.n	8002384 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2201      	movs	r2, #1
 8002364:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800236a:	b2da      	uxtb	r2, r3
 800236c:	2380      	movs	r3, #128	@ 0x80
 800236e:	045c      	lsls	r4, r3, #17
 8002370:	230a      	movs	r3, #10
 8002372:	18fb      	adds	r3, r7, r3
 8002374:	8819      	ldrh	r1, [r3, #0]
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	2300      	movs	r3, #0
 800237a:	9300      	str	r3, [sp, #0]
 800237c:	0023      	movs	r3, r4
 800237e:	f000 fc05 	bl	8002b8c <I2C_TransferConfig>
 8002382:	e012      	b.n	80023aa <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002388:	b29a      	uxth	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002392:	b2da      	uxtb	r2, r3
 8002394:	2380      	movs	r3, #128	@ 0x80
 8002396:	049c      	lsls	r4, r3, #18
 8002398:	230a      	movs	r3, #10
 800239a:	18fb      	adds	r3, r7, r3
 800239c:	8819      	ldrh	r1, [r3, #0]
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	2300      	movs	r3, #0
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	0023      	movs	r3, r4
 80023a6:	f000 fbf1 	bl	8002b8c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d194      	bne.n	80022de <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	0018      	movs	r0, r3
 80023bc:	f000 faaa 	bl	8002914 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023c0:	1e03      	subs	r3, r0, #0
 80023c2:	d001      	beq.n	80023c8 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e01a      	b.n	80023fe <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2220      	movs	r2, #32
 80023ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	490c      	ldr	r1, [pc, #48]	@ (800240c <HAL_I2C_Mem_Read+0x264>)
 80023dc:	400a      	ands	r2, r1
 80023de:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2241      	movs	r2, #65	@ 0x41
 80023e4:	2120      	movs	r1, #32
 80023e6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2242      	movs	r2, #66	@ 0x42
 80023ec:	2100      	movs	r1, #0
 80023ee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2240      	movs	r2, #64	@ 0x40
 80023f4:	2100      	movs	r1, #0
 80023f6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80023f8:	2300      	movs	r3, #0
 80023fa:	e000      	b.n	80023fe <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80023fc:	2302      	movs	r3, #2
  }
}
 80023fe:	0018      	movs	r0, r3
 8002400:	46bd      	mov	sp, r7
 8002402:	b007      	add	sp, #28
 8002404:	bd90      	pop	{r4, r7, pc}
 8002406:	46c0      	nop			@ (mov r8, r8)
 8002408:	80002400 	.word	0x80002400
 800240c:	fe00e800 	.word	0xfe00e800

08002410 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b08a      	sub	sp, #40	@ 0x28
 8002414:	af02      	add	r7, sp, #8
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	607a      	str	r2, [r7, #4]
 800241a:	603b      	str	r3, [r7, #0]
 800241c:	230a      	movs	r3, #10
 800241e:	18fb      	adds	r3, r7, r3
 8002420:	1c0a      	adds	r2, r1, #0
 8002422:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002424:	2300      	movs	r3, #0
 8002426:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2241      	movs	r2, #65	@ 0x41
 800242c:	5c9b      	ldrb	r3, [r3, r2]
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b20      	cmp	r3, #32
 8002432:	d000      	beq.n	8002436 <HAL_I2C_IsDeviceReady+0x26>
 8002434:	e0df      	b.n	80025f6 <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	699a      	ldr	r2, [r3, #24]
 800243c:	2380      	movs	r3, #128	@ 0x80
 800243e:	021b      	lsls	r3, r3, #8
 8002440:	401a      	ands	r2, r3
 8002442:	2380      	movs	r3, #128	@ 0x80
 8002444:	021b      	lsls	r3, r3, #8
 8002446:	429a      	cmp	r2, r3
 8002448:	d101      	bne.n	800244e <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 800244a:	2302      	movs	r3, #2
 800244c:	e0d4      	b.n	80025f8 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2240      	movs	r2, #64	@ 0x40
 8002452:	5c9b      	ldrb	r3, [r3, r2]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d101      	bne.n	800245c <HAL_I2C_IsDeviceReady+0x4c>
 8002458:	2302      	movs	r3, #2
 800245a:	e0cd      	b.n	80025f8 <HAL_I2C_IsDeviceReady+0x1e8>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2240      	movs	r2, #64	@ 0x40
 8002460:	2101      	movs	r1, #1
 8002462:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2241      	movs	r2, #65	@ 0x41
 8002468:	2124      	movs	r1, #36	@ 0x24
 800246a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d107      	bne.n	800248a <HAL_I2C_IsDeviceReady+0x7a>
 800247a:	230a      	movs	r3, #10
 800247c:	18fb      	adds	r3, r7, r3
 800247e:	881b      	ldrh	r3, [r3, #0]
 8002480:	059b      	lsls	r3, r3, #22
 8002482:	0d9b      	lsrs	r3, r3, #22
 8002484:	4a5e      	ldr	r2, [pc, #376]	@ (8002600 <HAL_I2C_IsDeviceReady+0x1f0>)
 8002486:	431a      	orrs	r2, r3
 8002488:	e006      	b.n	8002498 <HAL_I2C_IsDeviceReady+0x88>
 800248a:	230a      	movs	r3, #10
 800248c:	18fb      	adds	r3, r7, r3
 800248e:	881b      	ldrh	r3, [r3, #0]
 8002490:	059b      	lsls	r3, r3, #22
 8002492:	0d9b      	lsrs	r3, r3, #22
 8002494:	4a5b      	ldr	r2, [pc, #364]	@ (8002604 <HAL_I2C_IsDeviceReady+0x1f4>)
 8002496:	431a      	orrs	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800249e:	f7ff fa03 	bl	80018a8 <HAL_GetTick>
 80024a2:	0003      	movs	r3, r0
 80024a4:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	2220      	movs	r2, #32
 80024ae:	4013      	ands	r3, r2
 80024b0:	3b20      	subs	r3, #32
 80024b2:	425a      	negs	r2, r3
 80024b4:	4153      	adcs	r3, r2
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	231f      	movs	r3, #31
 80024ba:	18fb      	adds	r3, r7, r3
 80024bc:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	2210      	movs	r2, #16
 80024c6:	4013      	ands	r3, r2
 80024c8:	3b10      	subs	r3, #16
 80024ca:	425a      	negs	r2, r3
 80024cc:	4153      	adcs	r3, r2
 80024ce:	b2da      	uxtb	r2, r3
 80024d0:	231e      	movs	r3, #30
 80024d2:	18fb      	adds	r3, r7, r3
 80024d4:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80024d6:	e035      	b.n	8002544 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	3301      	adds	r3, #1
 80024dc:	d01a      	beq.n	8002514 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80024de:	f7ff f9e3 	bl	80018a8 <HAL_GetTick>
 80024e2:	0002      	movs	r2, r0
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	683a      	ldr	r2, [r7, #0]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d302      	bcc.n	80024f4 <HAL_I2C_IsDeviceReady+0xe4>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d10f      	bne.n	8002514 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2241      	movs	r2, #65	@ 0x41
 80024f8:	2120      	movs	r1, #32
 80024fa:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002500:	2220      	movs	r2, #32
 8002502:	431a      	orrs	r2, r3
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2240      	movs	r2, #64	@ 0x40
 800250c:	2100      	movs	r1, #0
 800250e:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e071      	b.n	80025f8 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	2220      	movs	r2, #32
 800251c:	4013      	ands	r3, r2
 800251e:	3b20      	subs	r3, #32
 8002520:	425a      	negs	r2, r3
 8002522:	4153      	adcs	r3, r2
 8002524:	b2da      	uxtb	r2, r3
 8002526:	231f      	movs	r3, #31
 8002528:	18fb      	adds	r3, r7, r3
 800252a:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	2210      	movs	r2, #16
 8002534:	4013      	ands	r3, r2
 8002536:	3b10      	subs	r3, #16
 8002538:	425a      	negs	r2, r3
 800253a:	4153      	adcs	r3, r2
 800253c:	b2da      	uxtb	r2, r3
 800253e:	231e      	movs	r3, #30
 8002540:	18fb      	adds	r3, r7, r3
 8002542:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002544:	231f      	movs	r3, #31
 8002546:	18fb      	adds	r3, r7, r3
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d104      	bne.n	8002558 <HAL_I2C_IsDeviceReady+0x148>
 800254e:	231e      	movs	r3, #30
 8002550:	18fb      	adds	r3, r7, r3
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d0bf      	beq.n	80024d8 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	699b      	ldr	r3, [r3, #24]
 800255e:	2210      	movs	r2, #16
 8002560:	4013      	ands	r3, r2
 8002562:	2b10      	cmp	r3, #16
 8002564:	d01a      	beq.n	800259c <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	68f8      	ldr	r0, [r7, #12]
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	0013      	movs	r3, r2
 8002570:	2200      	movs	r2, #0
 8002572:	2120      	movs	r1, #32
 8002574:	f000 f930 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 8002578:	1e03      	subs	r3, r0, #0
 800257a:	d001      	beq.n	8002580 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e03b      	b.n	80025f8 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2220      	movs	r2, #32
 8002586:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2241      	movs	r2, #65	@ 0x41
 800258c:	2120      	movs	r1, #32
 800258e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2240      	movs	r2, #64	@ 0x40
 8002594:	2100      	movs	r1, #0
 8002596:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8002598:	2300      	movs	r3, #0
 800259a:	e02d      	b.n	80025f8 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800259c:	683a      	ldr	r2, [r7, #0]
 800259e:	68f8      	ldr	r0, [r7, #12]
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	0013      	movs	r3, r2
 80025a6:	2200      	movs	r2, #0
 80025a8:	2120      	movs	r1, #32
 80025aa:	f000 f915 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 80025ae:	1e03      	subs	r3, r0, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e020      	b.n	80025f8 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2210      	movs	r2, #16
 80025bc:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2220      	movs	r2, #32
 80025c4:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	3301      	adds	r3, #1
 80025ca:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d900      	bls.n	80025d6 <HAL_I2C_IsDeviceReady+0x1c6>
 80025d4:	e74d      	b.n	8002472 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2241      	movs	r2, #65	@ 0x41
 80025da:	2120      	movs	r1, #32
 80025dc:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e2:	2220      	movs	r2, #32
 80025e4:	431a      	orrs	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2240      	movs	r2, #64	@ 0x40
 80025ee:	2100      	movs	r1, #0
 80025f0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 80025f6:	2302      	movs	r3, #2
  }
}
 80025f8:	0018      	movs	r0, r3
 80025fa:	46bd      	mov	sp, r7
 80025fc:	b008      	add	sp, #32
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	02002000 	.word	0x02002000
 8002604:	02002800 	.word	0x02002800

08002608 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002608:	b5b0      	push	{r4, r5, r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af02      	add	r7, sp, #8
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	000c      	movs	r4, r1
 8002612:	0010      	movs	r0, r2
 8002614:	0019      	movs	r1, r3
 8002616:	250a      	movs	r5, #10
 8002618:	197b      	adds	r3, r7, r5
 800261a:	1c22      	adds	r2, r4, #0
 800261c:	801a      	strh	r2, [r3, #0]
 800261e:	2308      	movs	r3, #8
 8002620:	18fb      	adds	r3, r7, r3
 8002622:	1c02      	adds	r2, r0, #0
 8002624:	801a      	strh	r2, [r3, #0]
 8002626:	1dbb      	adds	r3, r7, #6
 8002628:	1c0a      	adds	r2, r1, #0
 800262a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800262c:	1dbb      	adds	r3, r7, #6
 800262e:	881b      	ldrh	r3, [r3, #0]
 8002630:	b2da      	uxtb	r2, r3
 8002632:	2380      	movs	r3, #128	@ 0x80
 8002634:	045c      	lsls	r4, r3, #17
 8002636:	197b      	adds	r3, r7, r5
 8002638:	8819      	ldrh	r1, [r3, #0]
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	4b23      	ldr	r3, [pc, #140]	@ (80026cc <I2C_RequestMemoryWrite+0xc4>)
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	0023      	movs	r3, r4
 8002642:	f000 faa3 	bl	8002b8c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002648:	6a39      	ldr	r1, [r7, #32]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	0018      	movs	r0, r3
 800264e:	f000 f91b 	bl	8002888 <I2C_WaitOnTXISFlagUntilTimeout>
 8002652:	1e03      	subs	r3, r0, #0
 8002654:	d001      	beq.n	800265a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e033      	b.n	80026c2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800265a:	1dbb      	adds	r3, r7, #6
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d107      	bne.n	8002672 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002662:	2308      	movs	r3, #8
 8002664:	18fb      	adds	r3, r7, r3
 8002666:	881b      	ldrh	r3, [r3, #0]
 8002668:	b2da      	uxtb	r2, r3
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002670:	e019      	b.n	80026a6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002672:	2308      	movs	r3, #8
 8002674:	18fb      	adds	r3, r7, r3
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	0a1b      	lsrs	r3, r3, #8
 800267a:	b29b      	uxth	r3, r3
 800267c:	b2da      	uxtb	r2, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002686:	6a39      	ldr	r1, [r7, #32]
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	0018      	movs	r0, r3
 800268c:	f000 f8fc 	bl	8002888 <I2C_WaitOnTXISFlagUntilTimeout>
 8002690:	1e03      	subs	r3, r0, #0
 8002692:	d001      	beq.n	8002698 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e014      	b.n	80026c2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002698:	2308      	movs	r3, #8
 800269a:	18fb      	adds	r3, r7, r3
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80026a6:	6a3a      	ldr	r2, [r7, #32]
 80026a8:	68f8      	ldr	r0, [r7, #12]
 80026aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ac:	9300      	str	r3, [sp, #0]
 80026ae:	0013      	movs	r3, r2
 80026b0:	2200      	movs	r2, #0
 80026b2:	2180      	movs	r1, #128	@ 0x80
 80026b4:	f000 f890 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 80026b8:	1e03      	subs	r3, r0, #0
 80026ba:	d001      	beq.n	80026c0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e000      	b.n	80026c2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	0018      	movs	r0, r3
 80026c4:	46bd      	mov	sp, r7
 80026c6:	b004      	add	sp, #16
 80026c8:	bdb0      	pop	{r4, r5, r7, pc}
 80026ca:	46c0      	nop			@ (mov r8, r8)
 80026cc:	80002000 	.word	0x80002000

080026d0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80026d0:	b5b0      	push	{r4, r5, r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af02      	add	r7, sp, #8
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	000c      	movs	r4, r1
 80026da:	0010      	movs	r0, r2
 80026dc:	0019      	movs	r1, r3
 80026de:	250a      	movs	r5, #10
 80026e0:	197b      	adds	r3, r7, r5
 80026e2:	1c22      	adds	r2, r4, #0
 80026e4:	801a      	strh	r2, [r3, #0]
 80026e6:	2308      	movs	r3, #8
 80026e8:	18fb      	adds	r3, r7, r3
 80026ea:	1c02      	adds	r2, r0, #0
 80026ec:	801a      	strh	r2, [r3, #0]
 80026ee:	1dbb      	adds	r3, r7, #6
 80026f0:	1c0a      	adds	r2, r1, #0
 80026f2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80026f4:	1dbb      	adds	r3, r7, #6
 80026f6:	881b      	ldrh	r3, [r3, #0]
 80026f8:	b2da      	uxtb	r2, r3
 80026fa:	197b      	adds	r3, r7, r5
 80026fc:	8819      	ldrh	r1, [r3, #0]
 80026fe:	68f8      	ldr	r0, [r7, #12]
 8002700:	4b23      	ldr	r3, [pc, #140]	@ (8002790 <I2C_RequestMemoryRead+0xc0>)
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	2300      	movs	r3, #0
 8002706:	f000 fa41 	bl	8002b8c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800270a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800270c:	6a39      	ldr	r1, [r7, #32]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	0018      	movs	r0, r3
 8002712:	f000 f8b9 	bl	8002888 <I2C_WaitOnTXISFlagUntilTimeout>
 8002716:	1e03      	subs	r3, r0, #0
 8002718:	d001      	beq.n	800271e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e033      	b.n	8002786 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800271e:	1dbb      	adds	r3, r7, #6
 8002720:	881b      	ldrh	r3, [r3, #0]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d107      	bne.n	8002736 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002726:	2308      	movs	r3, #8
 8002728:	18fb      	adds	r3, r7, r3
 800272a:	881b      	ldrh	r3, [r3, #0]
 800272c:	b2da      	uxtb	r2, r3
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	629a      	str	r2, [r3, #40]	@ 0x28
 8002734:	e019      	b.n	800276a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002736:	2308      	movs	r3, #8
 8002738:	18fb      	adds	r3, r7, r3
 800273a:	881b      	ldrh	r3, [r3, #0]
 800273c:	0a1b      	lsrs	r3, r3, #8
 800273e:	b29b      	uxth	r3, r3
 8002740:	b2da      	uxtb	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800274a:	6a39      	ldr	r1, [r7, #32]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	0018      	movs	r0, r3
 8002750:	f000 f89a 	bl	8002888 <I2C_WaitOnTXISFlagUntilTimeout>
 8002754:	1e03      	subs	r3, r0, #0
 8002756:	d001      	beq.n	800275c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e014      	b.n	8002786 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800275c:	2308      	movs	r3, #8
 800275e:	18fb      	adds	r3, r7, r3
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	b2da      	uxtb	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800276a:	6a3a      	ldr	r2, [r7, #32]
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	0013      	movs	r3, r2
 8002774:	2200      	movs	r2, #0
 8002776:	2140      	movs	r1, #64	@ 0x40
 8002778:	f000 f82e 	bl	80027d8 <I2C_WaitOnFlagUntilTimeout>
 800277c:	1e03      	subs	r3, r0, #0
 800277e:	d001      	beq.n	8002784 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e000      	b.n	8002786 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	0018      	movs	r0, r3
 8002788:	46bd      	mov	sp, r7
 800278a:	b004      	add	sp, #16
 800278c:	bdb0      	pop	{r4, r5, r7, pc}
 800278e:	46c0      	nop			@ (mov r8, r8)
 8002790:	80002000 	.word	0x80002000

08002794 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	2202      	movs	r2, #2
 80027a4:	4013      	ands	r3, r2
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d103      	bne.n	80027b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2200      	movs	r2, #0
 80027b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	2201      	movs	r2, #1
 80027ba:	4013      	ands	r3, r2
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d007      	beq.n	80027d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	699a      	ldr	r2, [r3, #24]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2101      	movs	r1, #1
 80027cc:	430a      	orrs	r2, r1
 80027ce:	619a      	str	r2, [r3, #24]
  }
}
 80027d0:	46c0      	nop			@ (mov r8, r8)
 80027d2:	46bd      	mov	sp, r7
 80027d4:	b002      	add	sp, #8
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	603b      	str	r3, [r7, #0]
 80027e4:	1dfb      	adds	r3, r7, #7
 80027e6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027e8:	e03a      	b.n	8002860 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	6839      	ldr	r1, [r7, #0]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	0018      	movs	r0, r3
 80027f2:	f000 f8d3 	bl	800299c <I2C_IsErrorOccurred>
 80027f6:	1e03      	subs	r3, r0, #0
 80027f8:	d001      	beq.n	80027fe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e040      	b.n	8002880 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	3301      	adds	r3, #1
 8002802:	d02d      	beq.n	8002860 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002804:	f7ff f850 	bl	80018a8 <HAL_GetTick>
 8002808:	0002      	movs	r2, r0
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	429a      	cmp	r2, r3
 8002812:	d302      	bcc.n	800281a <I2C_WaitOnFlagUntilTimeout+0x42>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d122      	bne.n	8002860 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	4013      	ands	r3, r2
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	425a      	negs	r2, r3
 800282a:	4153      	adcs	r3, r2
 800282c:	b2db      	uxtb	r3, r3
 800282e:	001a      	movs	r2, r3
 8002830:	1dfb      	adds	r3, r7, #7
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	429a      	cmp	r2, r3
 8002836:	d113      	bne.n	8002860 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283c:	2220      	movs	r2, #32
 800283e:	431a      	orrs	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2241      	movs	r2, #65	@ 0x41
 8002848:	2120      	movs	r1, #32
 800284a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2242      	movs	r2, #66	@ 0x42
 8002850:	2100      	movs	r1, #0
 8002852:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2240      	movs	r2, #64	@ 0x40
 8002858:	2100      	movs	r1, #0
 800285a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e00f      	b.n	8002880 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	4013      	ands	r3, r2
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	425a      	negs	r2, r3
 8002870:	4153      	adcs	r3, r2
 8002872:	b2db      	uxtb	r3, r3
 8002874:	001a      	movs	r2, r3
 8002876:	1dfb      	adds	r3, r7, #7
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	429a      	cmp	r2, r3
 800287c:	d0b5      	beq.n	80027ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800287e:	2300      	movs	r3, #0
}
 8002880:	0018      	movs	r0, r3
 8002882:	46bd      	mov	sp, r7
 8002884:	b004      	add	sp, #16
 8002886:	bd80      	pop	{r7, pc}

08002888 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002894:	e032      	b.n	80028fc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	68b9      	ldr	r1, [r7, #8]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	0018      	movs	r0, r3
 800289e:	f000 f87d 	bl	800299c <I2C_IsErrorOccurred>
 80028a2:	1e03      	subs	r3, r0, #0
 80028a4:	d001      	beq.n	80028aa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e030      	b.n	800290c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	3301      	adds	r3, #1
 80028ae:	d025      	beq.n	80028fc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028b0:	f7fe fffa 	bl	80018a8 <HAL_GetTick>
 80028b4:	0002      	movs	r2, r0
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d302      	bcc.n	80028c6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d11a      	bne.n	80028fc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	2202      	movs	r2, #2
 80028ce:	4013      	ands	r3, r2
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d013      	beq.n	80028fc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d8:	2220      	movs	r2, #32
 80028da:	431a      	orrs	r2, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2241      	movs	r2, #65	@ 0x41
 80028e4:	2120      	movs	r1, #32
 80028e6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2242      	movs	r2, #66	@ 0x42
 80028ec:	2100      	movs	r1, #0
 80028ee:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2240      	movs	r2, #64	@ 0x40
 80028f4:	2100      	movs	r1, #0
 80028f6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e007      	b.n	800290c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	2202      	movs	r2, #2
 8002904:	4013      	ands	r3, r2
 8002906:	2b02      	cmp	r3, #2
 8002908:	d1c5      	bne.n	8002896 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	0018      	movs	r0, r3
 800290e:	46bd      	mov	sp, r7
 8002910:	b004      	add	sp, #16
 8002912:	bd80      	pop	{r7, pc}

08002914 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002920:	e02f      	b.n	8002982 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	68b9      	ldr	r1, [r7, #8]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	0018      	movs	r0, r3
 800292a:	f000 f837 	bl	800299c <I2C_IsErrorOccurred>
 800292e:	1e03      	subs	r3, r0, #0
 8002930:	d001      	beq.n	8002936 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e02d      	b.n	8002992 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002936:	f7fe ffb7 	bl	80018a8 <HAL_GetTick>
 800293a:	0002      	movs	r2, r0
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	68ba      	ldr	r2, [r7, #8]
 8002942:	429a      	cmp	r2, r3
 8002944:	d302      	bcc.n	800294c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d11a      	bne.n	8002982 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	2220      	movs	r2, #32
 8002954:	4013      	ands	r3, r2
 8002956:	2b20      	cmp	r3, #32
 8002958:	d013      	beq.n	8002982 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295e:	2220      	movs	r2, #32
 8002960:	431a      	orrs	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2241      	movs	r2, #65	@ 0x41
 800296a:	2120      	movs	r1, #32
 800296c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2242      	movs	r2, #66	@ 0x42
 8002972:	2100      	movs	r1, #0
 8002974:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2240      	movs	r2, #64	@ 0x40
 800297a:	2100      	movs	r1, #0
 800297c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e007      	b.n	8002992 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	2220      	movs	r2, #32
 800298a:	4013      	ands	r3, r2
 800298c:	2b20      	cmp	r3, #32
 800298e:	d1c8      	bne.n	8002922 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	0018      	movs	r0, r3
 8002994:	46bd      	mov	sp, r7
 8002996:	b004      	add	sp, #16
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b08a      	sub	sp, #40	@ 0x28
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029a8:	2327      	movs	r3, #39	@ 0x27
 80029aa:	18fb      	adds	r3, r7, r3
 80029ac:	2200      	movs	r2, #0
 80029ae:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	2210      	movs	r2, #16
 80029c4:	4013      	ands	r3, r2
 80029c6:	d100      	bne.n	80029ca <I2C_IsErrorOccurred+0x2e>
 80029c8:	e079      	b.n	8002abe <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2210      	movs	r2, #16
 80029d0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80029d2:	e057      	b.n	8002a84 <I2C_IsErrorOccurred+0xe8>
 80029d4:	2227      	movs	r2, #39	@ 0x27
 80029d6:	18bb      	adds	r3, r7, r2
 80029d8:	18ba      	adds	r2, r7, r2
 80029da:	7812      	ldrb	r2, [r2, #0]
 80029dc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	3301      	adds	r3, #1
 80029e2:	d04f      	beq.n	8002a84 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029e4:	f7fe ff60 	bl	80018a8 <HAL_GetTick>
 80029e8:	0002      	movs	r2, r0
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d302      	bcc.n	80029fa <I2C_IsErrorOccurred+0x5e>
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d144      	bne.n	8002a84 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	685a      	ldr	r2, [r3, #4]
 8002a00:	2380      	movs	r3, #128	@ 0x80
 8002a02:	01db      	lsls	r3, r3, #7
 8002a04:	4013      	ands	r3, r2
 8002a06:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a08:	2013      	movs	r0, #19
 8002a0a:	183b      	adds	r3, r7, r0
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	2142      	movs	r1, #66	@ 0x42
 8002a10:	5c52      	ldrb	r2, [r2, r1]
 8002a12:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	699a      	ldr	r2, [r3, #24]
 8002a1a:	2380      	movs	r3, #128	@ 0x80
 8002a1c:	021b      	lsls	r3, r3, #8
 8002a1e:	401a      	ands	r2, r3
 8002a20:	2380      	movs	r3, #128	@ 0x80
 8002a22:	021b      	lsls	r3, r3, #8
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d126      	bne.n	8002a76 <I2C_IsErrorOccurred+0xda>
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	2380      	movs	r3, #128	@ 0x80
 8002a2c:	01db      	lsls	r3, r3, #7
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d021      	beq.n	8002a76 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002a32:	183b      	adds	r3, r7, r0
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	2b20      	cmp	r3, #32
 8002a38:	d01d      	beq.n	8002a76 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2180      	movs	r1, #128	@ 0x80
 8002a46:	01c9      	lsls	r1, r1, #7
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a4c:	f7fe ff2c 	bl	80018a8 <HAL_GetTick>
 8002a50:	0003      	movs	r3, r0
 8002a52:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a54:	e00f      	b.n	8002a76 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a56:	f7fe ff27 	bl	80018a8 <HAL_GetTick>
 8002a5a:	0002      	movs	r2, r0
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b19      	cmp	r3, #25
 8002a62:	d908      	bls.n	8002a76 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002a64:	6a3b      	ldr	r3, [r7, #32]
 8002a66:	2220      	movs	r2, #32
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002a6c:	2327      	movs	r3, #39	@ 0x27
 8002a6e:	18fb      	adds	r3, r7, r3
 8002a70:	2201      	movs	r2, #1
 8002a72:	701a      	strb	r2, [r3, #0]

              break;
 8002a74:	e006      	b.n	8002a84 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2b20      	cmp	r3, #32
 8002a82:	d1e8      	bne.n	8002a56 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	2b20      	cmp	r3, #32
 8002a90:	d004      	beq.n	8002a9c <I2C_IsErrorOccurred+0x100>
 8002a92:	2327      	movs	r3, #39	@ 0x27
 8002a94:	18fb      	adds	r3, r7, r3
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d09b      	beq.n	80029d4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002a9c:	2327      	movs	r3, #39	@ 0x27
 8002a9e:	18fb      	adds	r3, r7, r3
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d103      	bne.n	8002aae <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2220      	movs	r2, #32
 8002aac:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	2204      	movs	r2, #4
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ab6:	2327      	movs	r3, #39	@ 0x27
 8002ab8:	18fb      	adds	r3, r7, r3
 8002aba:	2201      	movs	r2, #1
 8002abc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	2380      	movs	r3, #128	@ 0x80
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	4013      	ands	r3, r2
 8002ace:	d00c      	beq.n	8002aea <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002ad0:	6a3b      	ldr	r3, [r7, #32]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2280      	movs	r2, #128	@ 0x80
 8002ade:	0052      	lsls	r2, r2, #1
 8002ae0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ae2:	2327      	movs	r3, #39	@ 0x27
 8002ae4:	18fb      	adds	r3, r7, r3
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	2380      	movs	r3, #128	@ 0x80
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	4013      	ands	r3, r2
 8002af2:	d00c      	beq.n	8002b0e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002af4:	6a3b      	ldr	r3, [r7, #32]
 8002af6:	2208      	movs	r2, #8
 8002af8:	4313      	orrs	r3, r2
 8002afa:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2280      	movs	r2, #128	@ 0x80
 8002b02:	00d2      	lsls	r2, r2, #3
 8002b04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b06:	2327      	movs	r3, #39	@ 0x27
 8002b08:	18fb      	adds	r3, r7, r3
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	2380      	movs	r3, #128	@ 0x80
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	4013      	ands	r3, r2
 8002b16:	d00c      	beq.n	8002b32 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2280      	movs	r2, #128	@ 0x80
 8002b26:	0092      	lsls	r2, r2, #2
 8002b28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b2a:	2327      	movs	r3, #39	@ 0x27
 8002b2c:	18fb      	adds	r3, r7, r3
 8002b2e:	2201      	movs	r2, #1
 8002b30:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002b32:	2327      	movs	r3, #39	@ 0x27
 8002b34:	18fb      	adds	r3, r7, r3
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d01d      	beq.n	8002b78 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f7ff fe28 	bl	8002794 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	490e      	ldr	r1, [pc, #56]	@ (8002b88 <I2C_IsErrorOccurred+0x1ec>)
 8002b50:	400a      	ands	r2, r1
 8002b52:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b58:	6a3b      	ldr	r3, [r7, #32]
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2241      	movs	r2, #65	@ 0x41
 8002b64:	2120      	movs	r1, #32
 8002b66:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2242      	movs	r2, #66	@ 0x42
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2240      	movs	r2, #64	@ 0x40
 8002b74:	2100      	movs	r1, #0
 8002b76:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002b78:	2327      	movs	r3, #39	@ 0x27
 8002b7a:	18fb      	adds	r3, r7, r3
 8002b7c:	781b      	ldrb	r3, [r3, #0]
}
 8002b7e:	0018      	movs	r0, r3
 8002b80:	46bd      	mov	sp, r7
 8002b82:	b00a      	add	sp, #40	@ 0x28
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	46c0      	nop			@ (mov r8, r8)
 8002b88:	fe00e800 	.word	0xfe00e800

08002b8c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b8c:	b590      	push	{r4, r7, lr}
 8002b8e:	b087      	sub	sp, #28
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	0008      	movs	r0, r1
 8002b96:	0011      	movs	r1, r2
 8002b98:	607b      	str	r3, [r7, #4]
 8002b9a:	240a      	movs	r4, #10
 8002b9c:	193b      	adds	r3, r7, r4
 8002b9e:	1c02      	adds	r2, r0, #0
 8002ba0:	801a      	strh	r2, [r3, #0]
 8002ba2:	2009      	movs	r0, #9
 8002ba4:	183b      	adds	r3, r7, r0
 8002ba6:	1c0a      	adds	r2, r1, #0
 8002ba8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002baa:	193b      	adds	r3, r7, r4
 8002bac:	881b      	ldrh	r3, [r3, #0]
 8002bae:	059b      	lsls	r3, r3, #22
 8002bb0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bb2:	183b      	adds	r3, r7, r0
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	0419      	lsls	r1, r3, #16
 8002bb8:	23ff      	movs	r3, #255	@ 0xff
 8002bba:	041b      	lsls	r3, r3, #16
 8002bbc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bbe:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	085b      	lsrs	r3, r3, #1
 8002bcc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002bd6:	0d51      	lsrs	r1, r2, #21
 8002bd8:	2280      	movs	r2, #128	@ 0x80
 8002bda:	00d2      	lsls	r2, r2, #3
 8002bdc:	400a      	ands	r2, r1
 8002bde:	4907      	ldr	r1, [pc, #28]	@ (8002bfc <I2C_TransferConfig+0x70>)
 8002be0:	430a      	orrs	r2, r1
 8002be2:	43d2      	mvns	r2, r2
 8002be4:	401a      	ands	r2, r3
 8002be6:	0011      	movs	r1, r2
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	697a      	ldr	r2, [r7, #20]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002bf2:	46c0      	nop			@ (mov r8, r8)
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	b007      	add	sp, #28
 8002bf8:	bd90      	pop	{r4, r7, pc}
 8002bfa:	46c0      	nop			@ (mov r8, r8)
 8002bfc:	03ff63ff 	.word	0x03ff63ff

08002c00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2241      	movs	r2, #65	@ 0x41
 8002c0e:	5c9b      	ldrb	r3, [r3, r2]
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b20      	cmp	r3, #32
 8002c14:	d138      	bne.n	8002c88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2240      	movs	r2, #64	@ 0x40
 8002c1a:	5c9b      	ldrb	r3, [r3, r2]
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d101      	bne.n	8002c24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c20:	2302      	movs	r3, #2
 8002c22:	e032      	b.n	8002c8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2240      	movs	r2, #64	@ 0x40
 8002c28:	2101      	movs	r1, #1
 8002c2a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2241      	movs	r2, #65	@ 0x41
 8002c30:	2124      	movs	r1, #36	@ 0x24
 8002c32:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2101      	movs	r1, #1
 8002c40:	438a      	bics	r2, r1
 8002c42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4911      	ldr	r1, [pc, #68]	@ (8002c94 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002c50:	400a      	ands	r2, r1
 8002c52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6819      	ldr	r1, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	683a      	ldr	r2, [r7, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2101      	movs	r1, #1
 8002c70:	430a      	orrs	r2, r1
 8002c72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2241      	movs	r2, #65	@ 0x41
 8002c78:	2120      	movs	r1, #32
 8002c7a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2240      	movs	r2, #64	@ 0x40
 8002c80:	2100      	movs	r1, #0
 8002c82:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002c84:	2300      	movs	r3, #0
 8002c86:	e000      	b.n	8002c8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c88:	2302      	movs	r3, #2
  }
}
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	b002      	add	sp, #8
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	ffffefff 	.word	0xffffefff

08002c98 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2241      	movs	r2, #65	@ 0x41
 8002ca6:	5c9b      	ldrb	r3, [r3, r2]
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	2b20      	cmp	r3, #32
 8002cac:	d139      	bne.n	8002d22 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2240      	movs	r2, #64	@ 0x40
 8002cb2:	5c9b      	ldrb	r3, [r3, r2]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d101      	bne.n	8002cbc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002cb8:	2302      	movs	r3, #2
 8002cba:	e033      	b.n	8002d24 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2240      	movs	r2, #64	@ 0x40
 8002cc0:	2101      	movs	r1, #1
 8002cc2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2241      	movs	r2, #65	@ 0x41
 8002cc8:	2124      	movs	r1, #36	@ 0x24
 8002cca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	438a      	bics	r2, r1
 8002cda:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	4a11      	ldr	r2, [pc, #68]	@ (8002d2c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002ce8:	4013      	ands	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	021b      	lsls	r3, r3, #8
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2101      	movs	r1, #1
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2241      	movs	r2, #65	@ 0x41
 8002d12:	2120      	movs	r1, #32
 8002d14:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2240      	movs	r2, #64	@ 0x40
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	e000      	b.n	8002d24 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d22:	2302      	movs	r3, #2
  }
}
 8002d24:	0018      	movs	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	b004      	add	sp, #16
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	fffff0ff 	.word	0xfffff0ff

08002d30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d30:	b5b0      	push	{r4, r5, r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d101      	bne.n	8002d42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e13b      	b.n	8002fba <HAL_RCC_OscConfig+0x28a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d42:	4ba0      	ldr	r3, [pc, #640]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	220c      	movs	r2, #12
 8002d48:	4013      	ands	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d4c:	4b9d      	ldr	r3, [pc, #628]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	2380      	movs	r3, #128	@ 0x80
 8002d52:	025b      	lsls	r3, r3, #9
 8002d54:	4013      	ands	r3, r2
 8002d56:	617b      	str	r3, [r7, #20]

  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d100      	bne.n	8002d64 <HAL_RCC_OscConfig+0x34>
 8002d62:	e099      	b.n	8002e98 <HAL_RCC_OscConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	61fb      	str	r3, [r7, #28]

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	2220      	movs	r2, #32
 8002d6e:	4013      	ands	r3, r2
 8002d70:	d009      	beq.n	8002d86 <HAL_RCC_OscConfig+0x56>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002d72:	4b94      	ldr	r3, [pc, #592]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	4b93      	ldr	r3, [pc, #588]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002d78:	2120      	movs	r1, #32
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	2220      	movs	r2, #32
 8002d82:	4393      	bics	r3, r2
 8002d84:	61fb      	str	r3, [r7, #28]
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	2b04      	cmp	r3, #4
 8002d8a:	d005      	beq.n	8002d98 <HAL_RCC_OscConfig+0x68>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	2b0c      	cmp	r3, #12
 8002d90:	d13e      	bne.n	8002e10 <HAL_RCC_OscConfig+0xe0>
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d13b      	bne.n	8002e10 <HAL_RCC_OscConfig+0xe0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002d98:	4b8a      	ldr	r3, [pc, #552]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2204      	movs	r2, #4
 8002d9e:	4013      	ands	r3, r2
 8002da0:	d004      	beq.n	8002dac <HAL_RCC_OscConfig+0x7c>
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_RCC_OscConfig+0x7c>
      {
        return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e106      	b.n	8002fba <HAL_RCC_OscConfig+0x28a>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dac:	4b85      	ldr	r3, [pc, #532]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	4a85      	ldr	r2, [pc, #532]	@ (8002fc8 <HAL_RCC_OscConfig+0x298>)
 8002db2:	4013      	ands	r3, r2
 8002db4:	0019      	movs	r1, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	021a      	lsls	r2, r3, #8
 8002dbc:	4b81      	ldr	r3, [pc, #516]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002dc2:	4b80      	ldr	r3, [pc, #512]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2209      	movs	r2, #9
 8002dc8:	4393      	bics	r3, r2
 8002dca:	0019      	movs	r1, r3
 8002dcc:	4b7d      	ldr	r3, [pc, #500]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002dce:	69fa      	ldr	r2, [r7, #28]
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002dd4:	f000 fa4c 	bl	8003270 <HAL_RCC_GetSysClockFreq>
 8002dd8:	0001      	movs	r1, r0
 8002dda:	4b7a      	ldr	r3, [pc, #488]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	091b      	lsrs	r3, r3, #4
 8002de0:	220f      	movs	r2, #15
 8002de2:	4013      	ands	r3, r2
 8002de4:	4a79      	ldr	r2, [pc, #484]	@ (8002fcc <HAL_RCC_OscConfig+0x29c>)
 8002de6:	5cd3      	ldrb	r3, [r2, r3]
 8002de8:	000a      	movs	r2, r1
 8002dea:	40da      	lsrs	r2, r3
 8002dec:	4b78      	ldr	r3, [pc, #480]	@ (8002fd0 <HAL_RCC_OscConfig+0x2a0>)
 8002dee:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002df0:	4b78      	ldr	r3, [pc, #480]	@ (8002fd4 <HAL_RCC_OscConfig+0x2a4>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	250f      	movs	r5, #15
 8002df6:	197c      	adds	r4, r7, r5
 8002df8:	0018      	movs	r0, r3
 8002dfa:	f7fe fd0f 	bl	800181c <HAL_InitTick>
 8002dfe:	0003      	movs	r3, r0
 8002e00:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002e02:	197b      	adds	r3, r7, r5
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d046      	beq.n	8002e98 <HAL_RCC_OscConfig+0x168>
      {
        return status;
 8002e0a:	197b      	adds	r3, r7, r5
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	e0d4      	b.n	8002fba <HAL_RCC_OscConfig+0x28a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d027      	beq.n	8002e66 <HAL_RCC_OscConfig+0x136>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002e16:	4b6b      	ldr	r3, [pc, #428]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2209      	movs	r2, #9
 8002e1c:	4393      	bics	r3, r2
 8002e1e:	0019      	movs	r1, r3
 8002e20:	4b68      	ldr	r3, [pc, #416]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002e22:	69fa      	ldr	r2, [r7, #28]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e28:	f7fe fd3e 	bl	80018a8 <HAL_GetTick>
 8002e2c:	0003      	movs	r3, r0
 8002e2e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e30:	e008      	b.n	8002e44 <HAL_RCC_OscConfig+0x114>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e32:	f7fe fd39 	bl	80018a8 <HAL_GetTick>
 8002e36:	0002      	movs	r2, r0
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d901      	bls.n	8002e44 <HAL_RCC_OscConfig+0x114>
          {
            return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e0ba      	b.n	8002fba <HAL_RCC_OscConfig+0x28a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e44:	4b5f      	ldr	r3, [pc, #380]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2204      	movs	r2, #4
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	d0f1      	beq.n	8002e32 <HAL_RCC_OscConfig+0x102>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e4e:	4b5d      	ldr	r3, [pc, #372]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	4a5d      	ldr	r2, [pc, #372]	@ (8002fc8 <HAL_RCC_OscConfig+0x298>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	0019      	movs	r1, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	021a      	lsls	r2, r3, #8
 8002e5e:	4b59      	ldr	r3, [pc, #356]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002e60:	430a      	orrs	r2, r1
 8002e62:	605a      	str	r2, [r3, #4]
 8002e64:	e018      	b.n	8002e98 <HAL_RCC_OscConfig+0x168>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e66:	4b57      	ldr	r3, [pc, #348]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	4b56      	ldr	r3, [pc, #344]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	438a      	bics	r2, r1
 8002e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e72:	f7fe fd19 	bl	80018a8 <HAL_GetTick>
 8002e76:	0003      	movs	r3, r0
 8002e78:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e7a:	e008      	b.n	8002e8e <HAL_RCC_OscConfig+0x15e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e7c:	f7fe fd14 	bl	80018a8 <HAL_GetTick>
 8002e80:	0002      	movs	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e095      	b.n	8002fba <HAL_RCC_OscConfig+0x28a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e8e:	4b4d      	ldr	r3, [pc, #308]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2204      	movs	r2, #4
 8002e94:	4013      	ands	r3, r2
 8002e96:	d1f1      	bne.n	8002e7c <HAL_RCC_OscConfig+0x14c>


  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d100      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x172>
 8002ea0:	e08a      	b.n	8002fb8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	2b0c      	cmp	r3, #12
 8002ea6:	d064      	beq.n	8002f72 <HAL_RCC_OscConfig+0x242>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d145      	bne.n	8002f3c <HAL_RCC_OscConfig+0x20c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb0:	4b44      	ldr	r3, [pc, #272]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b43      	ldr	r3, [pc, #268]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002eb6:	4948      	ldr	r1, [pc, #288]	@ (8002fd8 <HAL_RCC_OscConfig+0x2a8>)
 8002eb8:	400a      	ands	r2, r1
 8002eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ebc:	f7fe fcf4 	bl	80018a8 <HAL_GetTick>
 8002ec0:	0003      	movs	r3, r0
 8002ec2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x1a8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ec6:	f7fe fcef 	bl	80018a8 <HAL_GetTick>
 8002eca:	0002      	movs	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x1a8>
          {
            return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e070      	b.n	8002fba <HAL_RCC_OscConfig+0x28a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002ed8:	4b3a      	ldr	r3, [pc, #232]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	2380      	movs	r3, #128	@ 0x80
 8002ede:	049b      	lsls	r3, r3, #18
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d1f0      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x196>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ee4:	4b37      	ldr	r3, [pc, #220]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	4a3c      	ldr	r2, [pc, #240]	@ (8002fdc <HAL_RCC_OscConfig+0x2ac>)
 8002eea:	4013      	ands	r3, r2
 8002eec:	0019      	movs	r1, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef6:	431a      	orrs	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efc:	431a      	orrs	r2, r3
 8002efe:	4b31      	ldr	r3, [pc, #196]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002f00:	430a      	orrs	r2, r1
 8002f02:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f04:	4b2f      	ldr	r3, [pc, #188]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	4b2e      	ldr	r3, [pc, #184]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002f0a:	2180      	movs	r1, #128	@ 0x80
 8002f0c:	0449      	lsls	r1, r1, #17
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f12:	f7fe fcc9 	bl	80018a8 <HAL_GetTick>
 8002f16:	0003      	movs	r3, r0
 8002f18:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0x1fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f1c:	f7fe fcc4 	bl	80018a8 <HAL_GetTick>
 8002f20:	0002      	movs	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e045      	b.n	8002fba <HAL_RCC_OscConfig+0x28a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002f2e:	4b25      	ldr	r3, [pc, #148]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	2380      	movs	r3, #128	@ 0x80
 8002f34:	049b      	lsls	r3, r3, #18
 8002f36:	4013      	ands	r3, r2
 8002f38:	d0f0      	beq.n	8002f1c <HAL_RCC_OscConfig+0x1ec>
 8002f3a:	e03d      	b.n	8002fb8 <HAL_RCC_OscConfig+0x288>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f3c:	4b21      	ldr	r3, [pc, #132]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	4b20      	ldr	r3, [pc, #128]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002f42:	4925      	ldr	r1, [pc, #148]	@ (8002fd8 <HAL_RCC_OscConfig+0x2a8>)
 8002f44:	400a      	ands	r2, r1
 8002f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f48:	f7fe fcae 	bl	80018a8 <HAL_GetTick>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002f50:	e008      	b.n	8002f64 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f52:	f7fe fca9 	bl	80018a8 <HAL_GetTick>
 8002f56:	0002      	movs	r2, r0
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d901      	bls.n	8002f64 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e02a      	b.n	8002fba <HAL_RCC_OscConfig+0x28a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002f64:	4b17      	ldr	r3, [pc, #92]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	2380      	movs	r3, #128	@ 0x80
 8002f6a:	049b      	lsls	r3, r3, #18
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	d1f0      	bne.n	8002f52 <HAL_RCC_OscConfig+0x222>
 8002f70:	e022      	b.n	8002fb8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d101      	bne.n	8002f7e <HAL_RCC_OscConfig+0x24e>
      {
        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e01d      	b.n	8002fba <HAL_RCC_OscConfig+0x28a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f7e:	4b11      	ldr	r3, [pc, #68]	@ (8002fc4 <HAL_RCC_OscConfig+0x294>)
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	2380      	movs	r3, #128	@ 0x80
 8002f88:	025b      	lsls	r3, r3, #9
 8002f8a:	401a      	ands	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d10f      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x284>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002f94:	697a      	ldr	r2, [r7, #20]
 8002f96:	23f0      	movs	r3, #240	@ 0xf0
 8002f98:	039b      	lsls	r3, r3, #14
 8002f9a:	401a      	ands	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d107      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x284>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	23c0      	movs	r3, #192	@ 0xc0
 8002fa8:	041b      	lsls	r3, r3, #16
 8002faa:	401a      	ands	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d001      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e000      	b.n	8002fba <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	0018      	movs	r0, r3
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	b008      	add	sp, #32
 8002fc0:	bdb0      	pop	{r4, r5, r7, pc}
 8002fc2:	46c0      	nop			@ (mov r8, r8)
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	ffffe0ff 	.word	0xffffe0ff
 8002fcc:	08003768 	.word	0x08003768
 8002fd0:	20000004 	.word	0x20000004
 8002fd4:	20000008 	.word	0x20000008
 8002fd8:	feffffff 	.word	0xfeffffff
 8002fdc:	ff02ffff 	.word	0xff02ffff

08002fe0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fe0:	b5b0      	push	{r4, r5, r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e128      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff4:	4b96      	ldr	r3, [pc, #600]	@ (8003250 <HAL_RCC_ClockConfig+0x270>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	683a      	ldr	r2, [r7, #0]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d91e      	bls.n	8003040 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003002:	4b93      	ldr	r3, [pc, #588]	@ (8003250 <HAL_RCC_ClockConfig+0x270>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2201      	movs	r2, #1
 8003008:	4393      	bics	r3, r2
 800300a:	0019      	movs	r1, r3
 800300c:	4b90      	ldr	r3, [pc, #576]	@ (8003250 <HAL_RCC_ClockConfig+0x270>)
 800300e:	683a      	ldr	r2, [r7, #0]
 8003010:	430a      	orrs	r2, r1
 8003012:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003014:	f7fe fc48 	bl	80018a8 <HAL_GetTick>
 8003018:	0003      	movs	r3, r0
 800301a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800301c:	e009      	b.n	8003032 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800301e:	f7fe fc43 	bl	80018a8 <HAL_GetTick>
 8003022:	0002      	movs	r2, r0
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	4a8a      	ldr	r2, [pc, #552]	@ (8003254 <HAL_RCC_ClockConfig+0x274>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e109      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003032:	4b87      	ldr	r3, [pc, #540]	@ (8003250 <HAL_RCC_ClockConfig+0x270>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2201      	movs	r2, #1
 8003038:	4013      	ands	r3, r2
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d1ee      	bne.n	800301e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2202      	movs	r2, #2
 8003046:	4013      	ands	r3, r2
 8003048:	d009      	beq.n	800305e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800304a:	4b83      	ldr	r3, [pc, #524]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	22f0      	movs	r2, #240	@ 0xf0
 8003050:	4393      	bics	r3, r2
 8003052:	0019      	movs	r1, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	4b7f      	ldr	r3, [pc, #508]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 800305a:	430a      	orrs	r2, r1
 800305c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2201      	movs	r2, #1
 8003064:	4013      	ands	r3, r2
 8003066:	d100      	bne.n	800306a <HAL_RCC_ClockConfig+0x8a>
 8003068:	e089      	b.n	800317e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	2b02      	cmp	r3, #2
 8003070:	d107      	bne.n	8003082 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003072:	4b79      	ldr	r3, [pc, #484]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	2380      	movs	r3, #128	@ 0x80
 8003078:	029b      	lsls	r3, r3, #10
 800307a:	4013      	ands	r3, r2
 800307c:	d120      	bne.n	80030c0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e0e1      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	2b03      	cmp	r3, #3
 8003088:	d107      	bne.n	800309a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800308a:	4b73      	ldr	r3, [pc, #460]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	2380      	movs	r3, #128	@ 0x80
 8003090:	049b      	lsls	r3, r3, #18
 8003092:	4013      	ands	r3, r2
 8003094:	d114      	bne.n	80030c0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e0d5      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d106      	bne.n	80030b0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2204      	movs	r2, #4
 80030a8:	4013      	ands	r3, r2
 80030aa:	d109      	bne.n	80030c0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e0ca      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80030b0:	4b69      	ldr	r3, [pc, #420]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	2380      	movs	r3, #128	@ 0x80
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	4013      	ands	r3, r2
 80030ba:	d101      	bne.n	80030c0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e0c2      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030c0:	4b65      	ldr	r3, [pc, #404]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	2203      	movs	r2, #3
 80030c6:	4393      	bics	r3, r2
 80030c8:	0019      	movs	r1, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	4b62      	ldr	r3, [pc, #392]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 80030d0:	430a      	orrs	r2, r1
 80030d2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030d4:	f7fe fbe8 	bl	80018a8 <HAL_GetTick>
 80030d8:	0003      	movs	r3, r0
 80030da:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d111      	bne.n	8003108 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030e4:	e009      	b.n	80030fa <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030e6:	f7fe fbdf 	bl	80018a8 <HAL_GetTick>
 80030ea:	0002      	movs	r2, r0
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	4a58      	ldr	r2, [pc, #352]	@ (8003254 <HAL_RCC_ClockConfig+0x274>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e0a5      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80030fa:	4b57      	ldr	r3, [pc, #348]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	220c      	movs	r2, #12
 8003100:	4013      	ands	r3, r2
 8003102:	2b08      	cmp	r3, #8
 8003104:	d1ef      	bne.n	80030e6 <HAL_RCC_ClockConfig+0x106>
 8003106:	e03a      	b.n	800317e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	2b03      	cmp	r3, #3
 800310e:	d111      	bne.n	8003134 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003110:	e009      	b.n	8003126 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003112:	f7fe fbc9 	bl	80018a8 <HAL_GetTick>
 8003116:	0002      	movs	r2, r0
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	4a4d      	ldr	r2, [pc, #308]	@ (8003254 <HAL_RCC_ClockConfig+0x274>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d901      	bls.n	8003126 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e08f      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003126:	4b4c      	ldr	r3, [pc, #304]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	220c      	movs	r2, #12
 800312c:	4013      	ands	r3, r2
 800312e:	2b0c      	cmp	r3, #12
 8003130:	d1ef      	bne.n	8003112 <HAL_RCC_ClockConfig+0x132>
 8003132:	e024      	b.n	800317e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d11b      	bne.n	8003174 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800313c:	e009      	b.n	8003152 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800313e:	f7fe fbb3 	bl	80018a8 <HAL_GetTick>
 8003142:	0002      	movs	r2, r0
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	4a42      	ldr	r2, [pc, #264]	@ (8003254 <HAL_RCC_ClockConfig+0x274>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d901      	bls.n	8003152 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e079      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003152:	4b41      	ldr	r3, [pc, #260]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	220c      	movs	r2, #12
 8003158:	4013      	ands	r3, r2
 800315a:	2b04      	cmp	r3, #4
 800315c:	d1ef      	bne.n	800313e <HAL_RCC_ClockConfig+0x15e>
 800315e:	e00e      	b.n	800317e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003160:	f7fe fba2 	bl	80018a8 <HAL_GetTick>
 8003164:	0002      	movs	r2, r0
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	4a3a      	ldr	r2, [pc, #232]	@ (8003254 <HAL_RCC_ClockConfig+0x274>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d901      	bls.n	8003174 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e068      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003174:	4b38      	ldr	r3, [pc, #224]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	220c      	movs	r2, #12
 800317a:	4013      	ands	r3, r2
 800317c:	d1f0      	bne.n	8003160 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800317e:	4b34      	ldr	r3, [pc, #208]	@ (8003250 <HAL_RCC_ClockConfig+0x270>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2201      	movs	r2, #1
 8003184:	4013      	ands	r3, r2
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	429a      	cmp	r2, r3
 800318a:	d21e      	bcs.n	80031ca <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318c:	4b30      	ldr	r3, [pc, #192]	@ (8003250 <HAL_RCC_ClockConfig+0x270>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2201      	movs	r2, #1
 8003192:	4393      	bics	r3, r2
 8003194:	0019      	movs	r1, r3
 8003196:	4b2e      	ldr	r3, [pc, #184]	@ (8003250 <HAL_RCC_ClockConfig+0x270>)
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	430a      	orrs	r2, r1
 800319c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800319e:	f7fe fb83 	bl	80018a8 <HAL_GetTick>
 80031a2:	0003      	movs	r3, r0
 80031a4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031a6:	e009      	b.n	80031bc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031a8:	f7fe fb7e 	bl	80018a8 <HAL_GetTick>
 80031ac:	0002      	movs	r2, r0
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	4a28      	ldr	r2, [pc, #160]	@ (8003254 <HAL_RCC_ClockConfig+0x274>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d901      	bls.n	80031bc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e044      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031bc:	4b24      	ldr	r3, [pc, #144]	@ (8003250 <HAL_RCC_ClockConfig+0x270>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2201      	movs	r2, #1
 80031c2:	4013      	ands	r3, r2
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d1ee      	bne.n	80031a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2204      	movs	r2, #4
 80031d0:	4013      	ands	r3, r2
 80031d2:	d009      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031d4:	4b20      	ldr	r3, [pc, #128]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	4a20      	ldr	r2, [pc, #128]	@ (800325c <HAL_RCC_ClockConfig+0x27c>)
 80031da:	4013      	ands	r3, r2
 80031dc:	0019      	movs	r1, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68da      	ldr	r2, [r3, #12]
 80031e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 80031e4:	430a      	orrs	r2, r1
 80031e6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2208      	movs	r2, #8
 80031ee:	4013      	ands	r3, r2
 80031f0:	d00a      	beq.n	8003208 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031f2:	4b19      	ldr	r3, [pc, #100]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003260 <HAL_RCC_ClockConfig+0x280>)
 80031f8:	4013      	ands	r3, r2
 80031fa:	0019      	movs	r1, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	691b      	ldr	r3, [r3, #16]
 8003200:	00da      	lsls	r2, r3, #3
 8003202:	4b15      	ldr	r3, [pc, #84]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 8003204:	430a      	orrs	r2, r1
 8003206:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003208:	f000 f832 	bl	8003270 <HAL_RCC_GetSysClockFreq>
 800320c:	0001      	movs	r1, r0
 800320e:	4b12      	ldr	r3, [pc, #72]	@ (8003258 <HAL_RCC_ClockConfig+0x278>)
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	091b      	lsrs	r3, r3, #4
 8003214:	220f      	movs	r2, #15
 8003216:	4013      	ands	r3, r2
 8003218:	4a12      	ldr	r2, [pc, #72]	@ (8003264 <HAL_RCC_ClockConfig+0x284>)
 800321a:	5cd3      	ldrb	r3, [r2, r3]
 800321c:	000a      	movs	r2, r1
 800321e:	40da      	lsrs	r2, r3
 8003220:	4b11      	ldr	r3, [pc, #68]	@ (8003268 <HAL_RCC_ClockConfig+0x288>)
 8003222:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003224:	4b11      	ldr	r3, [pc, #68]	@ (800326c <HAL_RCC_ClockConfig+0x28c>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	250b      	movs	r5, #11
 800322a:	197c      	adds	r4, r7, r5
 800322c:	0018      	movs	r0, r3
 800322e:	f7fe faf5 	bl	800181c <HAL_InitTick>
 8003232:	0003      	movs	r3, r0
 8003234:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003236:	197b      	adds	r3, r7, r5
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d002      	beq.n	8003244 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800323e:	197b      	adds	r3, r7, r5
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	e000      	b.n	8003246 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	0018      	movs	r0, r3
 8003248:	46bd      	mov	sp, r7
 800324a:	b004      	add	sp, #16
 800324c:	bdb0      	pop	{r4, r5, r7, pc}
 800324e:	46c0      	nop			@ (mov r8, r8)
 8003250:	40022000 	.word	0x40022000
 8003254:	00001388 	.word	0x00001388
 8003258:	40021000 	.word	0x40021000
 800325c:	fffff8ff 	.word	0xfffff8ff
 8003260:	ffffc7ff 	.word	0xffffc7ff
 8003264:	08003768 	.word	0x08003768
 8003268:	20000004 	.word	0x20000004
 800326c:	20000008 	.word	0x20000008

08003270 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003276:	4b3c      	ldr	r3, [pc, #240]	@ (8003368 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	220c      	movs	r2, #12
 8003280:	4013      	ands	r3, r2
 8003282:	2b0c      	cmp	r3, #12
 8003284:	d013      	beq.n	80032ae <HAL_RCC_GetSysClockFreq+0x3e>
 8003286:	d85c      	bhi.n	8003342 <HAL_RCC_GetSysClockFreq+0xd2>
 8003288:	2b04      	cmp	r3, #4
 800328a:	d002      	beq.n	8003292 <HAL_RCC_GetSysClockFreq+0x22>
 800328c:	2b08      	cmp	r3, #8
 800328e:	d00b      	beq.n	80032a8 <HAL_RCC_GetSysClockFreq+0x38>
 8003290:	e057      	b.n	8003342 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003292:	4b35      	ldr	r3, [pc, #212]	@ (8003368 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2210      	movs	r2, #16
 8003298:	4013      	ands	r3, r2
 800329a:	d002      	beq.n	80032a2 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800329c:	4b33      	ldr	r3, [pc, #204]	@ (800336c <HAL_RCC_GetSysClockFreq+0xfc>)
 800329e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80032a0:	e05d      	b.n	800335e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80032a2:	4b33      	ldr	r3, [pc, #204]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x100>)
 80032a4:	613b      	str	r3, [r7, #16]
      break;
 80032a6:	e05a      	b.n	800335e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032a8:	4b32      	ldr	r3, [pc, #200]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x104>)
 80032aa:	613b      	str	r3, [r7, #16]
      break;
 80032ac:	e057      	b.n	800335e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	0c9b      	lsrs	r3, r3, #18
 80032b2:	220f      	movs	r2, #15
 80032b4:	4013      	ands	r3, r2
 80032b6:	4a30      	ldr	r2, [pc, #192]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x108>)
 80032b8:	5cd3      	ldrb	r3, [r2, r3]
 80032ba:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	0d9b      	lsrs	r3, r3, #22
 80032c0:	2203      	movs	r2, #3
 80032c2:	4013      	ands	r3, r2
 80032c4:	3301      	adds	r3, #1
 80032c6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032c8:	4b27      	ldr	r3, [pc, #156]	@ (8003368 <HAL_RCC_GetSysClockFreq+0xf8>)
 80032ca:	68da      	ldr	r2, [r3, #12]
 80032cc:	2380      	movs	r3, #128	@ 0x80
 80032ce:	025b      	lsls	r3, r3, #9
 80032d0:	4013      	ands	r3, r2
 80032d2:	d00f      	beq.n	80032f4 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80032d4:	68b9      	ldr	r1, [r7, #8]
 80032d6:	000a      	movs	r2, r1
 80032d8:	0152      	lsls	r2, r2, #5
 80032da:	1a52      	subs	r2, r2, r1
 80032dc:	0193      	lsls	r3, r2, #6
 80032de:	1a9b      	subs	r3, r3, r2
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	185b      	adds	r3, r3, r1
 80032e4:	025b      	lsls	r3, r3, #9
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	0018      	movs	r0, r3
 80032ea:	f7fc ff0d 	bl	8000108 <__udivsi3>
 80032ee:	0003      	movs	r3, r0
 80032f0:	617b      	str	r3, [r7, #20]
 80032f2:	e023      	b.n	800333c <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80032f4:	4b1c      	ldr	r3, [pc, #112]	@ (8003368 <HAL_RCC_GetSysClockFreq+0xf8>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2210      	movs	r2, #16
 80032fa:	4013      	ands	r3, r2
 80032fc:	d00f      	beq.n	800331e <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80032fe:	68b9      	ldr	r1, [r7, #8]
 8003300:	000a      	movs	r2, r1
 8003302:	0152      	lsls	r2, r2, #5
 8003304:	1a52      	subs	r2, r2, r1
 8003306:	0193      	lsls	r3, r2, #6
 8003308:	1a9b      	subs	r3, r3, r2
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	185b      	adds	r3, r3, r1
 800330e:	021b      	lsls	r3, r3, #8
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	0018      	movs	r0, r3
 8003314:	f7fc fef8 	bl	8000108 <__udivsi3>
 8003318:	0003      	movs	r3, r0
 800331a:	617b      	str	r3, [r7, #20]
 800331c:	e00e      	b.n	800333c <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800331e:	68b9      	ldr	r1, [r7, #8]
 8003320:	000a      	movs	r2, r1
 8003322:	0152      	lsls	r2, r2, #5
 8003324:	1a52      	subs	r2, r2, r1
 8003326:	0193      	lsls	r3, r2, #6
 8003328:	1a9b      	subs	r3, r3, r2
 800332a:	00db      	lsls	r3, r3, #3
 800332c:	185b      	adds	r3, r3, r1
 800332e:	029b      	lsls	r3, r3, #10
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	0018      	movs	r0, r3
 8003334:	f7fc fee8 	bl	8000108 <__udivsi3>
 8003338:	0003      	movs	r3, r0
 800333a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	613b      	str	r3, [r7, #16]
      break;
 8003340:	e00d      	b.n	800335e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003342:	4b09      	ldr	r3, [pc, #36]	@ (8003368 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	0b5b      	lsrs	r3, r3, #13
 8003348:	2207      	movs	r2, #7
 800334a:	4013      	ands	r3, r2
 800334c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	3301      	adds	r3, #1
 8003352:	2280      	movs	r2, #128	@ 0x80
 8003354:	0212      	lsls	r2, r2, #8
 8003356:	409a      	lsls	r2, r3
 8003358:	0013      	movs	r3, r2
 800335a:	613b      	str	r3, [r7, #16]
      break;
 800335c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800335e:	693b      	ldr	r3, [r7, #16]
}
 8003360:	0018      	movs	r0, r3
 8003362:	46bd      	mov	sp, r7
 8003364:	b006      	add	sp, #24
 8003366:	bd80      	pop	{r7, pc}
 8003368:	40021000 	.word	0x40021000
 800336c:	003d0900 	.word	0x003d0900
 8003370:	00f42400 	.word	0x00f42400
 8003374:	007a1200 	.word	0x007a1200
 8003378:	08003778 	.word	0x08003778

0800337c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003384:	2017      	movs	r0, #23
 8003386:	183b      	adds	r3, r7, r0
 8003388:	2200      	movs	r2, #0
 800338a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2220      	movs	r2, #32
 8003392:	4013      	ands	r3, r2
 8003394:	d100      	bne.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8003396:	e0c7      	b.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003398:	4b84      	ldr	r3, [pc, #528]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800339a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800339c:	2380      	movs	r3, #128	@ 0x80
 800339e:	055b      	lsls	r3, r3, #21
 80033a0:	4013      	ands	r3, r2
 80033a2:	d109      	bne.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033a4:	4b81      	ldr	r3, [pc, #516]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80033a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033a8:	4b80      	ldr	r3, [pc, #512]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80033aa:	2180      	movs	r1, #128	@ 0x80
 80033ac:	0549      	lsls	r1, r1, #21
 80033ae:	430a      	orrs	r2, r1
 80033b0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80033b2:	183b      	adds	r3, r7, r0
 80033b4:	2201      	movs	r2, #1
 80033b6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033b8:	4b7d      	ldr	r3, [pc, #500]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	2380      	movs	r3, #128	@ 0x80
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	4013      	ands	r3, r2
 80033c2:	d11a      	bne.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033c4:	4b7a      	ldr	r3, [pc, #488]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	4b79      	ldr	r3, [pc, #484]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80033ca:	2180      	movs	r1, #128	@ 0x80
 80033cc:	0049      	lsls	r1, r1, #1
 80033ce:	430a      	orrs	r2, r1
 80033d0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033d2:	f7fe fa69 	bl	80018a8 <HAL_GetTick>
 80033d6:	0003      	movs	r3, r0
 80033d8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033da:	e008      	b.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033dc:	f7fe fa64 	bl	80018a8 <HAL_GetTick>
 80033e0:	0002      	movs	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b64      	cmp	r3, #100	@ 0x64
 80033e8:	d901      	bls.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e0d9      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ee:	4b70      	ldr	r3, [pc, #448]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	2380      	movs	r3, #128	@ 0x80
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	4013      	ands	r3, r2
 80033f8:	d0f0      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80033fa:	4b6c      	ldr	r3, [pc, #432]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	23c0      	movs	r3, #192	@ 0xc0
 8003400:	039b      	lsls	r3, r3, #14
 8003402:	4013      	ands	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685a      	ldr	r2, [r3, #4]
 800340a:	23c0      	movs	r3, #192	@ 0xc0
 800340c:	039b      	lsls	r3, r3, #14
 800340e:	4013      	ands	r3, r2
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	429a      	cmp	r2, r3
 8003414:	d013      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	23c0      	movs	r3, #192	@ 0xc0
 800341c:	029b      	lsls	r3, r3, #10
 800341e:	401a      	ands	r2, r3
 8003420:	23c0      	movs	r3, #192	@ 0xc0
 8003422:	029b      	lsls	r3, r3, #10
 8003424:	429a      	cmp	r2, r3
 8003426:	d10a      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003428:	4b60      	ldr	r3, [pc, #384]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	2380      	movs	r3, #128	@ 0x80
 800342e:	029b      	lsls	r3, r3, #10
 8003430:	401a      	ands	r2, r3
 8003432:	2380      	movs	r3, #128	@ 0x80
 8003434:	029b      	lsls	r3, r3, #10
 8003436:	429a      	cmp	r2, r3
 8003438:	d101      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e0b1      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800343e:	4b5b      	ldr	r3, [pc, #364]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003440:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003442:	23c0      	movs	r3, #192	@ 0xc0
 8003444:	029b      	lsls	r3, r3, #10
 8003446:	4013      	ands	r3, r2
 8003448:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d03b      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685a      	ldr	r2, [r3, #4]
 8003454:	23c0      	movs	r3, #192	@ 0xc0
 8003456:	029b      	lsls	r3, r3, #10
 8003458:	4013      	ands	r3, r2
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	429a      	cmp	r2, r3
 800345e:	d033      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2220      	movs	r2, #32
 8003466:	4013      	ands	r3, r2
 8003468:	d02e      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800346a:	4b50      	ldr	r3, [pc, #320]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800346c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800346e:	4a51      	ldr	r2, [pc, #324]	@ (80035b4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8003470:	4013      	ands	r3, r2
 8003472:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003474:	4b4d      	ldr	r3, [pc, #308]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003476:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003478:	4b4c      	ldr	r3, [pc, #304]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800347a:	2180      	movs	r1, #128	@ 0x80
 800347c:	0309      	lsls	r1, r1, #12
 800347e:	430a      	orrs	r2, r1
 8003480:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003482:	4b4a      	ldr	r3, [pc, #296]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003484:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003486:	4b49      	ldr	r3, [pc, #292]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003488:	494b      	ldr	r1, [pc, #300]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800348a:	400a      	ands	r2, r1
 800348c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800348e:	4b47      	ldr	r3, [pc, #284]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	2380      	movs	r3, #128	@ 0x80
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	4013      	ands	r3, r2
 800349c:	d014      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349e:	f7fe fa03 	bl	80018a8 <HAL_GetTick>
 80034a2:	0003      	movs	r3, r0
 80034a4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034a6:	e009      	b.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034a8:	f7fe f9fe 	bl	80018a8 <HAL_GetTick>
 80034ac:	0002      	movs	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	4a42      	ldr	r2, [pc, #264]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d901      	bls.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e072      	b.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034bc:	4b3b      	ldr	r3, [pc, #236]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80034be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80034c0:	2380      	movs	r3, #128	@ 0x80
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	4013      	ands	r3, r2
 80034c6:	d0ef      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2220      	movs	r2, #32
 80034ce:	4013      	ands	r3, r2
 80034d0:	d01f      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685a      	ldr	r2, [r3, #4]
 80034d6:	23c0      	movs	r3, #192	@ 0xc0
 80034d8:	029b      	lsls	r3, r3, #10
 80034da:	401a      	ands	r2, r3
 80034dc:	23c0      	movs	r3, #192	@ 0xc0
 80034de:	029b      	lsls	r3, r3, #10
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d10c      	bne.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x182>
 80034e4:	4b31      	ldr	r3, [pc, #196]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a35      	ldr	r2, [pc, #212]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80034ea:	4013      	ands	r3, r2
 80034ec:	0019      	movs	r1, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	23c0      	movs	r3, #192	@ 0xc0
 80034f4:	039b      	lsls	r3, r3, #14
 80034f6:	401a      	ands	r2, r3
 80034f8:	4b2c      	ldr	r3, [pc, #176]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80034fa:	430a      	orrs	r2, r1
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	4b2b      	ldr	r3, [pc, #172]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003500:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	23c0      	movs	r3, #192	@ 0xc0
 8003508:	029b      	lsls	r3, r3, #10
 800350a:	401a      	ands	r2, r3
 800350c:	4b27      	ldr	r3, [pc, #156]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800350e:	430a      	orrs	r2, r1
 8003510:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003512:	2317      	movs	r3, #23
 8003514:	18fb      	adds	r3, r7, r3
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d105      	bne.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800351c:	4b23      	ldr	r3, [pc, #140]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800351e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003520:	4b22      	ldr	r3, [pc, #136]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003522:	4928      	ldr	r1, [pc, #160]	@ (80035c4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003524:	400a      	ands	r2, r1
 8003526:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2202      	movs	r2, #2
 800352e:	4013      	ands	r3, r2
 8003530:	d009      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003532:	4b1e      	ldr	r3, [pc, #120]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003536:	220c      	movs	r2, #12
 8003538:	4393      	bics	r3, r2
 800353a:	0019      	movs	r1, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689a      	ldr	r2, [r3, #8]
 8003540:	4b1a      	ldr	r3, [pc, #104]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003542:	430a      	orrs	r2, r1
 8003544:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2204      	movs	r2, #4
 800354c:	4013      	ands	r3, r2
 800354e:	d009      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003550:	4b16      	ldr	r3, [pc, #88]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003554:	4a1c      	ldr	r2, [pc, #112]	@ (80035c8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003556:	4013      	ands	r3, r2
 8003558:	0019      	movs	r1, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	68da      	ldr	r2, [r3, #12]
 800355e:	4b13      	ldr	r3, [pc, #76]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003560:	430a      	orrs	r2, r1
 8003562:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2208      	movs	r2, #8
 800356a:	4013      	ands	r3, r2
 800356c:	d009      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800356e:	4b0f      	ldr	r3, [pc, #60]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003572:	4a16      	ldr	r2, [pc, #88]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003574:	4013      	ands	r3, r2
 8003576:	0019      	movs	r1, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	691a      	ldr	r2, [r3, #16]
 800357c:	4b0b      	ldr	r3, [pc, #44]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800357e:	430a      	orrs	r2, r1
 8003580:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2280      	movs	r2, #128	@ 0x80
 8003588:	4013      	ands	r3, r2
 800358a:	d009      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800358c:	4b07      	ldr	r3, [pc, #28]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800358e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003590:	4a0f      	ldr	r2, [pc, #60]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003592:	4013      	ands	r3, r2
 8003594:	0019      	movs	r1, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	695a      	ldr	r2, [r3, #20]
 800359a:	4b04      	ldr	r3, [pc, #16]	@ (80035ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800359c:	430a      	orrs	r2, r1
 800359e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	0018      	movs	r0, r3
 80035a4:	46bd      	mov	sp, r7
 80035a6:	b006      	add	sp, #24
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	46c0      	nop			@ (mov r8, r8)
 80035ac:	40021000 	.word	0x40021000
 80035b0:	40007000 	.word	0x40007000
 80035b4:	fffcffff 	.word	0xfffcffff
 80035b8:	fff7ffff 	.word	0xfff7ffff
 80035bc:	00001388 	.word	0x00001388
 80035c0:	ffcfffff 	.word	0xffcfffff
 80035c4:	efffffff 	.word	0xefffffff
 80035c8:	fffff3ff 	.word	0xfffff3ff
 80035cc:	ffffcfff 	.word	0xffffcfff
 80035d0:	fff3ffff 	.word	0xfff3ffff

080035d4 <memset>:
 80035d4:	0003      	movs	r3, r0
 80035d6:	1882      	adds	r2, r0, r2
 80035d8:	4293      	cmp	r3, r2
 80035da:	d100      	bne.n	80035de <memset+0xa>
 80035dc:	4770      	bx	lr
 80035de:	7019      	strb	r1, [r3, #0]
 80035e0:	3301      	adds	r3, #1
 80035e2:	e7f9      	b.n	80035d8 <memset+0x4>

080035e4 <__libc_init_array>:
 80035e4:	b570      	push	{r4, r5, r6, lr}
 80035e6:	2600      	movs	r6, #0
 80035e8:	4c0c      	ldr	r4, [pc, #48]	@ (800361c <__libc_init_array+0x38>)
 80035ea:	4d0d      	ldr	r5, [pc, #52]	@ (8003620 <__libc_init_array+0x3c>)
 80035ec:	1b64      	subs	r4, r4, r5
 80035ee:	10a4      	asrs	r4, r4, #2
 80035f0:	42a6      	cmp	r6, r4
 80035f2:	d109      	bne.n	8003608 <__libc_init_array+0x24>
 80035f4:	2600      	movs	r6, #0
 80035f6:	f000 f819 	bl	800362c <_init>
 80035fa:	4c0a      	ldr	r4, [pc, #40]	@ (8003624 <__libc_init_array+0x40>)
 80035fc:	4d0a      	ldr	r5, [pc, #40]	@ (8003628 <__libc_init_array+0x44>)
 80035fe:	1b64      	subs	r4, r4, r5
 8003600:	10a4      	asrs	r4, r4, #2
 8003602:	42a6      	cmp	r6, r4
 8003604:	d105      	bne.n	8003612 <__libc_init_array+0x2e>
 8003606:	bd70      	pop	{r4, r5, r6, pc}
 8003608:	00b3      	lsls	r3, r6, #2
 800360a:	58eb      	ldr	r3, [r5, r3]
 800360c:	4798      	blx	r3
 800360e:	3601      	adds	r6, #1
 8003610:	e7ee      	b.n	80035f0 <__libc_init_array+0xc>
 8003612:	00b3      	lsls	r3, r6, #2
 8003614:	58eb      	ldr	r3, [r5, r3]
 8003616:	4798      	blx	r3
 8003618:	3601      	adds	r6, #1
 800361a:	e7f2      	b.n	8003602 <__libc_init_array+0x1e>
 800361c:	08003784 	.word	0x08003784
 8003620:	08003784 	.word	0x08003784
 8003624:	08003788 	.word	0x08003788
 8003628:	08003784 	.word	0x08003784

0800362c <_init>:
 800362c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800362e:	46c0      	nop			@ (mov r8, r8)
 8003630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003632:	bc08      	pop	{r3}
 8003634:	469e      	mov	lr, r3
 8003636:	4770      	bx	lr

08003638 <_fini>:
 8003638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363a:	46c0      	nop			@ (mov r8, r8)
 800363c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800363e:	bc08      	pop	{r3}
 8003640:	469e      	mov	lr, r3
 8003642:	4770      	bx	lr
