Vivado Simulator v2021.2.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_EX8_behav xil_defaultlib.tb_EX8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EX8_KeyInput
Compiling module xil_defaultlib.EX8_EdgeDetector
Compiling module xil_defaultlib.EX8_Judge
Compiling module xil_defaultlib.EX8_Result
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_EX8
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_EX8_behav
