<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › kernel › cplb-nompu › cplbinit.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cplbinit.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Blackfin CPLB initialization</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &lt;asm/blackfin.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/cplb.h&gt;</span>
<span class="cp">#include &lt;asm/cplbinit.h&gt;</span>
<span class="cp">#include &lt;asm/mem_map.h&gt;</span>

<span class="k">struct</span> <span class="n">cplb_entry</span> <span class="n">icplb_tbl</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">][</span><span class="n">MAX_CPLBS</span><span class="p">]</span> <span class="n">PDT_ATTR</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">cplb_entry</span> <span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">][</span><span class="n">MAX_CPLBS</span><span class="p">]</span> <span class="n">PDT_ATTR</span><span class="p">;</span>

<span class="kt">int</span> <span class="n">first_switched_icplb</span> <span class="n">PDT_ATTR</span><span class="p">;</span>
<span class="kt">int</span> <span class="n">first_switched_dcplb</span> <span class="n">PDT_ATTR</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">cplb_boundary</span> <span class="n">dcplb_bounds</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="n">PDT_ATTR</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">cplb_boundary</span> <span class="n">icplb_bounds</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="n">PDT_ATTR</span><span class="p">;</span>

<span class="kt">int</span> <span class="n">icplb_nr_bounds</span> <span class="n">PDT_ATTR</span><span class="p">;</span>
<span class="kt">int</span> <span class="n">dcplb_nr_bounds</span> <span class="n">PDT_ATTR</span><span class="p">;</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">generate_cplb_tables_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i_d</span><span class="p">,</span> <span class="n">i_i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">cplb_entry</span> <span class="o">*</span><span class="n">d_tbl</span> <span class="o">=</span> <span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">cplb_entry</span> <span class="o">*</span><span class="n">i_tbl</span> <span class="o">=</span> <span class="n">icplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;NOMPU: setting up cplb tables</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">i_d</span> <span class="o">=</span> <span class="n">i_i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_DEBUG_HUNT_FOR_ZERO</span>
	<span class="cm">/* Set up the zero page.  */</span>
	<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_OOPS</span> <span class="o">|</span> <span class="n">PAGE_SIZE_1KB</span><span class="p">;</span>
	<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_OOPS</span> <span class="o">|</span> <span class="n">PAGE_SIZE_1KB</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="cm">/* Cover kernel memory with 4M pages.  */</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">memory_start</span><span class="p">;</span> <span class="n">addr</span> <span class="o">+=</span> <span class="mi">4</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
		<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_DGENERIC</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4MB</span><span class="p">;</span>
		<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
		<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_IGENERIC</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4MB</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_ROMKERNEL</span>
	<span class="cm">/* Cover kernel XIP flash area */</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="n">CONFIG_ROM_BASE</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_DGENERIC</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4MB</span><span class="p">;</span>
	<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_IGENERIC</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4MB</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="cm">/* Cover L1 memory.  One 4M area for code and data each is enough.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">L1_DATA_A_LENGTH</span> <span class="o">||</span> <span class="n">L1_DATA_B_LENGTH</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">L1_DATA_A_START</span><span class="p">;</span>
			<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">L1_DMEMORY</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4MB</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">L1_CODE_START</span><span class="p">;</span>
		<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">L1_IMEMORY</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4MB</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">L1_DATA_A_LENGTH</span> <span class="o">||</span> <span class="n">L1_DATA_B_LENGTH</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">COREB_L1_DATA_A_START</span><span class="p">;</span>
			<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">L1_DMEMORY</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4MB</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">COREB_L1_CODE_START</span><span class="p">;</span>
		<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">L1_IMEMORY</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4MB</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="n">first_switched_dcplb</span> <span class="o">=</span> <span class="n">i_d</span><span class="p">;</span>
	<span class="n">first_switched_icplb</span> <span class="o">=</span> <span class="n">i_i</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">first_switched_dcplb</span> <span class="o">&gt;</span> <span class="n">MAX_CPLBS</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">first_switched_icplb</span> <span class="o">&gt;</span> <span class="n">MAX_CPLBS</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">i_d</span> <span class="o">&lt;</span> <span class="n">MAX_CPLBS</span><span class="p">)</span>
		<span class="n">d_tbl</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">i_i</span> <span class="o">&lt;</span> <span class="n">MAX_CPLBS</span><span class="p">)</span>
		<span class="n">i_tbl</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">generate_cplb_tables_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">uncached_end</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i_d</span><span class="p">,</span> <span class="n">i_i</span><span class="p">;</span>

	<span class="n">i_d</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* Normal RAM, including MTD FS.  */</span>
<span class="cp">#ifdef CONFIG_MTD_UCLINUX</span>
	<span class="n">uncached_end</span> <span class="o">=</span> <span class="n">memory_mtd_start</span> <span class="o">+</span> <span class="n">mtd_size</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="n">uncached_end</span> <span class="o">=</span> <span class="n">memory_end</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="cm">/*</span>
<span class="cm">	 * if DMA uncached is less than 1MB, mark the 1MB chunk as uncached</span>
<span class="cm">	 * so that we don&#39;t have to use 4kB pages and cause CPLB thrashing</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">DMA_UNCACHED_REGION</span> <span class="o">&gt;=</span> <span class="mi">1</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">DMA_UNCACHED_REGION</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">_ramend</span> <span class="o">-</span> <span class="n">uncached_end</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">1</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">))</span>
		<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">uncached_end</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">uncached_end</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_DGENERIC</span><span class="p">;</span>
	<span class="cm">/* DMA uncached region.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">DMA_UNCACHED_REGION</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">_ramend</span><span class="p">;</span>
		<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_DNON_CHBL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">_ramend</span> <span class="o">!=</span> <span class="n">physical_mem_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Reserved memory.  */</span>
		<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">physical_mem_end</span><span class="p">;</span>
		<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">reserved_mem_dcache_on</span> <span class="o">?</span>
					    <span class="n">SDRAM_DGENERIC</span> <span class="o">:</span> <span class="n">SDRAM_DNON_CHBL</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Addressing hole up to the async bank.  */</span>
	<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">ASYNC_BANK0_BASE</span><span class="p">;</span>
	<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* ASYNC banks.  */</span>
	<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">ASYNC_BANK3_BASE</span> <span class="o">+</span> <span class="n">ASYNC_BANK3_SIZE</span><span class="p">;</span>
	<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_EBIU</span><span class="p">;</span>
	<span class="cm">/* Addressing hole up to BootROM.  */</span>
	<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">BOOT_ROM_START</span><span class="p">;</span>
	<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* BootROM -- largest one should be less than 1 meg.  */</span>
	<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">BOOT_ROM_START</span> <span class="o">+</span> <span class="n">BOOT_ROM_LENGTH</span><span class="p">;</span>
	<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_DGENERIC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">L2_LENGTH</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Addressing hole up to L2 SRAM.  */</span>
		<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">L2_START</span><span class="p">;</span>
		<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* L2 SRAM.  */</span>
		<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">L2_START</span> <span class="o">+</span> <span class="n">L2_LENGTH</span><span class="p">;</span>
		<span class="n">dcplb_bounds</span><span class="p">[</span><span class="n">i_d</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">L2_DMEMORY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dcplb_nr_bounds</span> <span class="o">=</span> <span class="n">i_d</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">dcplb_nr_bounds</span> <span class="o">&gt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dcplb_bounds</span><span class="p">));</span>

	<span class="n">i_i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* Normal RAM, including MTD FS.  */</span>
	<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">uncached_end</span><span class="p">;</span>
	<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_IGENERIC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">_ramend</span> <span class="o">!=</span> <span class="n">physical_mem_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* DMA uncached region.  */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">DMA_UNCACHED_REGION</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Normally this hole is caught by the async below.  */</span>
			<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">_ramend</span><span class="p">;</span>
			<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* Reserved memory.  */</span>
		<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">physical_mem_end</span><span class="p">;</span>
		<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">reserved_mem_icache_on</span> <span class="o">?</span>
					    <span class="n">SDRAM_IGENERIC</span> <span class="o">:</span> <span class="n">SDRAM_INON_CHBL</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Addressing hole up to the async bank.  */</span>
	<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">ASYNC_BANK0_BASE</span><span class="p">;</span>
	<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* ASYNC banks.  */</span>
	<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">ASYNC_BANK3_BASE</span> <span class="o">+</span> <span class="n">ASYNC_BANK3_SIZE</span><span class="p">;</span>
	<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_EBIU</span><span class="p">;</span>
	<span class="cm">/* Addressing hole up to BootROM.  */</span>
	<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">BOOT_ROM_START</span><span class="p">;</span>
	<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* BootROM -- largest one should be less than 1 meg.  */</span>
	<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">BOOT_ROM_START</span> <span class="o">+</span> <span class="n">BOOT_ROM_LENGTH</span><span class="p">;</span>
	<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">SDRAM_IGENERIC</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">L2_LENGTH</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Addressing hole up to L2 SRAM.  */</span>
		<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">L2_START</span><span class="p">;</span>
		<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* L2 SRAM.  */</span>
		<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="p">].</span><span class="n">eaddr</span> <span class="o">=</span> <span class="n">L2_START</span> <span class="o">+</span> <span class="n">L2_LENGTH</span><span class="p">;</span>
		<span class="n">icplb_bounds</span><span class="p">[</span><span class="n">i_i</span><span class="o">++</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">L2_IMEMORY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">icplb_nr_bounds</span> <span class="o">=</span> <span class="n">i_i</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">icplb_nr_bounds</span> <span class="o">&gt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">icplb_bounds</span><span class="p">));</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
