// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM512.hdl

/**
 * Memory of 512 registers, each 16-bit wide.  
 * The chip facilitates read and write operations, as follows:
 *     Read:  out(t) = RAM512[address(t)](t)
 *     Write: If load(t-1) then RAM512[address(t-1)](t) = in(t-1)
 * In words: the chip always outputs the value stored at the memory 
 * location specified by address. If load == 1, the in value is loaded 
 * into the memory location specified by address.  This value becomes 
 * available through the out output starting from the next time step.
 */

CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
   // DMux the load to  address[0..3] space; operate on the respectively space to r0.. r7, and the right on will get loaded; Mux the r0-r7 according addre  and get the result. 
   DMux8Way(in=load,sel=address[0..2],a=l0,b=l1,c=l2,d=l3,e=l4,f=l5,g=l6,h=l7);
   RAM64(in=in,load=l0,address=address[3..8],out=r0);
   RAM64(in=in,load=l1,address=address[3..8],out=r1);
   RAM64(in=in,load=l2,address=address[3..8],out=r2);
   RAM64(in=in,load=l3,address=address[3..8],out=r3);
   RAM64(in=in,load=l4,address=address[3..8],out=r4);
   RAM64(in=in,load=l5,address=address[3..8],out=r5);
   RAM64(in=in,load=l6,address=address[3..8],out=r6);
   RAM64(in=in,load=l7,address=address[3..8],out=r7);
   Mux8Way16(a=r0,b=r1,c=r2,d=r3,e=r4,f=r5,g=r6,h=r7,sel=address[0..2],out=out);
}
