#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 22 18:24:15 2019
# Process ID: 30592
# Current directory: D:/FPGA/hand_G/xy/signal/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29408 D:\FPGA\hand_G\xy\signal\project_1\project_1.xpr
# Log file: D:/FPGA/hand_G/xy/signal/project_1/vivado.log
# Journal file: D:/FPGA/hand_G/xy/signal/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/hand_G/xy/signal/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/zynq/signal/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0', nor could it be found using path 'E:/zynq/VGA_IP/ip_repo/vga640x480_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/BPNN_return/BPNN_return'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_axi_gpio_0_0
design_1_vga640x480_v1_1_0_0
design_1_clk_wiz_0_0
design_1_bpnn_0_0
design_1_xbar_0
design_1_ps7_0_axi_periph_0

INFO: [Project 1-230] Project 'project_1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 891.953 ; gain = 145.742
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {d:/FPGA/hand_G/BPNN_return/BPNN_return D:/FPGA/hand_G/xy/vga640x480_1.0 d:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/BPNN_return/BPNN_return'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/xy/vga640x480_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/BPNN_return/BPNN_return'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/xy/vga640x480_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {d:/FPGA/hand_G/BPNN_return/BPNN_return d:/FPGA/hand_G/xy/vga640x480_1.0 D:/FPGA/hand_G/BPNN_return d:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/FPGA/hand_G/BPNN_return/BPNN_return'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/xy/vga640x480_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/BPNN_return'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
open_bd_design {D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:user:vga640x480_v1_1:1.1 - vga640x480_v1_1_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- Jaor:hls:bpnn:1.0 - bpnn_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1101.199 ; gain = 84.629
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells bpnn_0]
startgroup
create_bd_cell -type ip -vlnv left_bpnn:hls:bpnn:1.0 bpnn_0
endgroup
set_property location {3 1024 323} [get_bd_cells bpnn_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/bpnn_0/s_axi_CTRLS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins bpnn_0/s_axi_CTRLS]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axi_gpio_0_0 design_1_clk_wiz_0_0 design_1_ps7_0_axi_periph_0 design_1_vga640x480_v1_1_0_0}] -log ip_upgrade.log
Upgrading 'D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_0_0 (AXI GPIO 2.0) from revision 16 to revision 19
INFO: [IP_Flow 19-1972] Upgraded design_1_clk_wiz_0_0 from Clocking Wizard 5.4 to Clocking Wizard 6.0
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 15 to revision 18
INFO: [IP_Flow 19-1972] Upgraded design_1_vga640x480_v1_1_0_0 from vga640x480_v1_0_v1_0 1.1 to vga640x480_v1_0_v1_0 1.1
Wrote  : <D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA/hand_G/xy/signal/project_1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1324.008 ; gain = 196.035
export_ip_user_files -of_objects [get_ips {design_1_axi_gpio_0_0 design_1_clk_wiz_0_0 design_1_ps7_0_axi_periph_0 design_1_vga640x480_v1_1_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1356] Address block </bpnn_0/s_axi_CTRLS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </bpnn_0/s_axi_CTRLS/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
Wrote  : <D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-3422] Upgraded vga_buffer_blk_mem_gen_0_0 (Block Memory Generator 8.4) from revision 0 to revision 1
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga640x480_v1_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-519] IP 'design_1_bpnn_0_1' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block bpnn_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1600.648 ; gain = 276.641
export_ip_user_files -of_objects [get_files D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files -ipstatic_source_dir D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
assign_bd_address [get_bd_addr_segs {bpnn_0/s_axi_CTRLS/Reg }]
</bpnn_0/s_axi_CTRLS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
generate_target all [get_files  D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga640x480_v1_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bpnn_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files -ipstatic_source_dir D:/FPGA/hand_G/xy/signal/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA/hand_G/xy/signal/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v'
add_files -norecurse D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-2994] overwriting previous definition of module design_1_wrapper [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
WARNING: [filemgmt 20-736] The current top specification, "design_1_wrapper", does not uniquely identify a single design element. Using "design_1_wrapper" (Library: xil_defaultlib, File: D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'design_1_wrapper()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
	(Active) Duplicate found at line 12 of file D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v
[Fri Nov 22 18:31:41 2019] Launched synth_1...
Run output will be captured here: D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Nov 22 18:40:12 2019] Launched impl_1...
Run output will be captured here: D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Nov 22 18:44:15 2019] Launched impl_1...
Run output will be captured here: D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/FPGA/hand_G/xy/signal/project_1/project_1.sdk -hwspec D:/FPGA/hand_G/xy/signal/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/FPGA/hand_G/xy/signal/project_1/project_1.sdk -hwspec D:/FPGA/hand_G/xy/signal/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 19:48:50 2019...
