$date
	Fri Jun  6 03:07:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module halfadder_tb $end
$var wire 1 ! tb_sum $end
$var wire 1 " tb_carry $end
$var reg 2 # input_vec [1:0] $end
$var reg 1 $ tb_a $end
$var reg 1 % tb_b $end
$var reg 1 & done_flag $end
$var reg 1 ' fatal_on_error $end
$scope module half_adder $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var reg 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
0'
0&
0%
0$
b0 #
0"
0!
$end
#1000
1!
1%
b1 #
b1 (
#2000
0%
1$
b10 #
b10 (
#3000
0!
1"
1%
b11 #
b11 (
#4000
1&
b100 (
