# tb8
## 8 bit Transport Buffer Processor
Modified transport triggered architecture using an intermediate buffer in the control unit.  


Implementing the intermediate buffer allows for 6 bits of the 8 bit instruction word to be used for transport
addressing, with 2 bits reserved for the opcode.  
## Logisim Implementation
![Logisim Implementation](/logisim/tb8.png)
