#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun  6 08:47:56 2021
# Process ID: 13388
# Current directory: D:/USTC/CA2021_labs/new_lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9900 D:\USTC\CA2021_labs\new_lab4\new_lab4.xpr
# Log file: D:/USTC/CA2021_labs/new_lab4/vivado.log
# Journal file: D:/USTC/CA2021_labs/new_lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/USTC/CA2021_labs/new_lab4/new_lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XIlinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 672.938 ; gain = 67.395
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/USTC/CA2021_labs/new_lab4/new_lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/USTC/CA2021_labs/new_lab4/new_lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/USTC/CA2021_labs/new_lab4/new_lab4.sim/sim_1/behav/xsim'
"xelab -wto 39708ff52ee544599f1db02532009a36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XIlinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 39708ff52ee544599f1db02532009a36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'csrAmem' [D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/RV32ICore.v:478]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'csrAwb' [D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/RV32ICore.v:479]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'cache_write_en_EX' [D:/USTC/CA2021_labs/new_lab4/new_lab4.srcs/sources_1/imports/lab4-2-Srccode/RV32ICore.v:517]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/USTC/CA2021_labs/new_lab4/new_lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 729.898 ; gain = 30.750
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/cache_test_instance/main_mem_instance/mem_inst/ram_cell}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/RV32ICore_tb_inst/RegisterFile1/reg_file}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/RV32ICore_tb_inst/IR_ID1/inst_ID_old}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 738.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  6 08:56:18 2021...
