{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 2100.0000"
  ],
  "cts__clock__skew__hold": 145.073,
  "cts__clock__skew__hold__post_repair": 146.482,
  "cts__clock__skew__hold__pre_repair": 146.482,
  "cts__clock__skew__setup": 145.073,
  "cts__clock__skew__setup__post_repair": 146.482,
  "cts__clock__skew__setup__pre_repair": 146.482,
  "cts__design__core__area": 60607.3,
  "cts__design__core__area__post_repair": 60607.3,
  "cts__design__core__area__pre_repair": 60607.3,
  "cts__design__die__area": 62500,
  "cts__design__die__area__post_repair": 62500,
  "cts__design__die__area__pre_repair": 62500,
  "cts__design__instance__area": 11471.1,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 10583.9,
  "cts__design__instance__area__pre_repair": 10583.9,
  "cts__design__instance__area__stdcell": 11471.1,
  "cts__design__instance__area__stdcell__post_repair": 10583.9,
  "cts__design__instance__area__stdcell__pre_repair": 10583.9,
  "cts__design__instance__count": 18469,
  "cts__design__instance__count__hold_buffer": 535.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 16856,
  "cts__design__instance__count__pre_repair": 16856,
  "cts__design__instance__count__setup_buffer": 1078.0,
  "cts__design__instance__count__stdcell": 18469,
  "cts__design__instance__count__stdcell__post_repair": 16856,
  "cts__design__instance__count__stdcell__pre_repair": 16856,
  "cts__design__instance__displacement__max": 6.48,
  "cts__design__instance__displacement__mean": 0.1125,
  "cts__design__instance__displacement__total": 2259.26,
  "cts__design__instance__utilization": 0.189269,
  "cts__design__instance__utilization__post_repair": 0.17463,
  "cts__design__instance__utilization__pre_repair": 0.17463,
  "cts__design__instance__utilization__stdcell": 0.189269,
  "cts__design__instance__utilization__stdcell__post_repair": 0.17463,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.17463,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 264209,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 273,
  "cts__timing__drv__hold_violation_count__pre_repair": 273,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.183981,
  "cts__timing__drv__max_cap_limit__post_repair": 0.189783,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.189783,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.153056,
  "cts__timing__drv__max_slew_limit__post_repair": 0.159357,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.159357,
  "cts__timing__drv__setup_violation_count": 114,
  "cts__timing__drv__setup_violation_count__post_repair": 387,
  "cts__timing__drv__setup_violation_count__pre_repair": 387,
  "cts__timing__setup__tns": -7554.59,
  "cts__timing__setup__tns__post_repair": -295651,
  "cts__timing__setup__tns__pre_repair": -295651,
  "cts__timing__setup__ws": -169.677,
  "cts__timing__setup__ws__post_repair": -1400.58,
  "cts__timing__setup__ws__pre_repair": -1400.58,
  "detailedplace__cpu__total": 15.18,
  "detailedplace__design__core__area": 60607.3,
  "detailedplace__design__die__area": 62500,
  "detailedplace__design__instance__area": 10571.7,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 10571.7,
  "detailedplace__design__instance__count": 16830,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 16830,
  "detailedplace__design__instance__displacement__max": 3.69,
  "detailedplace__design__instance__displacement__mean": 0.2955,
  "detailedplace__design__instance__displacement__total": 5449.01,
  "detailedplace__design__instance__utilization": 0.17443,
  "detailedplace__design__instance__utilization__stdcell": 0.17443,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 352300.0,
  "detailedplace__route__wirelength__estimated": 264814,
  "detailedplace__runtime__total": "0:15.52",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.189783,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.159427,
  "detailedplace__timing__drv__setup_violation_count": 384,
  "detailedplace__timing__setup__tns": -276334,
  "detailedplace__timing__setup__ws": -1305.21,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 17325,
  "detailedroute__route__drc_errors__iter:10": 3,
  "detailedroute__route__drc_errors__iter:11": 0,
  "detailedroute__route__drc_errors__iter:2": 2674,
  "detailedroute__route__drc_errors__iter:3": 1881,
  "detailedroute__route__drc_errors__iter:4": 283,
  "detailedroute__route__drc_errors__iter:5": 91,
  "detailedroute__route__drc_errors__iter:6": 37,
  "detailedroute__route__drc_errors__iter:7": 13,
  "detailedroute__route__drc_errors__iter:8": 6,
  "detailedroute__route__drc_errors__iter:9": 3,
  "detailedroute__route__net": 18728,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 203121,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 203121,
  "detailedroute__route__wirelength": 339654,
  "detailedroute__route__wirelength__iter:1": 340960,
  "detailedroute__route__wirelength__iter:10": 339656,
  "detailedroute__route__wirelength__iter:11": 339654,
  "detailedroute__route__wirelength__iter:2": 340245,
  "detailedroute__route__wirelength__iter:3": 339618,
  "detailedroute__route__wirelength__iter:4": 339634,
  "detailedroute__route__wirelength__iter:5": 339651,
  "detailedroute__route__wirelength__iter:6": 339653,
  "detailedroute__route__wirelength__iter:7": 339655,
  "detailedroute__route__wirelength__iter:8": 339649,
  "detailedroute__route__wirelength__iter:9": 339655,
  "finish__clock__skew__hold": 113.16,
  "finish__clock__skew__setup": 112.762,
  "finish__cpu__total": 32.61,
  "finish__design__core__area": 60607.3,
  "finish__design__die__area": 62500,
  "finish__design__instance__area": 11471.1,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 11471.1,
  "finish__design__instance__count": 18469,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 18469,
  "finish__design__instance__utilization": 0.189269,
  "finish__design__instance__utilization__stdcell": 0.189269,
  "finish__design__io": 388,
  "finish__mem__peak": 725804.0,
  "finish__runtime__total": "0:39.82",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.923894,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.708727,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 67.8277,
  "finish__timing__wns_percent_delay": 2.709899,
  "floorplan__cpu__total": 1.98,
  "floorplan__design__core__area": 60607.3,
  "floorplan__design__die__area": 62500,
  "floorplan__design__instance__area": 6095.78,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 6095.78,
  "floorplan__design__instance__count": 15735,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 15735,
  "floorplan__design__instance__utilization": 0.100578,
  "floorplan__design__instance__utilization__stdcell": 0.100578,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 223760.0,
  "floorplan__runtime__total": "0:02.12",
  "floorplan__timing__setup__tns": -353327,
  "floorplan__timing__setup__ws": -1704.6,
  "globalplace__cpu__total": 20.02,
  "globalplace__design__core__area": 60607.3,
  "globalplace__design__die__area": 62500,
  "globalplace__design__instance__area": 6095.78,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 6095.78,
  "globalplace__design__instance__count": 15735,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15735,
  "globalplace__design__instance__utilization": 0.100578,
  "globalplace__design__instance__utilization__stdcell": 0.100578,
  "globalplace__design__io": 388,
  "globalplace__mem__peak": 373784.0,
  "globalplace__runtime__total": "0:20.37",
  "globalplace__timing__setup__tns": -2933240.0,
  "globalplace__timing__setup__ws": -13808.5,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 154.076,
  "globalroute__clock__skew__setup": 154.076,
  "globalroute__design__core__area": 60607.3,
  "globalroute__design__die__area": 62500,
  "globalroute__design__instance__area": 11471.1,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 11471.1,
  "globalroute__design__instance__count": 18469,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 18469,
  "globalroute__design__instance__utilization": 0.189269,
  "globalroute__design__instance__utilization__stdcell": 0.189269,
  "globalroute__design__io": 388,
  "globalroute__timing__clock__slack": -314.505,
  "globalroute__timing__drv__hold_violation_count": 2,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.172773,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.14108,
  "globalroute__timing__drv__setup_violation_count": 193,
  "globalroute__timing__setup__tns": -25814.2,
  "globalroute__timing__setup__ws": -314.505,
  "placeopt__cpu__total": 20.02,
  "placeopt__design__core__area": 60607.3,
  "placeopt__design__core__area__pre_opt": 60607.3,
  "placeopt__design__die__area": 62500,
  "placeopt__design__die__area__pre_opt": 62500,
  "placeopt__design__instance__area": 10571.7,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 6095.78,
  "placeopt__design__instance__area__stdcell": 10571.7,
  "placeopt__design__instance__area__stdcell__pre_opt": 6095.78,
  "placeopt__design__instance__count": 16830,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15735,
  "placeopt__design__instance__count__stdcell": 16830,
  "placeopt__design__instance__count__stdcell__pre_opt": 15735,
  "placeopt__design__instance__utilization": 0.17443,
  "placeopt__design__instance__utilization__pre_opt": 0.100578,
  "placeopt__design__instance__utilization__stdcell": 0.17443,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.100578,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 373784.0,
  "placeopt__runtime__total": "0:20.37",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.172432,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.140436,
  "placeopt__timing__drv__setup_violation_count": 383,
  "placeopt__timing__setup__tns": -279242,
  "placeopt__timing__setup__tns__pre_opt": -2933240.0,
  "placeopt__timing__setup__ws": -1313.95,
  "placeopt__timing__setup__ws__pre_opt": -13808.5,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2023-05-04 02:49",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-8031-g0051f510c",
  "run__flow__platform": "intel16",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "cf698eea9b085cd081ae71da8f9aacc37d435813",
  "run__flow__scripts_commit": "4a55eb2a35456f5495027725e33a6e7bab7e65c0",
  "run__flow__uuid": "ea1fe8d8-3a1e-4a26-9e83-3af6eaace346",
  "run__flow__variant": "base",
  "synth__cpu__total": 84.01,
  "synth__design__instance__area__stdcell": 6644.9808,
  "synth__design__instance__count__stdcell": 17657.0,
  "synth__mem__peak": 725192.0,
  "synth__runtime__total": "1:26.59",
  "total_time": "0:03:04.790000"
}