m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/video_ip_sim_qsys/testbench/video_ip_sim_qsys_tb/simulation
valtera_avalon_st_sink_bfm
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 7Y6gi@ZHb3Tj9V[FlU6c@3
!s110 1675796594
!i10b 1
!s100 Y]z]c3Q33JO?UbeMW9MmP1
IkY?e3Y0_S`lDhD?e`TN:b0
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_st_sink_bfm_sv_unit
S1
R0
w1675788280
8../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv
F../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv
L0 36
OV;L;10.5b;63
r1
!s85 0
31
!s108 1675796594.000000
!s107 ../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv|
!s90 -reportprogress|300|-sv|../../video_ip_sim_qsys_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv|-L|altera_common_sv_packages|-work|st_sink_bfm_0|
!i113 1
o-sv -L altera_common_sv_packages -work st_sink_bfm_0
tCvgOpt 0
