{
  "module_name": "r8192U.h",
  "hash_id": "3015abba37572ff5e4f0fd1cda70b7ab4185248fe2c05fb7951d184a1f8cfebb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8192u/r8192U.h",
  "human_readable_source": " \n \n\n#ifndef R8192U_H\n#define R8192U_H\n\n#include <linux/compiler.h>\n#include <linux/module.h>\n#include <linux/kernel.h>\n#include <linux/ioport.h>\n#include <linux/sched.h>\n#include <linux/types.h>\n#include <linux/slab.h>\n#include <linux/netdevice.h>\n#include <linux/usb.h>\n#include <linux/etherdevice.h>\n#include <linux/delay.h>\n#include <linux/rtnetlink.h>\n#include <linux/wireless.h>\n#include <linux/timer.h>\n#include <linux/proc_fs.h>\n#include <linux/if_arp.h>\n#include <linux/random.h>\n#include <linux/io.h>\n#include \"ieee80211/ieee80211.h\"\n\n#define RTL8192U\n#define RTL819XU_MODULE_NAME \"rtl819xU\"\n \n#define MAX_KEY_LEN     61\n#define KEY_BUF_SIZE    5\n\n#define\tRX_SMOOTH_FACTOR\t\t20\n#define DMESG(x, a...)  no_printk(x, ##a)\n#define DMESGW(x, a...) no_printk(x, ##a)\n#define DMESGE(x, a...) no_printk(x, ##a)\nextern u32 rt_global_debug_component;\n#define RT_TRACE(component, x, args...) \\\n\tdo {\t\t\t\t\t\t\t\\\n\t\tif (rt_global_debug_component & (component))\t\\\n\t\t\tpr_debug(\"RTL8192U: \" x \"\\n\", ##args);\t\\\n\t} while (0)\n\n#define COMP_TRACE              BIT(0)   \n#define COMP_DBG                BIT(1)\n#define COMP_INIT               BIT(2)   \n\n#define COMP_RECV               BIT(3)   \n#define COMP_SEND               BIT(4)   \n#define COMP_IO                 BIT(5)\n \n#define COMP_POWER              BIT(6)\n \n#define COMP_EPROM              BIT(7)\n#define COMP_SWBW               BIT(8)   \n#define COMP_POWER_TRACKING     BIT(9)   \n#define COMP_TURBO              BIT(10)  \n#define COMP_QOS                BIT(11)\n#define COMP_RATE               BIT(12)  \n#define COMP_RM                 BIT(13)  \n#define COMP_DIG                BIT(14)\n#define COMP_PHY                BIT(15)\n#define COMP_CH                 BIT(16)  \n#define COMP_TXAGC              BIT(17)  \n#define COMP_HIPWR              BIT(18)  \n#define COMP_HALDM              BIT(19)  \n#define COMP_SEC                BIT(20)  \n#define COMP_LED                BIT(21)\n#define COMP_RF                 BIT(22)\n#define COMP_RXDESC             BIT(23)  \n\n \n\n#define COMP_FIRMWARE           BIT(24)  \n#define COMP_HT                 BIT(25)  \n#define COMP_AMSDU              BIT(26)  \n#define COMP_SCAN               BIT(27)\n#define COMP_DOWN               BIT(29)  \n#define COMP_RESET              BIT(30)  \n#define COMP_ERR                BIT(31)  \n\n#define RTL819x_DEBUG\n#ifdef RTL819x_DEBUG\n#define RTL8192U_ASSERT(expr) \\\n\tdo {\t\t\t\t\t\t\t\t\\\n\t\tif (!(expr)) {\t\t\t\t\t\t\\\n\t\t\tpr_debug(\"Assertion failed! %s, %s, %s, line = %d\\n\", \\\n\t\t\t\t #expr, __FILE__, __func__, __LINE__);\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t} while (0)\n \n#define RT_DEBUG_DATA(level, data, datalen) \\\n\tdo {\t\t\t\t\t\t\t\t\\\n\t\tif ((rt_global_debug_component & (level)) == (level)) {\t\\\n\t\t\tint i;\t\t\t\t\t\t\\\n\t\t\tu8 *pdata = (u8 *)data;\t\t\t\t\\\n\t\t\tpr_debug(\"RTL8192U: %s()\\n\", __func__);\t\t\\\n\t\t\tfor (i = 0; i < (int)(datalen); i++) {\t\t\\\n\t\t\t\tprintk(\"%2x \", pdata[i]);               \\\n\t\t\t\tif ((i+1)%16 == 0)\t\t\t\\\n\t\t\t\t\tprintk(\"\\n\");\t\t\t\\\n\t\t\t}\t\t\t\t\t\t\\\n\t\t\tprintk(\"\\n\");\t\t\t\t\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t} while (0)\n#else\n#define RTL8192U_ASSERT(expr) do {} while (0)\n#define RT_DEBUG_DATA(level, data, datalen) do {} while (0)\n#endif  \n\n \n#define QSLT_BK                                 0x1\n#define QSLT_BE                                 0x0\n#define QSLT_VI                                 0x4\n#define QSLT_VO                                 0x6\n#define QSLT_BEACON                             0x10\n#define QSLT_HIGH                               0x11\n#define QSLT_MGNT                               0x12\n#define QSLT_CMD                                0x13\n\n#define DESC90_RATE1M                           0x00\n#define DESC90_RATE2M                           0x01\n#define DESC90_RATE5_5M                         0x02\n#define DESC90_RATE11M                          0x03\n#define DESC90_RATE6M                           0x04\n#define DESC90_RATE9M                           0x05\n#define DESC90_RATE12M                          0x06\n#define DESC90_RATE18M                          0x07\n#define DESC90_RATE24M                          0x08\n#define DESC90_RATE36M                          0x09\n#define DESC90_RATE48M                          0x0a\n#define DESC90_RATE54M                          0x0b\n#define DESC90_RATEMCS0                         0x00\n#define DESC90_RATEMCS1                         0x01\n#define DESC90_RATEMCS2                         0x02\n#define DESC90_RATEMCS3                         0x03\n#define DESC90_RATEMCS4                         0x04\n#define DESC90_RATEMCS5                         0x05\n#define DESC90_RATEMCS6                         0x06\n#define DESC90_RATEMCS7                         0x07\n#define DESC90_RATEMCS8                         0x08\n#define DESC90_RATEMCS9                         0x09\n#define DESC90_RATEMCS10                        0x0a\n#define DESC90_RATEMCS11                        0x0b\n#define DESC90_RATEMCS12                        0x0c\n#define DESC90_RATEMCS13                        0x0d\n#define DESC90_RATEMCS14                        0x0e\n#define DESC90_RATEMCS15                        0x0f\n#define DESC90_RATEMCS32                        0x20\n\n#define RTL819X_DEFAULT_RF_TYPE RF_1T2R\n\n#define IEEE80211_WATCH_DOG_TIME    2000\n#define\t\tPHY_Beacon_RSSI_SLID_WIN_MAX\t\t10\n \n#define\t\tOFDM_Table_Length\t19\n#define\tCCK_Table_length\t12\n\n \nstruct tx_desc_819x_usb {\n\t \n\tu16\tPktSize;\n\tu8\tOffset;\n\tu8\tReserved0:3;\n\tu8\tCmdInit:1;\n\tu8\tLastSeg:1;\n\tu8\tFirstSeg:1;\n\tu8\tLINIP:1;\n\tu8\tOWN:1;\n\n\t \n\tu8\tTxFWInfoSize;\n\tu8\tRATid:3;\n\tu8\tDISFB:1;\n\tu8\tUSERATE:1;\n\tu8\tMOREFRAG:1;\n\tu8\tNoEnc:1;\n\tu8\tPIFS:1;\n\tu8\tQueueSelect:5;\n\tu8\tNoACM:1;\n\tu8\tReserved1:2;\n\tu8\tSecCAMID:5;\n\tu8\tSecDescAssign:1;\n\tu8\tSecType:2;\n\n\t \n\tu16\tTxBufferSize;\n\tu8\tResvForPaddingLen:7;\n\tu8\tReserved3:1;\n\tu8\tReserved4;\n\n\t \n\tu32\tReserved5;\n\tu32\tReserved6;\n\tu32\tReserved7;\n};\n\nstruct tx_desc_cmd_819x_usb {\n\t \n\tu16\tReserved0;\n\tu8\tReserved1;\n\tu8\tReserved2:3;\n\tu8\tCmdInit:1;\n\tu8\tLastSeg:1;\n\tu8\tFirstSeg:1;\n\tu8\tLINIP:1;\n\tu8\tOWN:1;\n\n\t \n\tu8\tTxFWInfoSize;\n\tu8\tReserved3;\n\tu8\tQueueSelect;\n\tu8\tReserved4;\n\n\t \n\tu16\tTxBufferSize;\n\tu16\tReserved5;\n\n\t \n\tu32\tReserved6;\n\tu32\tReserved7;\n\tu32\tReserved8;\n};\n\nstruct tx_fwinfo_819x_usb {\n\t \n\tu8\tTxRate:7;\n\tu8\tCtsEnable:1;\n\tu8\tRtsRate:7;\n\tu8\tRtsEnable:1;\n\tu8\tTxHT:1;\n\tu8\tShort:1;         \n\tu8\tTxBandwidth:1;\t \n\tu8\tTxSubCarrier:2;  \n\tu8\tSTBC:2;\n\tu8\tAllowAggregation:1;\n\t \n\tu8\tRtsHT:1;\n\tu8\tRtsShort:1;      \n\tu8\tRtsBandwidth:1;\t \n\tu8\tRtsSubcarrier:2; \n\tu8\tRtsSTBC:2;\n\t \n\tu8\tEnableCPUDur:1;\n\n\t \n\tu32\tRxMF:2;\n\tu32\tRxAMD:3;\n\t \n\tu32\tTxPerPktInfoFeedback:1;\n\tu32\tReserved1:2;\n\tu32\tTxAGCOffSet:4;\n\tu32\tTxAGCSign:1;\n\tu32\tTx_INFO_RSVD:6;\n\tu32\tPacketID:13;\n};\n\nstruct rtl8192_rx_info {\n\tstruct urb *urb;\n\tstruct net_device *dev;\n\tu8 out_pipe;\n};\n\nstruct rx_desc_819x_usb {\n\t \n\tu16                 Length:14;\n\tu16                 CRC32:1;\n\tu16                 ICV:1;\n\tu8                  RxDrvInfoSize;\n\tu8                  Shift:2;\n\tu8                  PHYStatus:1;\n\tu8                  SWDec:1;\n\tu8                  Reserved1:4;\n\n\t \n\tu32                 Reserved2;\n};\n\nstruct rx_drvinfo_819x_usb {\n\t \n\tu16                 Reserved1:12;\n\tu16                 PartAggr:1;\n\tu16                 FirstAGGR:1;\n\tu16                 Reserved2:2;\n\n\tu8                  RxRate:7;\n\tu8                  RxHT:1;\n\n\tu8                  BW:1;\n\tu8                  SPLCP:1;\n\tu8                  Reserved3:2;\n\tu8                  PAM:1;\n\tu8                  Mcast:1;\n\tu8                  Bcast:1;\n\tu8                  Reserved4:1;\n\n\t \n\tu32                  TSFL;\n\n};\n\n \n#define MAX_DEV_ADDR_SIZE\t\t8\n \n#define MAX_FIRMWARE_INFORMATION_SIZE   32\n#define MAX_802_11_HEADER_LENGTH        (40 + MAX_FIRMWARE_INFORMATION_SIZE)\n#define ENCRYPTION_MAX_OVERHEAD\t\t128\n#define\tUSB_HWDESC_HEADER_LEN\t\tsizeof(struct tx_desc_819x_usb)\n#define TX_PACKET_SHIFT_BYTES\t\t(USB_HWDESC_HEADER_LEN + sizeof(struct tx_fwinfo_819x_usb))\n#define MAX_FRAGMENT_COUNT\t\t8\n#ifdef USB_TX_DRIVER_AGGREGATION_ENABLE\n#define MAX_TRANSMIT_BUFFER_SIZE\t\t\t32000\n#else\n#define MAX_TRANSMIT_BUFFER_SIZE\t\t\t8000\n#endif\n \n#define scrclng\t\t\t\t\t4\n\nenum rf_op_type {\n\tRF_OP_By_SW_3wire = 0,\n\tRF_OP_By_FW,\n\tRF_OP_MAX\n};\n\n \ntypedef enum _rtl819xUsb_loopback {\n\tRTL819xU_NO_LOOPBACK = 0,\n\tRTL819xU_MAC_LOOPBACK = 1,\n\tRTL819xU_DMA_LOOPBACK = 2,\n\tRTL819xU_CCK_LOOPBACK = 3,\n} rtl819xUsb_loopback_e;\n\n \ntypedef enum _desc_packet_type_e {\n\tDESC_PACKET_TYPE_INIT = 0,\n\tDESC_PACKET_TYPE_NORMAL = 1,\n} desc_packet_type_e;\n\ntypedef enum _firmware_status {\n\tFW_STATUS_0_INIT = 0,\n\tFW_STATUS_1_MOVE_BOOT_CODE = 1,\n\tFW_STATUS_2_MOVE_MAIN_CODE = 2,\n\tFW_STATUS_3_TURNON_CPU = 3,\n\tFW_STATUS_4_MOVE_DATA_CODE = 4,\n\tFW_STATUS_5_READY = 5,\n} firmware_status_e;\n\ntypedef struct _fw_seg_container {\n\tu16\tseg_size;\n\tu8\t*seg_ptr;\n} fw_seg_container, *pfw_seg_container;\ntypedef struct _rt_firmware {\n\tfirmware_status_e firmware_status;\n\tu16               cmdpacket_frag_threshold;\n#define RTL8190_MAX_FIRMWARE_CODE_SIZE  64000\n\tu8                firmware_buf[RTL8190_MAX_FIRMWARE_CODE_SIZE];\n\tu16               firmware_buf_size;\n} rt_firmware, *prt_firmware;\n\n \n#define MAX_RECEIVE_BUFFER_SIZE\t9100\n\ntypedef struct _rt_firmware_info_819xUsb {\n\tu8\t\tsz_info[16];\n} rt_firmware_info_819xUsb, *prt_firmware_info_819xUsb;\n\n \n#define NUM_OF_FIRMWARE_QUEUE\t\t10\n#define NUM_OF_PAGES_IN_FW\t\t0x100\n\n#ifdef USE_ONE_PIPE\n#define NUM_OF_PAGE_IN_FW_QUEUE_BE\t0x000\n#define NUM_OF_PAGE_IN_FW_QUEUE_BK\t0x000\n#define NUM_OF_PAGE_IN_FW_QUEUE_VI\t0x0ff\n#define NUM_OF_PAGE_IN_FW_QUEUE_VO\t0x000\n#define NUM_OF_PAGE_IN_FW_QUEUE_HCCA\t0\n#define NUM_OF_PAGE_IN_FW_QUEUE_CMD\t0x0\n#define NUM_OF_PAGE_IN_FW_QUEUE_MGNT\t0x00\n#define NUM_OF_PAGE_IN_FW_QUEUE_HIGH\t0\n#define NUM_OF_PAGE_IN_FW_QUEUE_BCN\t0x0\n#define NUM_OF_PAGE_IN_FW_QUEUE_PUB\t0x00\n#else\n\n#define NUM_OF_PAGE_IN_FW_QUEUE_BE\t0x020\n#define NUM_OF_PAGE_IN_FW_QUEUE_BK\t0x020\n#define NUM_OF_PAGE_IN_FW_QUEUE_VI\t0x040\n#define NUM_OF_PAGE_IN_FW_QUEUE_VO\t0x040\n#define NUM_OF_PAGE_IN_FW_QUEUE_HCCA\t0\n#define NUM_OF_PAGE_IN_FW_QUEUE_CMD\t0x4\n#define NUM_OF_PAGE_IN_FW_QUEUE_MGNT\t0x20\n#define NUM_OF_PAGE_IN_FW_QUEUE_HIGH\t0\n#define NUM_OF_PAGE_IN_FW_QUEUE_BCN\t0x4\n#define NUM_OF_PAGE_IN_FW_QUEUE_PUB\t0x18\n\n#endif\n\n#define APPLIED_RESERVED_QUEUE_IN_FW\t0x80000000\n#define RSVD_FW_QUEUE_PAGE_BK_SHIFT\t0x00\n#define RSVD_FW_QUEUE_PAGE_BE_SHIFT\t0x08\n#define RSVD_FW_QUEUE_PAGE_VI_SHIFT\t0x10\n#define RSVD_FW_QUEUE_PAGE_VO_SHIFT\t0x18\n#define RSVD_FW_QUEUE_PAGE_MGNT_SHIFT\t0x10\n#define RSVD_FW_QUEUE_PAGE_CMD_SHIFT\t0x08\n#define RSVD_FW_QUEUE_PAGE_BCN_SHIFT\t0x00\n#define RSVD_FW_QUEUE_PAGE_PUB_SHIFT\t0x08\n\n \n\n#define EPROM_93c46 0\n#define EPROM_93c56 1\n\n#define DEFAULT_FRAG_THRESHOLD 2342U\n#define MIN_FRAG_THRESHOLD     256U\n#define DEFAULT_BEACONINTERVAL 0x64U\n#define DEFAULT_BEACON_ESSID \"Rtl819xU\"\n\n#define DEFAULT_SSID \"\"\n#define DEFAULT_RETRY_RTS 7\n#define DEFAULT_RETRY_DATA 7\n#define PRISM_HDR_SIZE 64\n\n#define\t\tPHY_RSSI_SLID_WIN_MAX\t\t\t\t100\n\ntypedef enum _WIRELESS_MODE {\n\tWIRELESS_MODE_UNKNOWN = 0x00,\n\tWIRELESS_MODE_A = 0x01,\n\tWIRELESS_MODE_B = 0x02,\n\tWIRELESS_MODE_G = 0x04,\n\tWIRELESS_MODE_AUTO = 0x08,\n\tWIRELESS_MODE_N_24G = 0x10,\n\tWIRELESS_MODE_N_5G = 0x20\n} WIRELESS_MODE;\n\n#define RTL_IOCTL_WPA_SUPPLICANT\t\t(SIOCIWFIRSTPRIV + 30)\n\ntypedef struct buffer {\n\tstruct buffer *next;\n\tu32 *buf;\n\n} buffer;\n\ntypedef struct rtl_reg_debug {\n\tunsigned int  cmd;\n\tstruct {\n\t\tunsigned char type;\n\t\tunsigned char addr;\n\t\tunsigned char page;\n\t\tunsigned char length;\n\t} head;\n\tunsigned char buf[0xff];\n} rtl_reg_debug;\n\ntypedef struct _rt_9x_tx_rate_history {\n\tu32             cck[4];\n\tu32             ofdm[8];\n\tu32             ht_mcs[4][16];\n} rt_tx_rahis_t, *prt_tx_rahis_t;\ntypedef struct _RT_SMOOTH_DATA_4RF {\n\ts8    elements[4][100];  \n\tu32     index;             \n\tu32     TotalNum;          \n\tu32     TotalVal[4];       \n} RT_SMOOTH_DATA_4RF, *PRT_SMOOTH_DATA_4RF;\n\n \n#define MAX_8192U_RX_SIZE\t\t\t8192\n \ntypedef struct Stats {\n\tunsigned long txrdu;\n\tunsigned long rxok;\n\tunsigned long rxframgment;\n\tunsigned long rxurberr;\n\tunsigned long rxstaterr;\n\t \n\tunsigned long received_rate_histogram[4][32];\n\t \n\tunsigned long received_preamble_GI[2][32];\n\t \n\tunsigned long rx_AMPDUsize_histogram[5];\n\t \n\tunsigned long rx_AMPDUnum_histogram[5];\n\tunsigned long numpacket_matchbssid;\n\tunsigned long numpacket_toself;\n\tunsigned long num_process_phyinfo;\n\tunsigned long numqry_phystatus;\n\tunsigned long numqry_phystatusCCK;\n\tunsigned long numqry_phystatusHT;\n\t \n\tunsigned long received_bwtype[5];\n\tunsigned long txnperr;\n\tunsigned long txnpdrop;\n\tunsigned long txresumed;\n\tunsigned long txnpokint;\n\tunsigned long txoverflow;\n\tunsigned long txlpokint;\n\tunsigned long txlpdrop;\n\tunsigned long txlperr;\n\tunsigned long txbeokint;\n\tunsigned long txbedrop;\n\tunsigned long txbeerr;\n\tunsigned long txbkokint;\n\tunsigned long txbkdrop;\n\tunsigned long txbkerr;\n\tunsigned long txviokint;\n\tunsigned long txvidrop;\n\tunsigned long txvierr;\n\tunsigned long txvookint;\n\tunsigned long txvodrop;\n\tunsigned long txvoerr;\n\tunsigned long txbeaconokint;\n\tunsigned long txbeacondrop;\n\tunsigned long txbeaconerr;\n\tunsigned long txmanageokint;\n\tunsigned long txmanagedrop;\n\tunsigned long txmanageerr;\n\tunsigned long txdatapkt;\n\tunsigned long txfeedback;\n\tunsigned long txfeedbackok;\n\n\tunsigned long txoktotal;\n\tunsigned long txokbytestotal;\n\tunsigned long txokinperiod;\n\tunsigned long txmulticast;\n\tunsigned long txbytesmulticast;\n\tunsigned long txbroadcast;\n\tunsigned long txbytesbroadcast;\n\tunsigned long txunicast;\n\tunsigned long txbytesunicast;\n\n\tunsigned long rxoktotal;\n\tunsigned long rxbytesunicast;\n\tunsigned long txfeedbackfail;\n\tunsigned long txerrtotal;\n\tunsigned long txerrbytestotal;\n\tunsigned long txerrmulticast;\n\tunsigned long txerrbroadcast;\n\tunsigned long txerrunicast;\n\tunsigned long txretrycount;\n\tunsigned long txfeedbackretry;\n\tu8\t      last_packet_rate;\n\tunsigned long slide_signal_strength[100];\n\tunsigned long slide_evm[100];\n\t \n\tunsigned long slide_rssi_total;\n\t \n\tunsigned long slide_evm_total;\n\t \n\tlong signal_strength;\n\tlong signal_quality;\n\tlong last_signal_strength_inpercent;\n\t \n\tlong recv_signal_power;\n\tu8 rx_rssi_percentage[4];\n\tu8 rx_evm_percentage[2];\n\tlong rxSNRdB[4];\n\trt_tx_rahis_t txrate;\n\t \n\tu32 Slide_Beacon_pwdb[100];\n\tu32 Slide_Beacon_Total;\n\tRT_SMOOTH_DATA_4RF              cck_adc_pwdb;\n\n\tu32\tCurrentShowTxate;\n} Stats;\n\n \n#define HAL_PRIME_CHNL_OFFSET_DONT_CARE\t\t0\n#define HAL_PRIME_CHNL_OFFSET_LOWER\t\t\t1\n#define HAL_PRIME_CHNL_OFFSET_UPPER\t\t\t2\n\ntypedef struct\tChnlAccessSetting {\n\tu16 SIFS_Timer;\n\tu16 DIFS_Timer;\n\tu16 SlotTimeTimer;\n\tu16 EIFS_Timer;\n\tu16 CWminIndex;\n\tu16 CWmaxIndex;\n} *PCHANNEL_ACCESS_SETTING, CHANNEL_ACCESS_SETTING;\n\ntypedef struct _BB_REGISTER_DEFINITION {\n\t \n\tu32 rfintfs;\n\t \n\tu32 rfintfi;\n\t \n\tu32 rfintfo;\n\t \n\tu32 rfintfe;\n\t \n\tu32 rf3wireOffset;\n\t \n\tu32 rfLSSI_Select;\n\t \n\tu32 rfTxGainStage;\n\t \n\tu32 rfHSSIPara1;\n\t \n\tu32 rfHSSIPara2;\n\t \n\tu32 rfSwitchControl;\n\t \n\tu32 rfAGCControl1;\n\t \n\tu32 rfAGCControl2;\n\t \n\tu32 rfRxIQImbalance;\n\t \n\tu32 rfRxAFE;\n\t \n\tu32 rfTxIQImbalance;\n\t \n\tu32 rfTxAFE;\n\t \n\tu32 rfLSSIReadBack;\n} BB_REGISTER_DEFINITION_T, *PBB_REGISTER_DEFINITION_T;\n\ntypedef enum _RT_RF_TYPE_819xU {\n\tRF_TYPE_MIN = 0,\n\tRF_8225,\n\tRF_8256,\n\tRF_8258,\n\tRF_PSEUDO_11N = 4,\n} RT_RF_TYPE_819xU, *PRT_RF_TYPE_819xU;\n\n \nenum dynamic_ratr_state {\n\tDM_RATR_STA_HIGH = 0,\n\tDM_RATR_STA_MIDDLE = 1,\n\tDM_RATR_STA_LOW = 2,\n\tDM_RATR_STA_MAX\n};\n\ntypedef struct _rate_adaptive {\n\tu8\t\t\t\trate_adaptive_disabled;\n\tenum dynamic_ratr_state\t\tratr_state;\n\tu16\t\t\t\treserve;\n\n\tu32\t\t\t\thigh_rssi_thresh_for_ra;\n\tu32\t\t\t\thigh2low_rssi_thresh_for_ra;\n\tu8\t\t\t\tlow2high_rssi_thresh_for_ra40M;\n\tu32\t\t\t\tlow_rssi_thresh_for_ra40M;\n\tu8\t\t\t\tlow2high_rssi_thresh_for_ra20M;\n\tu32\t\t\t\tlow_rssi_thresh_for_ra20M;\n\tu32\t\t\t\tupper_rssi_threshold_ratr;\n\tu32\t\t\t\tmiddle_rssi_threshold_ratr;\n\tu32\t\t\t\tlow_rssi_threshold_ratr;\n\tu32\t\t\t\tlow_rssi_threshold_ratr_40M;\n\tu32\t\t\t\tlow_rssi_threshold_ratr_20M;\n\tu8\t\t\t\tping_rssi_enable;\n\tu32\t\t\t\tping_rssi_ratr;\n\tu32\t\t\t\tping_rssi_thresh_for_ra;\n\tu32\t\t\t\tlast_ratr;\n\n} rate_adaptive, *prate_adaptive;\n\n#define TxBBGainTableLength 37\n#define\tCCKTxBBGainTableLength 23\n\ntypedef struct _txbbgain_struct {\n\tlong\ttxbb_iq_amplifygain;\n\tu32\ttxbbgain_value;\n} txbbgain_struct, *ptxbbgain_struct;\n\ntypedef struct _ccktxbbgain_struct {\n\t \n\tu8\tccktxbb_valuearray[8];\n} ccktxbbgain_struct, *pccktxbbgain_struct;\n\ntypedef struct _init_gain {\n\tu8\t\t\t\txaagccore1;\n\tu8\t\t\t\txbagccore1;\n\tu8\t\t\t\txcagccore1;\n\tu8\t\t\t\txdagccore1;\n\tu8\t\t\t\tcca;\n\n} init_gain, *pinit_gain;\n\ntypedef struct _phy_ofdm_rx_status_report_819xusb {\n\tu8\ttrsw_gain_X[4];\n\tu8\tpwdb_all;\n\tu8\tcfosho_X[4];\n\tu8\tcfotail_X[4];\n\tu8\trxevm_X[2];\n\tu8\trxsnr_X[4];\n\tu8\tpdsnr_X[2];\n\tu8\tcsi_current_X[2];\n\tu8\tcsi_target_X[2];\n\tu8\tsigevm;\n\tu8\tmax_ex_pwr;\n\tu8\tsgi_en;\n\tu8  rxsc_sgien_exflg;\n} phy_sts_ofdm_819xusb_t;\n\ntypedef struct _phy_cck_rx_status_report_819xusb {\n\t \n\tu8\tadc_pwdb_X[4];\n\tu8\tsq_rpt;\n\tu8\tcck_agc_rpt;\n} phy_sts_cck_819xusb_t;\n\nstruct phy_ofdm_rx_status_rxsc_sgien_exintfflag {\n\tu8\t\t\treserved:4;\n\tu8\t\t\trxsc:2;\n\tu8\t\t\tsgi_en:1;\n\tu8\t\t\tex_intf_flag:1;\n};\n\ntypedef enum _RT_CUSTOMER_ID {\n\tRT_CID_DEFAULT = 0,\n\tRT_CID_8187_ALPHA0 = 1,\n\tRT_CID_8187_SERCOMM_PS = 2,\n\tRT_CID_8187_HW_LED = 3,\n\tRT_CID_8187_NETGEAR = 4,\n\tRT_CID_WHQL = 5,\n\tRT_CID_819x_CAMEO  = 6,\n\tRT_CID_819x_RUNTOP = 7,\n\tRT_CID_819x_Senao = 8,\n\tRT_CID_TOSHIBA = 9,\n\tRT_CID_819x_Netcore = 10,\n\tRT_CID_Nettronix = 11,\n\tRT_CID_DLINK = 12,\n\tRT_CID_PRONET = 13,\n} RT_CUSTOMER_ID, *PRT_CUSTOMER_ID;\n\n \n\ntypedef\tenum _LED_STRATEGY_8190 {\n\tSW_LED_MODE0,  \n\tSW_LED_MODE1,  \n\tSW_LED_MODE2,  \n\tSW_LED_MODE3,  \n\tSW_LED_MODE4,  \n\t \n\tHW_LED,\n} LED_STRATEGY_8190, *PLED_STRATEGY_8190;\n\ntypedef enum _RESET_TYPE {\n\tRESET_TYPE_NORESET = 0x00,\n\tRESET_TYPE_NORMAL = 0x01,\n\tRESET_TYPE_SILENT = 0x02\n} RESET_TYPE;\n\n \ntypedef enum _tag_TxCmd_Config_Index {\n\tTXCMD_TXRA_HISTORY_CTRL\t\t\t\t= 0xFF900000,\n\tTXCMD_RESET_TX_PKT_BUFF\t\t\t\t= 0xFF900001,\n\tTXCMD_RESET_RX_PKT_BUFF\t\t\t\t= 0xFF900002,\n\tTXCMD_SET_TX_DURATION\t\t\t\t= 0xFF900003,\n\tTXCMD_SET_RX_RSSI\t\t\t\t\t\t= 0xFF900004,\n\tTXCMD_SET_TX_PWR_TRACKING\t\t\t= 0xFF900005,\n\tTXCMD_XXXX_CTRL,\n} DCMD_TXCMD_OP;\n\nenum version_819xu {\n\tVERSION_819XU_A, \n\tVERSION_819XU_B, \n\tVERSION_819XU_C,\n};\n\n\nenum rt_rf_type {\n\tRF_1T2R = 0,\n\tRF_2T4R,\n};\n\ntypedef struct r8192_priv {\n\tstruct usb_device *udev;\n\t \n\tshort epromtype;\n\tu16 eeprom_vid;\n\tu16 eeprom_pid;\n\tu8  eeprom_CustomerID;\n\tu8  eeprom_ChannelPlan;\n\tRT_CUSTOMER_ID CustomerID;\n\tLED_STRATEGY_8190\tLedStrategy;\n\tu8  txqueue_to_outpipemap[9];\n\tint irq;\n\tstruct ieee80211_device *ieee80211;\n\n\t \n\tshort card_8192;\n\t \n\tenum version_819xu card_8192_version;\n\tshort enable_gpio0;\n\tenum card_type {\n\t\tPCI, MINIPCI, CARDBUS, USB\n\t} card_type;\n\tshort hw_plcp_len;\n\tshort plcp_preamble_mode;\n\n\tspinlock_t irq_lock;\n\tspinlock_t tx_lock;\n\tstruct mutex mutex;\n\n\tu16 irq_mask;\n\tshort chan;\n\tshort sens;\n\tshort max_sens;\n\n\tshort up;\n\t \n\tshort crcmon;\n\n\tstruct mutex wx_mutex;\n\n\tenum rt_rf_type   rf_type;\t     \n\tRT_RF_TYPE_819xU rf_chip;\n\n\tshort (*rf_set_sens)(struct net_device *dev, short sens);\n\tu8 (*rf_set_chan)(struct net_device *dev, u8 ch);\n\tvoid (*rf_close)(struct net_device *dev);\n\tvoid (*rf_init)(struct net_device *dev);\n\tshort promisc;\n\t \n\tstruct Stats stats;\n\tstruct iw_statistics wstats;\n\n\t \n\tstruct urb **rx_urb;\n\tstruct urb **rx_cmd_urb;\n#ifdef THOMAS_BEACON\n\tu32 *oldaddr;\n#endif\n#ifdef THOMAS_TASKLET\n\tatomic_t irt_counter;  \n#endif\n#ifdef JACKSON_NEW_RX\n\tstruct sk_buff **pp_rxskb;\n\tint     rx_inx;\n#endif\n\n\tstruct sk_buff_head rx_queue;\n\tstruct sk_buff_head skb_queue;\n\tstruct work_struct qos_activate;\n\tshort  tx_urb_index;\n\tatomic_t tx_pending[0x10];  \n\n\tstruct tasklet_struct irq_rx_tasklet;\n\tstruct urb *rxurb_task;\n\n\t \n\tu16\tShortRetryLimit;\n\tu16\tLongRetryLimit;\n\tu32\tTransmitConfig;\n\tu8\tRegCWinMin;\t \n\n\tu32     LastRxDescTSFHigh;\n\tu32     LastRxDescTSFLow;\n\n\t \n\tu16\tEarlyRxThreshold;\n\tu32\tReceiveConfig;\n\tu8\tAcmControl;\n\n\tu8\tRFProgType;\n\n\tu8 retry_data;\n\tu8 retry_rts;\n\tu16 rts;\n\n\tstruct\tChnlAccessSetting  ChannelAccessSetting;\n\tstruct work_struct reset_wq;\n\n \n\t \n\tu16     basic_rate;\n\tu8      short_preamble;\n\tu8      slot_time;\n\tbool\tbDcut;\n\tbool bCurrentRxAggrEnable;\n\tenum rf_op_type Rf_Mode;\t \n\tprt_firmware\t\tpFirmware;\n\trtl819xUsb_loopback_e\tLoopbackMode;\n\tu16 EEPROMTxPowerDiff;\n\tu8 EEPROMThermalMeter;\n\tu8 EEPROMPwDiff;\n\tu8 EEPROMCrystalCap;\n\tu8 EEPROM_Def_Ver;\n\tu8 EEPROMTxPowerLevelCCK;\t\t \n\tu8 EEPROMTxPowerLevelCCK_V1[3];\n\tu8 EEPROMTxPowerLevelOFDM24G[3];\t \n\tu8 EEPROMTxPowerLevelOFDM5G[24];\t \n\n\t \n\tBB_REGISTER_DEFINITION_T PHYRegDef[4];\t \n\t \n\tu32\tMCSTxPowerLevelOriginalOffset[6];\n\tu32\tCCKTxPowerLevelOriginalOffset;\n\tu8\tTxPowerLevelCCK[14];\t\t \n\tu8\tTxPowerLevelOFDM24G[14];\t \n\tu8\tTxPowerLevelOFDM5G[14];\t\t \n\tu32\tPwr_Track;\n\tu8\tTxPowerDiff;\n\tu8\tAntennaTxPwDiff[2];  \n\tu8\tCrystalCap;\n\tu8\tThermalMeter[2];     \n\n\tu8\tCckPwEnl;\n\t \n\tu8\tbCckHighPower;\n\tlong\tundecorated_smoothed_pwdb;\n\n\t \n\tu8\tSwChnlInProgress;\n\tu8\tSwChnlStage;\n\tu8\tSwChnlStep;\n\tu8\tSetBWModeInProgress;\n\tenum ht_channel_width \tCurrentChannelBW;\n\tu8      ChannelPlan;\n\t \n\t \n\tu8\tnCur40MhzPrimeSC;\n\t \n\tu32\t\t\t\t\tRfReg0Value[4];\n\tu8\t\t\t\t\tNumTotalRFPath;\n\tbool\t\t\t\tbrfpath_rxenable[4];\n\t \n\tbool\t\t\t\tSetRFPowerStateInProgress;\n\tstruct timer_list watch_dog_timer;\n\n\t \n\t \n\tbool\tbdynamic_txpower;\n\tbool\tbDynamicTxHighPower;\n\tbool\tbDynamicTxLowPower;\n\tbool\tbLastDTPFlag_High;\n\tbool\tbLastDTPFlag_Low;\n\n\tbool\tbstore_last_dtpflag;\n\t \n\tbool\tbstart_txctrl_bydtp;\n\trate_adaptive rate_adaptive;\n\t \n\ttxbbgain_struct txbbgain_table[TxBBGainTableLength];\n\tu8\t\ttxpower_count;  \n\tbool\t\tbtxpower_trackingInit;\n\tu8\t\tOFDM_index;\n\tu8\t\tCCK_index;\n\t \n\tccktxbbgain_struct\tcck_txbbgain_table[CCKTxBBGainTableLength];\n\tccktxbbgain_struct\tcck_txbbgain_ch14_table[CCKTxBBGainTableLength];\n\tu8 rfa_txpowertrackingindex;\n\tu8 rfa_txpowertrackingindex_real;\n\tu8 rfa_txpowertracking_default;\n\tu8 rfc_txpowertrackingindex;\n\tu8 rfc_txpowertrackingindex_real;\n\n\ts8 cck_present_attenuation;\n\tu8 cck_present_attenuation_20Mdefault;\n\tu8 cck_present_attenuation_40Mdefault;\n\ts8 cck_present_attenuation_difference;\n\tbool btxpower_tracking;\n\tbool bcck_in_ch14;\n\tbool btxpowerdata_readfromEEPORM;\n\tu16\tTSSI_13dBm;\n\tinit_gain initgain_backup;\n\tu8 DefaultInitialGain[4];\n\t \n\tbool\t\tbis_any_nonbepkts;\n\tbool\t\tbcurrent_turbo_EDCA;\n\tbool\t\tbis_cur_rdlstate;\n\tstruct delayed_work fsync_work;\n\tbool bfsync_processing;\t \n\tu32\trate_record;\n\tu32\trateCountDiffRecord;\n\tu32\tContinueDiffCount;\n\tbool bswitch_fsync;\n\n\tu8\tframesync;\n\tu32\tframesyncC34;\n\tu8\tframesyncMonitor;\n\tu16\tnrxAMPDU_size;\n\tu8\tnrxAMPDU_aggr_num;\n\n\t \n\tbool bHwRadioOff;\n\n\tu32 reset_count;\n\tbool bpbc_pressed;\n\tu32 txpower_checkcnt;\n\tu32 txpower_tracking_callback_cnt;\n\tu8 thermal_read_val[40];\n\tu8 thermal_readback_index;\n\tu32 ccktxpower_adjustcnt_not_ch14;\n\tu32 ccktxpower_adjustcnt_ch14;\n\tu8 tx_fwinfo_force_subcarriermode;\n\tu8 tx_fwinfo_force_subcarrierval;\n\t \n\tRESET_TYPE\tResetProgress;\n\tbool\t\tbForcedSilentReset;\n\tbool\t\tbDisableNormalResetCheck;\n\tu16\t\tTxCounter;\n\tu16\t\tRxCounter;\n\tint\t\tIrpPendingCount;\n\tbool\t\tbResetInProgress;\n\tbool\t\tforce_reset;\n\tu8\t\tInitialGainOperateType;\n\n\tu16\t\tSifsTime;\n\n\t \n\n\tstruct delayed_work update_beacon_wq;\n\tstruct delayed_work watch_dog_wq;\n\tstruct delayed_work txpower_tracking_wq;\n\tstruct delayed_work rfpath_check_wq;\n\tstruct delayed_work gpio_change_rf_wq;\n\tstruct delayed_work initialgain_operate_wq;\n\tstruct workqueue_struct *priv_wq;\n\n\t \n\tstruct dentry *debugfs_dir;\n} r8192_priv;\n\n \ntypedef enum{\n\tBULK_PRIORITY = 0x01,\n\tLOW_PRIORITY,\n\tNORM_PRIORITY,\n\tVO_PRIORITY,\n\tVI_PRIORITY,\n\tBE_PRIORITY,\n\tBK_PRIORITY,\n\tRSVD2,\n\tRSVD3,\n\tBEACON_PRIORITY,\n\tHIGH_PRIORITY,\n\tMANAGE_PRIORITY,\n\tRSVD4,\n\tRSVD5,\n\tUART_PRIORITY\n} priority_t;\n\ntypedef enum {\n\tNIC_8192U = 1,\n\tNIC_8190P = 2,\n\tNIC_8192E = 3,\n} nic_t;\n\nbool init_firmware(struct net_device *dev);\nshort rtl819xU_tx_cmd(struct net_device *dev, struct sk_buff *skb);\nshort rtl8192_tx(struct net_device *dev, struct sk_buff *skb);\n\nint read_nic_byte(struct net_device *dev, int x, u8 *data);\nint read_nic_byte_E(struct net_device *dev, int x, u8 *data);\nint read_nic_dword(struct net_device *dev, int x, u32 *data);\nint read_nic_word(struct net_device *dev, int x, u16 *data);\nint write_nic_byte(struct net_device *dev, int x, u8 y);\nint write_nic_byte_E(struct net_device *dev, int x, u8 y);\nint write_nic_word(struct net_device *dev, int x, u16 y);\nint write_nic_dword(struct net_device *dev, int x, u32 y);\nvoid force_pci_posting(struct net_device *dev);\n\nvoid rtl8192_rtx_disable(struct net_device *dev);\nvoid rtl8192_rx_enable(struct net_device *dev);\n\nvoid rtl8192_update_msr(struct net_device *dev);\nint rtl8192_down(struct net_device *dev);\nint rtl8192_up(struct net_device *dev);\nvoid rtl8192_commit(struct net_device *dev);\nvoid rtl8192_set_chan(struct net_device *dev, short ch);\nvoid rtl8192_set_rxconf(struct net_device *dev);\nvoid rtl819xusb_beacon_tx(struct net_device *dev, u16 tx_rate);\n\nvoid EnableHWSecurityConfig8192(struct net_device *dev);\nvoid setKey(struct net_device *dev, u8 EntryNo, u8 KeyIndex, u16 KeyType,\n\t    const u8 *MacAddr, u8 DefaultKey, u32 *KeyContent);\n\nvoid rtl8192_debugfs_init_one(struct net_device *dev);\nvoid rtl8192_debugfs_exit_one(struct net_device *dev);\nvoid rtl8192_debugfs_rename_one(struct net_device *dev);\nvoid rtl8192_debugfs_init(void);\nvoid rtl8192_debugfs_exit(void);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}