/// Auto-generated register definitions for TWAI0
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::espressif::esp32::twai0 {

// ============================================================================
// TWAI0 - Two-Wire Automotive Interface
// Base Address: 0x3FF6B000
// ============================================================================

/// TWAI0 Register Structure
struct TWAI0_Registers {
    /// Mode Register
    /// Offset: 0x0000
    /// Reset value: 0x00000001
    volatile uint32_t MODE;

    /// Command Register
    /// Offset: 0x0004
    volatile uint32_t CMD;

    /// Status register
    /// Offset: 0x0008
    volatile uint32_t STATUS;

    /// Interrupt Register
    /// Offset: 0x000C
    volatile uint32_t INT_RAW;

    /// Interrupt Enable Register
    /// Offset: 0x0010
    volatile uint32_t INT_ENA;
    uint8_t RESERVED_0014[4];  ///< Reserved

    /// Bus Timing Register 0
    /// Offset: 0x0018
    volatile uint32_t BUS_TIMING_0;

    /// Bus Timing Register 1
    /// Offset: 0x001C
    volatile uint32_t BUS_TIMING_1;
    uint8_t RESERVED_0020[12];  ///< Reserved

    /// Arbitration Lost Capture Register
    /// Offset: 0x002C
    volatile uint32_t ARB_LOST_CAP;

    /// Error Code Capture Register
    /// Offset: 0x0030
    volatile uint32_t ERR_CODE_CAP;

    /// Error Warning Limit Register
    /// Offset: 0x0034
    /// Reset value: 0x00000060
    volatile uint32_t ERR_WARNING_LIMIT;

    /// Receive Error Counter Register
    /// Offset: 0x0038
    volatile uint32_t RX_ERR_CNT;

    /// Transmit Error Counter Register
    /// Offset: 0x003C
    volatile uint32_t TX_ERR_CNT;

    /// Data register 0
    /// Offset: 0x0040
    volatile uint32_t DATA_0;

    /// Data register 1
    /// Offset: 0x0044
    volatile uint32_t DATA_1;

    /// Data register 2
    /// Offset: 0x0048
    volatile uint32_t DATA_2;

    /// Data register 3
    /// Offset: 0x004C
    volatile uint32_t DATA_3;

    /// Data register 4
    /// Offset: 0x0050
    volatile uint32_t DATA_4;

    /// Data register 5
    /// Offset: 0x0054
    volatile uint32_t DATA_5;

    /// Data register 6
    /// Offset: 0x0058
    volatile uint32_t DATA_6;

    /// Data register 7
    /// Offset: 0x005C
    volatile uint32_t DATA_7;

    /// Data register 8
    /// Offset: 0x0060
    volatile uint32_t DATA_8;

    /// Data register 9
    /// Offset: 0x0064
    volatile uint32_t DATA_9;

    /// Data register 10
    /// Offset: 0x0068
    volatile uint32_t DATA_10;

    /// Data register 11
    /// Offset: 0x006C
    volatile uint32_t DATA_11;

    /// Data register 12
    /// Offset: 0x0070
    volatile uint32_t DATA_12;

    /// Receive Message Counter Register
    /// Offset: 0x0074
    volatile uint32_t RX_MESSAGE_CNT;
    uint8_t RESERVED_0078[4];  ///< Reserved

    /// Clock Divider register
    /// Offset: 0x007C
    volatile uint32_t CLOCK_DIVIDER;
};

static_assert(sizeof(TWAI0_Registers) >= 128, "TWAI0_Registers size mismatch");

/// TWAI0 peripheral instance
inline TWAI0_Registers* TWAI0() {
    return reinterpret_cast<TWAI0_Registers*>(0x3FF6B000);
}

}  // namespace alloy::hal::espressif::esp32::twai0
