===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.9761 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2473 ( 19.7%)    0.2473 ( 25.3%)  FIR Parser
    0.7669 ( 61.2%)    0.4897 ( 50.2%)  'firrtl.circuit' Pipeline
    0.1049 (  8.4%)    0.0580 (  5.9%)    'firrtl.module' Pipeline
    0.1049 (  8.4%)    0.0580 (  5.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0121 (  1.0%)    0.0121 (  1.2%)    InferWidths
    0.0965 (  7.7%)    0.0965 (  9.9%)    LowerFIRRTLTypes
    0.5054 ( 40.3%)    0.2750 ( 28.2%)    'firrtl.module' Pipeline
    0.0790 (  6.3%)    0.0440 (  4.5%)      ExpandWhens
    0.4264 ( 34.0%)    0.2310 ( 23.7%)      Canonicalizer
    0.0204 (  1.6%)    0.0204 (  2.1%)    Inliner
    0.0274 (  2.2%)    0.0274 (  2.8%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0762 (  6.1%)    0.0762 (  7.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0930 (  7.4%)    0.0930 (  9.5%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0451 (  3.6%)    0.0451 (  4.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0468 (  3.7%)    0.0468 (  4.8%)    Canonicalizer
    0.0055 (  0.4%)    0.0055 (  0.6%)  HWLegalizeNames
    0.0132 (  1.1%)    0.0132 (  1.4%)  'hw.module' Pipeline
    0.0132 (  1.1%)    0.0132 (  1.4%)    PrettifyVerilog
    0.0504 (  4.0%)    0.0504 (  5.2%)  Output
    0.0008 (  0.1%)    0.0008 (  0.1%)  Rest
    1.2533 (100.0%)    0.9761 (100.0%)  Total

{
  totalTime: 0.986,
  maxMemory: 68710400
}
