digraph DetectionModel {
	input_0 [label="type:input
name:DetectionModel::input_0
assigned device:dpu
out shape:[(1, 640, 640, 3)]" color=blue]
	"DetectionModel/Conv[model]/Conv[0]/Conv2d[conv]/input.3" [label="type:conv2d
name:DetectionModel::DetectionModel/Conv[model]/Conv[0]/Conv2d[conv]/input.3
assigned device:dpu
out shape:[(1, 320, 320, 16)]" color=blue]
	"DetectionModel/Conv[model]/Conv[0]/Conv2d[conv]/input.3_sink_transpose_0" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[0]/Conv2d[conv]/input.3_sink_transpose_0
assigned device:cpu
out shape:[(1, 16, 320, 320)]" color=red]
	"DetectionModel/Conv[model]/Conv[0]/SiLU[act]/input.5" [label="type:aten::silu_
name:DetectionModel::DetectionModel/Conv[model]/Conv[0]/SiLU[act]/input.5
assigned device:cpu
out shape:[(1, 16, 320, 320)]" color=red]
	"DetectionModel/Conv[model]/Conv[0]/SiLU[act]/input.5_swim_transpose_0" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[0]/SiLU[act]/input.5_swim_transpose_0
assigned device:cpu
out shape:[(1, 320, 320, 16)]" color=red]
	"DetectionModel/Conv[model]/Conv[1]/Conv2d[conv]/input.7" [label="type:conv2d
name:DetectionModel::DetectionModel/Conv[model]/Conv[1]/Conv2d[conv]/input.7
assigned device:dpu
out shape:[(1, 160, 160, 32)]" color=blue]
	"DetectionModel/Conv[model]/Conv[1]/Conv2d[conv]/input.7_sink_transpose_1" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[1]/Conv2d[conv]/input.7_sink_transpose_1
assigned device:cpu
out shape:[(1, 32, 160, 160)]" color=red]
	"DetectionModel/Conv[model]/Conv[1]/SiLU[act]/input.9" [label="type:aten::silu_
name:DetectionModel::DetectionModel/Conv[model]/Conv[1]/SiLU[act]/input.9
assigned device:cpu
out shape:[(1, 32, 160, 160)]" color=red]
	"DetectionModel/Conv[model]/Conv[1]/SiLU[act]/input.9_swim_transpose_4" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[1]/SiLU[act]/input.9_swim_transpose_4
assigned device:cpu
out shape:[(1, 160, 160, 32)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Conv[cv1]/Conv2d[conv]/input.11" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv1]/Conv2d[conv]/input.11
assigned device:dpu
out shape:[(1, 160, 160, 16)]" color=blue]
	"DetectionModel/C3[model]/C3[2]/Conv[cv1]/Conv2d[conv]/input.11_sink_transpose_2" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv1]/Conv2d[conv]/input.11_sink_transpose_2
assigned device:cpu
out shape:[(1, 16, 160, 160)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Conv[cv1]/SiLU[act]/input.13" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv1]/SiLU[act]/input.13
assigned device:cpu
out shape:[(1, 16, 160, 160)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Conv[cv1]/SiLU[act]/input.13_swim_transpose_6" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv1]/SiLU[act]/input.13_swim_transpose_6
assigned device:cpu
out shape:[(1, 160, 160, 16)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.15" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.15
assigned device:dpu
out shape:[(1, 160, 160, 16)]" color=blue]
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.15_sink_transpose_3" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.15_sink_transpose_3
assigned device:cpu
out shape:[(1, 16, 160, 160)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.17" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.17
assigned device:cpu
out shape:[(1, 16, 160, 160)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.17_swim_transpose_3" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.17_swim_transpose_3
assigned device:cpu
out shape:[(1, 160, 160, 16)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.19" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.19
assigned device:dpu
out shape:[(1, 160, 160, 16)]" color=blue]
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.19_sink_transpose_4" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.19_sink_transpose_4
assigned device:cpu
out shape:[(1, 16, 160, 160)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6405" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6405
assigned device:cpu
out shape:[(1, 16, 160, 160)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6405_swim_transpose_7" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6405_swim_transpose_7
assigned device:cpu
out shape:[(1, 160, 160, 16)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/6407" [label="type:elemwise_add
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/6407
assigned device:dpu
out shape:[(1, 160, 160, 16)]" color=blue]
	"DetectionModel/C3[model]/C3[2]/Conv[cv2]/Conv2d[conv]/input.21" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv2]/Conv2d[conv]/input.21
assigned device:dpu
out shape:[(1, 160, 160, 16)]" color=blue]
	"DetectionModel/C3[model]/C3[2]/Conv[cv2]/Conv2d[conv]/input.21_sink_transpose_5" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv2]/Conv2d[conv]/input.21_sink_transpose_5
assigned device:cpu
out shape:[(1, 16, 160, 160)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Conv[cv2]/SiLU[act]/6427" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv2]/SiLU[act]/6427
assigned device:cpu
out shape:[(1, 16, 160, 160)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Conv[cv2]/SiLU[act]/6427_swim_transpose_5" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv2]/SiLU[act]/6427_swim_transpose_5
assigned device:cpu
out shape:[(1, 160, 160, 16)]" color=red]
	"DetectionModel/C3[model]/C3[2]/input.23" [label="type:concat
name:DetectionModel::DetectionModel/C3[model]/C3[2]/input.23
assigned device:dpu
out shape:[(1, 160, 160, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[2]/Conv[cv3]/Conv2d[conv]/input.25" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv3]/Conv2d[conv]/input.25
assigned device:dpu
out shape:[(1, 160, 160, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[2]/Conv[cv3]/Conv2d[conv]/input.25_sink_transpose_6" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv3]/Conv2d[conv]/input.25_sink_transpose_6
assigned device:cpu
out shape:[(1, 32, 160, 160)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Conv[cv3]/SiLU[act]/input.27" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv3]/SiLU[act]/input.27
assigned device:cpu
out shape:[(1, 32, 160, 160)]" color=red]
	"DetectionModel/C3[model]/C3[2]/Conv[cv3]/SiLU[act]/input.27_swim_transpose_8" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[2]/Conv[cv3]/SiLU[act]/input.27_swim_transpose_8
assigned device:cpu
out shape:[(1, 160, 160, 32)]" color=red]
	"DetectionModel/Conv[model]/Conv[3]/Conv2d[conv]/input.29" [label="type:conv2d
name:DetectionModel::DetectionModel/Conv[model]/Conv[3]/Conv2d[conv]/input.29
assigned device:dpu
out shape:[(1, 80, 80, 64)]" color=blue]
	"DetectionModel/Conv[model]/Conv[3]/Conv2d[conv]/input.29_sink_transpose_7" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[3]/Conv2d[conv]/input.29_sink_transpose_7
assigned device:cpu
out shape:[(1, 64, 80, 80)]" color=red]
	"DetectionModel/Conv[model]/Conv[3]/SiLU[act]/input.31" [label="type:aten::silu_
name:DetectionModel::DetectionModel/Conv[model]/Conv[3]/SiLU[act]/input.31
assigned device:cpu
out shape:[(1, 64, 80, 80)]" color=red]
	"DetectionModel/Conv[model]/Conv[3]/SiLU[act]/input.31_swim_transpose_15" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[3]/SiLU[act]/input.31_swim_transpose_15
assigned device:cpu
out shape:[(1, 80, 80, 64)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Conv[cv1]/Conv2d[conv]/input.33" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv1]/Conv2d[conv]/input.33
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[4]/Conv[cv1]/Conv2d[conv]/input.33_sink_transpose_8" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv1]/Conv2d[conv]/input.33_sink_transpose_8
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Conv[cv1]/SiLU[act]/input.35" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv1]/SiLU[act]/input.35
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Conv[cv1]/SiLU[act]/input.35_swim_transpose_12" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv1]/SiLU[act]/input.35_swim_transpose_12
assigned device:cpu
out shape:[(1, 80, 80, 32)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.37" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.37
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.37_sink_transpose_9" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.37_sink_transpose_9
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.39" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.39
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.39_swim_transpose_11" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.39_swim_transpose_11
assigned device:cpu
out shape:[(1, 80, 80, 32)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.41" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.41
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.41_sink_transpose_10" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.41_sink_transpose_10
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6530" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6530
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6530_swim_transpose_13" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6530_swim_transpose_13
assigned device:cpu
out shape:[(1, 80, 80, 32)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/input.43" [label="type:elemwise_add
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/input.43
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.45" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.45
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.45_sink_transpose_11" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.45_sink_transpose_11
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.47" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.47
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.47_swim_transpose_14" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.47_swim_transpose_14
assigned device:cpu
out shape:[(1, 80, 80, 32)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.49" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.49
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.49_sink_transpose_12" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.49_sink_transpose_12
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6572" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6572
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6572_swim_transpose_17" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6572_swim_transpose_17
assigned device:cpu
out shape:[(1, 80, 80, 32)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/6574" [label="type:elemwise_add
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/6574
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[4]/Conv[cv2]/Conv2d[conv]/input.51" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv2]/Conv2d[conv]/input.51
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[4]/Conv[cv2]/Conv2d[conv]/input.51_sink_transpose_13" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv2]/Conv2d[conv]/input.51_sink_transpose_13
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Conv[cv2]/SiLU[act]/6594" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv2]/SiLU[act]/6594
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Conv[cv2]/SiLU[act]/6594_swim_transpose_16" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv2]/SiLU[act]/6594_swim_transpose_16
assigned device:cpu
out shape:[(1, 80, 80, 32)]" color=red]
	"DetectionModel/C3[model]/C3[4]/input.53" [label="type:concat
name:DetectionModel::DetectionModel/C3[model]/C3[4]/input.53
assigned device:dpu
out shape:[(1, 80, 80, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[4]/Conv[cv3]/Conv2d[conv]/input.55" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv3]/Conv2d[conv]/input.55
assigned device:dpu
out shape:[(1, 80, 80, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[4]/Conv[cv3]/Conv2d[conv]/input.55_sink_transpose_14" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv3]/Conv2d[conv]/input.55_sink_transpose_14
assigned device:cpu
out shape:[(1, 64, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Conv[cv3]/SiLU[act]/input.57" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv3]/SiLU[act]/input.57
assigned device:cpu
out shape:[(1, 64, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[4]/Conv[cv3]/SiLU[act]/input.57_swim_transpose_50" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[4]/Conv[cv3]/SiLU[act]/input.57_swim_transpose_50
assigned device:cpu
out shape:[(1, 80, 80, 64)]" color=red]
	"DetectionModel/Conv[model]/Conv[5]/Conv2d[conv]/input.59" [label="type:conv2d
name:DetectionModel::DetectionModel/Conv[model]/Conv[5]/Conv2d[conv]/input.59
assigned device:dpu
out shape:[(1, 40, 40, 128)]" color=blue]
	"DetectionModel/Conv[model]/Conv[5]/Conv2d[conv]/input.59_sink_transpose_15" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[5]/Conv2d[conv]/input.59_sink_transpose_15
assigned device:cpu
out shape:[(1, 128, 40, 40)]" color=red]
	"DetectionModel/Conv[model]/Conv[5]/SiLU[act]/input.61" [label="type:aten::silu_
name:DetectionModel::DetectionModel/Conv[model]/Conv[5]/SiLU[act]/input.61
assigned device:cpu
out shape:[(1, 128, 40, 40)]" color=red]
	"DetectionModel/Conv[model]/Conv[5]/SiLU[act]/input.61_swim_transpose_27" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[5]/SiLU[act]/input.61_swim_transpose_27
assigned device:cpu
out shape:[(1, 40, 40, 128)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Conv[cv1]/Conv2d[conv]/input.63" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv1]/Conv2d[conv]/input.63
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Conv[cv1]/Conv2d[conv]/input.63_sink_transpose_16" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv1]/Conv2d[conv]/input.63_sink_transpose_16
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Conv[cv1]/SiLU[act]/input.65" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv1]/SiLU[act]/input.65
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Conv[cv1]/SiLU[act]/input.65_swim_transpose_22" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv1]/SiLU[act]/input.65_swim_transpose_22
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.67" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.67
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.67_sink_transpose_17" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.67_sink_transpose_17
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.69" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.69
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.69_swim_transpose_21" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.69_swim_transpose_21
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.71" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.71
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.71_sink_transpose_18" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.71_sink_transpose_18
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6697" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6697
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6697_swim_transpose_23" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6697_swim_transpose_23
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/input.73" [label="type:elemwise_add
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/input.73
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.75" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.75
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.75_sink_transpose_19" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.75_sink_transpose_19
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.77" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.77
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.77_swim_transpose_24" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.77_swim_transpose_24
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.79" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.79
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.79_sink_transpose_20" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.79_sink_transpose_20
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6739" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6739
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6739_swim_transpose_25" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6739_swim_transpose_25
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/input.81" [label="type:elemwise_add
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/input.81
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/Conv2d[conv]/input.83" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/Conv2d[conv]/input.83
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/Conv2d[conv]/input.83_sink_transpose_21" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/Conv2d[conv]/input.83_sink_transpose_21
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/SiLU[act]/input.85" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/SiLU[act]/input.85
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/SiLU[act]/input.85_swim_transpose_26" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/SiLU[act]/input.85_swim_transpose_26
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/Conv2d[conv]/input.87" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/Conv2d[conv]/input.87
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/Conv2d[conv]/input.87_sink_transpose_22" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/Conv2d[conv]/input.87_sink_transpose_22
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/SiLU[act]/6781" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/SiLU[act]/6781
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/SiLU[act]/6781_swim_transpose_29" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/SiLU[act]/6781_swim_transpose_29
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/6783" [label="type:elemwise_add
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/6783
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Conv[cv2]/Conv2d[conv]/input.89" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv2]/Conv2d[conv]/input.89
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Conv[cv2]/Conv2d[conv]/input.89_sink_transpose_23" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv2]/Conv2d[conv]/input.89_sink_transpose_23
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Conv[cv2]/SiLU[act]/6803" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv2]/SiLU[act]/6803
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Conv[cv2]/SiLU[act]/6803_swim_transpose_28" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv2]/SiLU[act]/6803_swim_transpose_28
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[6]/input.91" [label="type:concat
name:DetectionModel::DetectionModel/C3[model]/C3[6]/input.91
assigned device:dpu
out shape:[(1, 40, 40, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Conv[cv3]/Conv2d[conv]/input.93" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv3]/Conv2d[conv]/input.93
assigned device:dpu
out shape:[(1, 40, 40, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[6]/Conv[cv3]/Conv2d[conv]/input.93_sink_transpose_24" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv3]/Conv2d[conv]/input.93_sink_transpose_24
assigned device:cpu
out shape:[(1, 128, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Conv[cv3]/SiLU[act]/input.95" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv3]/SiLU[act]/input.95
assigned device:cpu
out shape:[(1, 128, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[6]/Conv[cv3]/SiLU[act]/input.95_swim_transpose_43" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[6]/Conv[cv3]/SiLU[act]/input.95_swim_transpose_43
assigned device:cpu
out shape:[(1, 40, 40, 128)]" color=red]
	"DetectionModel/Conv[model]/Conv[7]/Conv2d[conv]/input.97" [label="type:conv2d
name:DetectionModel::DetectionModel/Conv[model]/Conv[7]/Conv2d[conv]/input.97
assigned device:dpu
out shape:[(1, 20, 20, 256)]" color=blue]
	"DetectionModel/Conv[model]/Conv[7]/Conv2d[conv]/input.97_sink_transpose_25" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[7]/Conv2d[conv]/input.97_sink_transpose_25
assigned device:cpu
out shape:[(1, 256, 20, 20)]" color=red]
	"DetectionModel/Conv[model]/Conv[7]/SiLU[act]/input.99" [label="type:aten::silu_
name:DetectionModel::DetectionModel/Conv[model]/Conv[7]/SiLU[act]/input.99
assigned device:cpu
out shape:[(1, 256, 20, 20)]" color=red]
	"DetectionModel/Conv[model]/Conv[7]/SiLU[act]/input.99_swim_transpose_34" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[7]/SiLU[act]/input.99_swim_transpose_34
assigned device:cpu
out shape:[(1, 20, 20, 256)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Conv[cv1]/Conv2d[conv]/input.101" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv1]/Conv2d[conv]/input.101
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[8]/Conv[cv1]/Conv2d[conv]/input.101_sink_transpose_26" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv1]/Conv2d[conv]/input.101_sink_transpose_26
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Conv[cv1]/SiLU[act]/input.103" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv1]/SiLU[act]/input.103
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Conv[cv1]/SiLU[act]/input.103_swim_transpose_36" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv1]/SiLU[act]/input.103_swim_transpose_36
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.105" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.105
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.105_sink_transpose_27" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.105_sink_transpose_27
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.107" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.107
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.107_swim_transpose_33" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.107_swim_transpose_33
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.109" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.109
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.109_sink_transpose_28" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.109_sink_transpose_28
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6906" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6906
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6906_swim_transpose_37" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6906_swim_transpose_37
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/6908" [label="type:elemwise_add
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/6908
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[8]/Conv[cv2]/Conv2d[conv]/input.111" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv2]/Conv2d[conv]/input.111
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[8]/Conv[cv2]/Conv2d[conv]/input.111_sink_transpose_29" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv2]/Conv2d[conv]/input.111_sink_transpose_29
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Conv[cv2]/SiLU[act]/6928" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv2]/SiLU[act]/6928
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Conv[cv2]/SiLU[act]/6928_swim_transpose_35" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv2]/SiLU[act]/6928_swim_transpose_35
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/C3[model]/C3[8]/input.113" [label="type:concat
name:DetectionModel::DetectionModel/C3[model]/C3[8]/input.113
assigned device:dpu
out shape:[(1, 20, 20, 256)]" color=blue]
	"DetectionModel/C3[model]/C3[8]/Conv[cv3]/Conv2d[conv]/input.115" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv3]/Conv2d[conv]/input.115
assigned device:dpu
out shape:[(1, 20, 20, 256)]" color=blue]
	"DetectionModel/C3[model]/C3[8]/Conv[cv3]/Conv2d[conv]/input.115_sink_transpose_30" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv3]/Conv2d[conv]/input.115_sink_transpose_30
assigned device:cpu
out shape:[(1, 256, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Conv[cv3]/SiLU[act]/input.117" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv3]/SiLU[act]/input.117
assigned device:cpu
out shape:[(1, 256, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[8]/Conv[cv3]/SiLU[act]/input.117_swim_transpose_38" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[8]/Conv[cv3]/SiLU[act]/input.117_swim_transpose_38
assigned device:cpu
out shape:[(1, 20, 20, 256)]" color=red]
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/Conv2d[conv]/input.119" [label="type:conv2d
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/Conv2d[conv]/input.119
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/Conv2d[conv]/input.119_sink_transpose_31" [label="type:permute
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/Conv2d[conv]/input.119_sink_transpose_31
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/SiLU[act]/6971" [label="type:aten::silu_
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/SiLU[act]/6971
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/SiLU[act]/6971_swim_transpose_40" [label="type:permute
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/SiLU[act]/6971_swim_transpose_40
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/6985" [label="type:maxpool
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/6985
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/6999" [label="type:maxpool
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/6999
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/7013" [label="type:maxpool
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/7013
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/SPPF[model]/SPPF[9]/input.121" [label="type:concat
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/input.121
assigned device:dpu
out shape:[(1, 20, 20, 512)]" color=blue]
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/Conv2d[conv]/input.123" [label="type:conv2d
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/Conv2d[conv]/input.123
assigned device:dpu
out shape:[(1, 20, 20, 256)]" color=blue]
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/Conv2d[conv]/input.123_sink_transpose_32" [label="type:permute
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/Conv2d[conv]/input.123_sink_transpose_32
assigned device:cpu
out shape:[(1, 256, 20, 20)]" color=red]
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/SiLU[act]/input.125" [label="type:aten::silu_
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/SiLU[act]/input.125
assigned device:cpu
out shape:[(1, 256, 20, 20)]" color=red]
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/SiLU[act]/input.125_swim_transpose_41" [label="type:permute
name:DetectionModel::DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/SiLU[act]/input.125_swim_transpose_41
assigned device:cpu
out shape:[(1, 20, 20, 256)]" color=red]
	"DetectionModel/Conv[model]/Conv[10]/Conv2d[conv]/input.127" [label="type:conv2d
name:DetectionModel::DetectionModel/Conv[model]/Conv[10]/Conv2d[conv]/input.127
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/Conv[model]/Conv[10]/Conv2d[conv]/input.127_sink_transpose_33" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[10]/Conv2d[conv]/input.127_sink_transpose_33
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/Conv[model]/Conv[10]/SiLU[act]/input.129" [label="type:aten::silu_
name:DetectionModel::DetectionModel/Conv[model]/Conv[10]/SiLU[act]/input.129
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/Conv[model]/Conv[10]/SiLU[act]/input.129_swim_transpose_64" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[10]/SiLU[act]/input.129_swim_transpose_64
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/Upsample[model]/Upsample[11]/7061" [label="type:resize
name:DetectionModel::DetectionModel/Upsample[model]/Upsample[11]/7061
assigned device:dpu
out shape:[(1, 40, 40, 128)]" color=blue]
	"DetectionModel/Concat[model]/Concat[12]/input.131" [label="type:concat
name:DetectionModel::DetectionModel/Concat[model]/Concat[12]/input.131
assigned device:dpu
out shape:[(1, 40, 40, 256)]" color=blue]
	"DetectionModel/C3[model]/C3[13]/Conv[cv1]/Conv2d[conv]/input.133" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv1]/Conv2d[conv]/input.133
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[13]/Conv[cv1]/Conv2d[conv]/input.133_sink_transpose_34" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv1]/Conv2d[conv]/input.133_sink_transpose_34
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Conv[cv1]/SiLU[act]/input.135" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv1]/SiLU[act]/input.135
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Conv[cv1]/SiLU[act]/input.135_swim_transpose_44" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv1]/SiLU[act]/input.135_swim_transpose_44
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.137" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.137
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.137_sink_transpose_35" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.137_sink_transpose_35
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.139" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.139
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.139_swim_transpose_45" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.139_swim_transpose_45
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.141" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.141
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.141_sink_transpose_36" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.141_sink_transpose_36
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7124" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7124
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7124_swim_transpose_46" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7124_swim_transpose_46
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Conv[cv2]/Conv2d[conv]/input.143" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv2]/Conv2d[conv]/input.143
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[13]/Conv[cv2]/Conv2d[conv]/input.143_sink_transpose_37" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv2]/Conv2d[conv]/input.143_sink_transpose_37
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Conv[cv2]/SiLU[act]/7144" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv2]/SiLU[act]/7144
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Conv[cv2]/SiLU[act]/7144_swim_transpose_47" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv2]/SiLU[act]/7144_swim_transpose_47
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[13]/input.145" [label="type:concat
name:DetectionModel::DetectionModel/C3[model]/C3[13]/input.145
assigned device:dpu
out shape:[(1, 40, 40, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[13]/Conv[cv3]/Conv2d[conv]/input.147" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv3]/Conv2d[conv]/input.147
assigned device:dpu
out shape:[(1, 40, 40, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[13]/Conv[cv3]/Conv2d[conv]/input.147_sink_transpose_38" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv3]/Conv2d[conv]/input.147_sink_transpose_38
assigned device:cpu
out shape:[(1, 128, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Conv[cv3]/SiLU[act]/input.149" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv3]/SiLU[act]/input.149
assigned device:cpu
out shape:[(1, 128, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[13]/Conv[cv3]/SiLU[act]/input.149_swim_transpose_48" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[13]/Conv[cv3]/SiLU[act]/input.149_swim_transpose_48
assigned device:cpu
out shape:[(1, 40, 40, 128)]" color=red]
	"DetectionModel/Conv[model]/Conv[14]/Conv2d[conv]/input.151" [label="type:conv2d
name:DetectionModel::DetectionModel/Conv[model]/Conv[14]/Conv2d[conv]/input.151
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/Conv[model]/Conv[14]/Conv2d[conv]/input.151_sink_transpose_39" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[14]/Conv2d[conv]/input.151_sink_transpose_39
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/Conv[model]/Conv[14]/SiLU[act]/input.153" [label="type:aten::silu_
name:DetectionModel::DetectionModel/Conv[model]/Conv[14]/SiLU[act]/input.153
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/Conv[model]/Conv[14]/SiLU[act]/input.153_swim_transpose_57" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[14]/SiLU[act]/input.153_swim_transpose_57
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/Upsample[model]/Upsample[15]/7192" [label="type:resize
name:DetectionModel::DetectionModel/Upsample[model]/Upsample[15]/7192
assigned device:dpu
out shape:[(1, 80, 80, 64)]" color=blue]
	"DetectionModel/Concat[model]/Concat[16]/input.155" [label="type:concat
name:DetectionModel::DetectionModel/Concat[model]/Concat[16]/input.155
assigned device:dpu
out shape:[(1, 80, 80, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[17]/Conv[cv1]/Conv2d[conv]/input.157" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv1]/Conv2d[conv]/input.157
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[17]/Conv[cv1]/Conv2d[conv]/input.157_sink_transpose_40" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv1]/Conv2d[conv]/input.157_sink_transpose_40
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Conv[cv1]/SiLU[act]/input.159" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv1]/SiLU[act]/input.159
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Conv[cv1]/SiLU[act]/input.159_swim_transpose_51" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv1]/SiLU[act]/input.159_swim_transpose_51
assigned device:cpu
out shape:[(1, 80, 80, 32)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.161" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.161
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.161_sink_transpose_41" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.161_sink_transpose_41
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.163" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.163
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.163_swim_transpose_52" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.163_swim_transpose_52
assigned device:cpu
out shape:[(1, 80, 80, 32)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.165" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.165
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.165_sink_transpose_42" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.165_sink_transpose_42
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7255" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7255
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7255_swim_transpose_53" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7255_swim_transpose_53
assigned device:cpu
out shape:[(1, 80, 80, 32)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Conv[cv2]/Conv2d[conv]/input.167" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv2]/Conv2d[conv]/input.167
assigned device:dpu
out shape:[(1, 80, 80, 32)]" color=blue]
	"DetectionModel/C3[model]/C3[17]/Conv[cv2]/Conv2d[conv]/input.167_sink_transpose_43" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv2]/Conv2d[conv]/input.167_sink_transpose_43
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Conv[cv2]/SiLU[act]/7275" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv2]/SiLU[act]/7275
assigned device:cpu
out shape:[(1, 32, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Conv[cv2]/SiLU[act]/7275_swim_transpose_54" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv2]/SiLU[act]/7275_swim_transpose_54
assigned device:cpu
out shape:[(1, 80, 80, 32)]" color=red]
	"DetectionModel/C3[model]/C3[17]/input.169" [label="type:concat
name:DetectionModel::DetectionModel/C3[model]/C3[17]/input.169
assigned device:dpu
out shape:[(1, 80, 80, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[17]/Conv[cv3]/Conv2d[conv]/input.171" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv3]/Conv2d[conv]/input.171
assigned device:dpu
out shape:[(1, 80, 80, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[17]/Conv[cv3]/Conv2d[conv]/input.171_sink_transpose_44" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv3]/Conv2d[conv]/input.171_sink_transpose_44
assigned device:cpu
out shape:[(1, 64, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Conv[cv3]/SiLU[act]/input.173" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv3]/SiLU[act]/input.173
assigned device:cpu
out shape:[(1, 64, 80, 80)]" color=red]
	"DetectionModel/C3[model]/C3[17]/Conv[cv3]/SiLU[act]/input.173_swim_transpose_69" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[17]/Conv[cv3]/SiLU[act]/input.173_swim_transpose_69
assigned device:cpu
out shape:[(1, 80, 80, 64)]" color=red]
	"DetectionModel/Conv[model]/Conv[18]/Conv2d[conv]/input.175" [label="type:conv2d
name:DetectionModel::DetectionModel/Conv[model]/Conv[18]/Conv2d[conv]/input.175
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/Conv[model]/Conv[18]/Conv2d[conv]/input.175_sink_transpose_45" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[18]/Conv2d[conv]/input.175_sink_transpose_45
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/Conv[model]/Conv[18]/SiLU[act]/7318" [label="type:aten::silu_
name:DetectionModel::DetectionModel/Conv[model]/Conv[18]/SiLU[act]/7318
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/Conv[model]/Conv[18]/SiLU[act]/7318_swim_transpose_56" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[18]/SiLU[act]/7318_swim_transpose_56
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/Concat[model]/Concat[19]/input.177" [label="type:concat
name:DetectionModel::DetectionModel/Concat[model]/Concat[19]/input.177
assigned device:dpu
out shape:[(1, 40, 40, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[20]/Conv[cv1]/Conv2d[conv]/input.179" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv1]/Conv2d[conv]/input.179
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[20]/Conv[cv1]/Conv2d[conv]/input.179_sink_transpose_46" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv1]/Conv2d[conv]/input.179_sink_transpose_46
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Conv[cv1]/SiLU[act]/input.181" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv1]/SiLU[act]/input.181
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Conv[cv1]/SiLU[act]/input.181_swim_transpose_58" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv1]/SiLU[act]/input.181_swim_transpose_58
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.183" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.183
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.183_sink_transpose_47" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.183_sink_transpose_47
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.185" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.185
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.185_swim_transpose_59" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.185_swim_transpose_59
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.187" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.187
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.187_sink_transpose_48" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.187_sink_transpose_48
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7381" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7381
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7381_swim_transpose_60" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7381_swim_transpose_60
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Conv[cv2]/Conv2d[conv]/input.189" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv2]/Conv2d[conv]/input.189
assigned device:dpu
out shape:[(1, 40, 40, 64)]" color=blue]
	"DetectionModel/C3[model]/C3[20]/Conv[cv2]/Conv2d[conv]/input.189_sink_transpose_49" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv2]/Conv2d[conv]/input.189_sink_transpose_49
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Conv[cv2]/SiLU[act]/7401" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv2]/SiLU[act]/7401
assigned device:cpu
out shape:[(1, 64, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Conv[cv2]/SiLU[act]/7401_swim_transpose_61" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv2]/SiLU[act]/7401_swim_transpose_61
assigned device:cpu
out shape:[(1, 40, 40, 64)]" color=red]
	"DetectionModel/C3[model]/C3[20]/input.191" [label="type:concat
name:DetectionModel::DetectionModel/C3[model]/C3[20]/input.191
assigned device:dpu
out shape:[(1, 40, 40, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[20]/Conv[cv3]/Conv2d[conv]/input.193" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv3]/Conv2d[conv]/input.193
assigned device:dpu
out shape:[(1, 40, 40, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[20]/Conv[cv3]/Conv2d[conv]/input.193_sink_transpose_50" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv3]/Conv2d[conv]/input.193_sink_transpose_50
assigned device:cpu
out shape:[(1, 128, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Conv[cv3]/SiLU[act]/input.195" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv3]/SiLU[act]/input.195
assigned device:cpu
out shape:[(1, 128, 40, 40)]" color=red]
	"DetectionModel/C3[model]/C3[20]/Conv[cv3]/SiLU[act]/input.195_swim_transpose_70" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[20]/Conv[cv3]/SiLU[act]/input.195_swim_transpose_70
assigned device:cpu
out shape:[(1, 40, 40, 128)]" color=red]
	"DetectionModel/Conv[model]/Conv[21]/Conv2d[conv]/input.197" [label="type:conv2d
name:DetectionModel::DetectionModel/Conv[model]/Conv[21]/Conv2d[conv]/input.197
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/Conv[model]/Conv[21]/Conv2d[conv]/input.197_sink_transpose_51" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[21]/Conv2d[conv]/input.197_sink_transpose_51
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/Conv[model]/Conv[21]/SiLU[act]/7444" [label="type:aten::silu_
name:DetectionModel::DetectionModel/Conv[model]/Conv[21]/SiLU[act]/7444
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/Conv[model]/Conv[21]/SiLU[act]/7444_swim_transpose_63" [label="type:permute
name:DetectionModel::DetectionModel/Conv[model]/Conv[21]/SiLU[act]/7444_swim_transpose_63
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/Concat[model]/Concat[22]/input.199" [label="type:concat
name:DetectionModel::DetectionModel/Concat[model]/Concat[22]/input.199
assigned device:dpu
out shape:[(1, 20, 20, 256)]" color=blue]
	"DetectionModel/C3[model]/C3[23]/Conv[cv1]/Conv2d[conv]/input.201" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv1]/Conv2d[conv]/input.201
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[23]/Conv[cv1]/Conv2d[conv]/input.201_sink_transpose_52" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv1]/Conv2d[conv]/input.201_sink_transpose_52
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Conv[cv1]/SiLU[act]/input.203" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv1]/SiLU[act]/input.203
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Conv[cv1]/SiLU[act]/input.203_swim_transpose_65" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv1]/SiLU[act]/input.203_swim_transpose_65
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.205" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.205
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.205_sink_transpose_53" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.205_sink_transpose_53
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.207" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.207
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.207_swim_transpose_66" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.207_swim_transpose_66
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.209" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.209
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.209_sink_transpose_54" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.209_sink_transpose_54
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7507" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7507
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7507_swim_transpose_67" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7507_swim_transpose_67
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Conv[cv2]/Conv2d[conv]/input.211" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv2]/Conv2d[conv]/input.211
assigned device:dpu
out shape:[(1, 20, 20, 128)]" color=blue]
	"DetectionModel/C3[model]/C3[23]/Conv[cv2]/Conv2d[conv]/input.211_sink_transpose_55" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv2]/Conv2d[conv]/input.211_sink_transpose_55
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Conv[cv2]/SiLU[act]/7527" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv2]/SiLU[act]/7527
assigned device:cpu
out shape:[(1, 128, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Conv[cv2]/SiLU[act]/7527_swim_transpose_68" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv2]/SiLU[act]/7527_swim_transpose_68
assigned device:cpu
out shape:[(1, 20, 20, 128)]" color=red]
	"DetectionModel/C3[model]/C3[23]/input.213" [label="type:concat
name:DetectionModel::DetectionModel/C3[model]/C3[23]/input.213
assigned device:dpu
out shape:[(1, 20, 20, 256)]" color=blue]
	"DetectionModel/C3[model]/C3[23]/Conv[cv3]/Conv2d[conv]/input.215" [label="type:conv2d
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv3]/Conv2d[conv]/input.215
assigned device:dpu
out shape:[(1, 20, 20, 256)]" color=blue]
	"DetectionModel/C3[model]/C3[23]/Conv[cv3]/Conv2d[conv]/input.215_sink_transpose_56" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv3]/Conv2d[conv]/input.215_sink_transpose_56
assigned device:cpu
out shape:[(1, 256, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Conv[cv3]/SiLU[act]/input" [label="type:aten::silu_
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv3]/SiLU[act]/input
assigned device:cpu
out shape:[(1, 256, 20, 20)]" color=red]
	"DetectionModel/C3[model]/C3[23]/Conv[cv3]/SiLU[act]/input_swim_transpose_71" [label="type:permute
name:DetectionModel::DetectionModel/C3[model]/C3[23]/Conv[cv3]/SiLU[act]/input_swim_transpose_71
assigned device:cpu
out shape:[(1, 20, 20, 256)]" color=red]
	"DetectionModel/Detect[model]/Detect[24]/Conv2d[m]/ModuleList[0]/7569" [label="type:conv2d
name:DetectionModel::DetectionModel/Detect[model]/Detect[24]/Conv2d[m]/ModuleList[0]/7569
assigned device:dpu
out shape:[(1, 80, 80, 255)]" color=blue]
	"DetectionModel/Detect[model]/Detect[24]/Conv2d[m]/ModuleList[1]/7588" [label="type:conv2d
name:DetectionModel::DetectionModel/Detect[model]/Detect[24]/Conv2d[m]/ModuleList[1]/7588
assigned device:dpu
out shape:[(1, 40, 40, 255)]" color=blue]
	"DetectionModel/Detect[model]/Detect[24]/Conv2d[m]/ModuleList[2]/7607" [label="type:conv2d
name:DetectionModel::DetectionModel/Detect[model]/Detect[24]/Conv2d[m]/ModuleList[2]/7607
assigned device:dpu
out shape:[(1, 20, 20, 255)]" color=blue]
	input_0 -> "DetectionModel/Conv[model]/Conv[0]/Conv2d[conv]/input.3"
	"DetectionModel/Conv[model]/Conv[0]/Conv2d[conv]/input.3" -> "DetectionModel/Conv[model]/Conv[0]/Conv2d[conv]/input.3_sink_transpose_0"
	"DetectionModel/Conv[model]/Conv[0]/Conv2d[conv]/input.3_sink_transpose_0" -> "DetectionModel/Conv[model]/Conv[0]/SiLU[act]/input.5"
	"DetectionModel/Conv[model]/Conv[0]/SiLU[act]/input.5" -> "DetectionModel/Conv[model]/Conv[0]/SiLU[act]/input.5_swim_transpose_0"
	"DetectionModel/Conv[model]/Conv[0]/SiLU[act]/input.5_swim_transpose_0" -> "DetectionModel/Conv[model]/Conv[1]/Conv2d[conv]/input.7"
	"DetectionModel/Conv[model]/Conv[1]/Conv2d[conv]/input.7" -> "DetectionModel/Conv[model]/Conv[1]/Conv2d[conv]/input.7_sink_transpose_1"
	"DetectionModel/Conv[model]/Conv[1]/Conv2d[conv]/input.7_sink_transpose_1" -> "DetectionModel/Conv[model]/Conv[1]/SiLU[act]/input.9"
	"DetectionModel/Conv[model]/Conv[1]/SiLU[act]/input.9" -> "DetectionModel/Conv[model]/Conv[1]/SiLU[act]/input.9_swim_transpose_4"
	"DetectionModel/Conv[model]/Conv[1]/SiLU[act]/input.9_swim_transpose_4" -> "DetectionModel/C3[model]/C3[2]/Conv[cv2]/Conv2d[conv]/input.21"
	"DetectionModel/Conv[model]/Conv[1]/SiLU[act]/input.9_swim_transpose_4" -> "DetectionModel/C3[model]/C3[2]/Conv[cv1]/Conv2d[conv]/input.11"
	"DetectionModel/C3[model]/C3[2]/Conv[cv1]/Conv2d[conv]/input.11" -> "DetectionModel/C3[model]/C3[2]/Conv[cv1]/Conv2d[conv]/input.11_sink_transpose_2"
	"DetectionModel/C3[model]/C3[2]/Conv[cv1]/Conv2d[conv]/input.11_sink_transpose_2" -> "DetectionModel/C3[model]/C3[2]/Conv[cv1]/SiLU[act]/input.13"
	"DetectionModel/C3[model]/C3[2]/Conv[cv1]/SiLU[act]/input.13" -> "DetectionModel/C3[model]/C3[2]/Conv[cv1]/SiLU[act]/input.13_swim_transpose_6"
	"DetectionModel/C3[model]/C3[2]/Conv[cv1]/SiLU[act]/input.13_swim_transpose_6" -> "DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/6407"
	"DetectionModel/C3[model]/C3[2]/Conv[cv1]/SiLU[act]/input.13_swim_transpose_6" -> "DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.15"
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.15" -> "DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.15_sink_transpose_3"
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.15_sink_transpose_3" -> "DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.17"
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.17" -> "DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.17_swim_transpose_3"
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.17_swim_transpose_3" -> "DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.19"
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.19" -> "DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.19_sink_transpose_4"
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.19_sink_transpose_4" -> "DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6405"
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6405" -> "DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6405_swim_transpose_7"
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6405_swim_transpose_7" -> "DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/6407"
	"DetectionModel/C3[model]/C3[2]/Sequential[m]/Bottleneck[0]/6407" -> "DetectionModel/C3[model]/C3[2]/input.23"
	"DetectionModel/C3[model]/C3[2]/Conv[cv2]/Conv2d[conv]/input.21" -> "DetectionModel/C3[model]/C3[2]/Conv[cv2]/Conv2d[conv]/input.21_sink_transpose_5"
	"DetectionModel/C3[model]/C3[2]/Conv[cv2]/Conv2d[conv]/input.21_sink_transpose_5" -> "DetectionModel/C3[model]/C3[2]/Conv[cv2]/SiLU[act]/6427"
	"DetectionModel/C3[model]/C3[2]/Conv[cv2]/SiLU[act]/6427" -> "DetectionModel/C3[model]/C3[2]/Conv[cv2]/SiLU[act]/6427_swim_transpose_5"
	"DetectionModel/C3[model]/C3[2]/Conv[cv2]/SiLU[act]/6427_swim_transpose_5" -> "DetectionModel/C3[model]/C3[2]/input.23"
	"DetectionModel/C3[model]/C3[2]/input.23" -> "DetectionModel/C3[model]/C3[2]/Conv[cv3]/Conv2d[conv]/input.25"
	"DetectionModel/C3[model]/C3[2]/Conv[cv3]/Conv2d[conv]/input.25" -> "DetectionModel/C3[model]/C3[2]/Conv[cv3]/Conv2d[conv]/input.25_sink_transpose_6"
	"DetectionModel/C3[model]/C3[2]/Conv[cv3]/Conv2d[conv]/input.25_sink_transpose_6" -> "DetectionModel/C3[model]/C3[2]/Conv[cv3]/SiLU[act]/input.27"
	"DetectionModel/C3[model]/C3[2]/Conv[cv3]/SiLU[act]/input.27" -> "DetectionModel/C3[model]/C3[2]/Conv[cv3]/SiLU[act]/input.27_swim_transpose_8"
	"DetectionModel/C3[model]/C3[2]/Conv[cv3]/SiLU[act]/input.27_swim_transpose_8" -> "DetectionModel/Conv[model]/Conv[3]/Conv2d[conv]/input.29"
	"DetectionModel/Conv[model]/Conv[3]/Conv2d[conv]/input.29" -> "DetectionModel/Conv[model]/Conv[3]/Conv2d[conv]/input.29_sink_transpose_7"
	"DetectionModel/Conv[model]/Conv[3]/Conv2d[conv]/input.29_sink_transpose_7" -> "DetectionModel/Conv[model]/Conv[3]/SiLU[act]/input.31"
	"DetectionModel/Conv[model]/Conv[3]/SiLU[act]/input.31" -> "DetectionModel/Conv[model]/Conv[3]/SiLU[act]/input.31_swim_transpose_15"
	"DetectionModel/Conv[model]/Conv[3]/SiLU[act]/input.31_swim_transpose_15" -> "DetectionModel/C3[model]/C3[4]/Conv[cv2]/Conv2d[conv]/input.51"
	"DetectionModel/Conv[model]/Conv[3]/SiLU[act]/input.31_swim_transpose_15" -> "DetectionModel/C3[model]/C3[4]/Conv[cv1]/Conv2d[conv]/input.33"
	"DetectionModel/C3[model]/C3[4]/Conv[cv1]/Conv2d[conv]/input.33" -> "DetectionModel/C3[model]/C3[4]/Conv[cv1]/Conv2d[conv]/input.33_sink_transpose_8"
	"DetectionModel/C3[model]/C3[4]/Conv[cv1]/Conv2d[conv]/input.33_sink_transpose_8" -> "DetectionModel/C3[model]/C3[4]/Conv[cv1]/SiLU[act]/input.35"
	"DetectionModel/C3[model]/C3[4]/Conv[cv1]/SiLU[act]/input.35" -> "DetectionModel/C3[model]/C3[4]/Conv[cv1]/SiLU[act]/input.35_swim_transpose_12"
	"DetectionModel/C3[model]/C3[4]/Conv[cv1]/SiLU[act]/input.35_swim_transpose_12" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/input.43"
	"DetectionModel/C3[model]/C3[4]/Conv[cv1]/SiLU[act]/input.35_swim_transpose_12" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.37"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.37" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.37_sink_transpose_9"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.37_sink_transpose_9" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.39"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.39" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.39_swim_transpose_11"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.39_swim_transpose_11" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.41"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.41" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.41_sink_transpose_10"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.41_sink_transpose_10" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6530"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6530" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6530_swim_transpose_13"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6530_swim_transpose_13" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/input.43"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/input.43" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.45"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[0]/input.43" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/6574"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.45" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.45_sink_transpose_11"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.45_sink_transpose_11" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.47"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.47" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.47_swim_transpose_14"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.47_swim_transpose_14" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.49"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.49" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.49_sink_transpose_12"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.49_sink_transpose_12" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6572"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6572" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6572_swim_transpose_17"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6572_swim_transpose_17" -> "DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/6574"
	"DetectionModel/C3[model]/C3[4]/Sequential[m]/Bottleneck[1]/6574" -> "DetectionModel/C3[model]/C3[4]/input.53"
	"DetectionModel/C3[model]/C3[4]/Conv[cv2]/Conv2d[conv]/input.51" -> "DetectionModel/C3[model]/C3[4]/Conv[cv2]/Conv2d[conv]/input.51_sink_transpose_13"
	"DetectionModel/C3[model]/C3[4]/Conv[cv2]/Conv2d[conv]/input.51_sink_transpose_13" -> "DetectionModel/C3[model]/C3[4]/Conv[cv2]/SiLU[act]/6594"
	"DetectionModel/C3[model]/C3[4]/Conv[cv2]/SiLU[act]/6594" -> "DetectionModel/C3[model]/C3[4]/Conv[cv2]/SiLU[act]/6594_swim_transpose_16"
	"DetectionModel/C3[model]/C3[4]/Conv[cv2]/SiLU[act]/6594_swim_transpose_16" -> "DetectionModel/C3[model]/C3[4]/input.53"
	"DetectionModel/C3[model]/C3[4]/input.53" -> "DetectionModel/C3[model]/C3[4]/Conv[cv3]/Conv2d[conv]/input.55"
	"DetectionModel/C3[model]/C3[4]/Conv[cv3]/Conv2d[conv]/input.55" -> "DetectionModel/C3[model]/C3[4]/Conv[cv3]/Conv2d[conv]/input.55_sink_transpose_14"
	"DetectionModel/C3[model]/C3[4]/Conv[cv3]/Conv2d[conv]/input.55_sink_transpose_14" -> "DetectionModel/C3[model]/C3[4]/Conv[cv3]/SiLU[act]/input.57"
	"DetectionModel/C3[model]/C3[4]/Conv[cv3]/SiLU[act]/input.57" -> "DetectionModel/C3[model]/C3[4]/Conv[cv3]/SiLU[act]/input.57_swim_transpose_50"
	"DetectionModel/C3[model]/C3[4]/Conv[cv3]/SiLU[act]/input.57_swim_transpose_50" -> "DetectionModel/Concat[model]/Concat[16]/input.155"
	"DetectionModel/C3[model]/C3[4]/Conv[cv3]/SiLU[act]/input.57_swim_transpose_50" -> "DetectionModel/Conv[model]/Conv[5]/Conv2d[conv]/input.59"
	"DetectionModel/Conv[model]/Conv[5]/Conv2d[conv]/input.59" -> "DetectionModel/Conv[model]/Conv[5]/Conv2d[conv]/input.59_sink_transpose_15"
	"DetectionModel/Conv[model]/Conv[5]/Conv2d[conv]/input.59_sink_transpose_15" -> "DetectionModel/Conv[model]/Conv[5]/SiLU[act]/input.61"
	"DetectionModel/Conv[model]/Conv[5]/SiLU[act]/input.61" -> "DetectionModel/Conv[model]/Conv[5]/SiLU[act]/input.61_swim_transpose_27"
	"DetectionModel/Conv[model]/Conv[5]/SiLU[act]/input.61_swim_transpose_27" -> "DetectionModel/C3[model]/C3[6]/Conv[cv2]/Conv2d[conv]/input.89"
	"DetectionModel/Conv[model]/Conv[5]/SiLU[act]/input.61_swim_transpose_27" -> "DetectionModel/C3[model]/C3[6]/Conv[cv1]/Conv2d[conv]/input.63"
	"DetectionModel/C3[model]/C3[6]/Conv[cv1]/Conv2d[conv]/input.63" -> "DetectionModel/C3[model]/C3[6]/Conv[cv1]/Conv2d[conv]/input.63_sink_transpose_16"
	"DetectionModel/C3[model]/C3[6]/Conv[cv1]/Conv2d[conv]/input.63_sink_transpose_16" -> "DetectionModel/C3[model]/C3[6]/Conv[cv1]/SiLU[act]/input.65"
	"DetectionModel/C3[model]/C3[6]/Conv[cv1]/SiLU[act]/input.65" -> "DetectionModel/C3[model]/C3[6]/Conv[cv1]/SiLU[act]/input.65_swim_transpose_22"
	"DetectionModel/C3[model]/C3[6]/Conv[cv1]/SiLU[act]/input.65_swim_transpose_22" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/input.73"
	"DetectionModel/C3[model]/C3[6]/Conv[cv1]/SiLU[act]/input.65_swim_transpose_22" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.67"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.67" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.67_sink_transpose_17"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.67_sink_transpose_17" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.69"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.69" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.69_swim_transpose_21"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.69_swim_transpose_21" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.71"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.71" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.71_sink_transpose_18"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.71_sink_transpose_18" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6697"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6697" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6697_swim_transpose_23"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6697_swim_transpose_23" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/input.73"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/input.73" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.75"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[0]/input.73" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/input.81"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.75" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.75_sink_transpose_19"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/Conv2d[conv]/input.75_sink_transpose_19" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.77"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.77" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.77_swim_transpose_24"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv1]/SiLU[act]/input.77_swim_transpose_24" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.79"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.79" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.79_sink_transpose_20"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/Conv2d[conv]/input.79_sink_transpose_20" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6739"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6739" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6739_swim_transpose_25"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/Conv[cv2]/SiLU[act]/6739_swim_transpose_25" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/input.81"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/input.81" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/Conv2d[conv]/input.83"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[1]/input.81" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/6783"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/Conv2d[conv]/input.83" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/Conv2d[conv]/input.83_sink_transpose_21"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/Conv2d[conv]/input.83_sink_transpose_21" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/SiLU[act]/input.85"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/SiLU[act]/input.85" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/SiLU[act]/input.85_swim_transpose_26"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv1]/SiLU[act]/input.85_swim_transpose_26" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/Conv2d[conv]/input.87"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/Conv2d[conv]/input.87" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/Conv2d[conv]/input.87_sink_transpose_22"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/Conv2d[conv]/input.87_sink_transpose_22" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/SiLU[act]/6781"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/SiLU[act]/6781" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/SiLU[act]/6781_swim_transpose_29"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/Conv[cv2]/SiLU[act]/6781_swim_transpose_29" -> "DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/6783"
	"DetectionModel/C3[model]/C3[6]/Sequential[m]/Bottleneck[2]/6783" -> "DetectionModel/C3[model]/C3[6]/input.91"
	"DetectionModel/C3[model]/C3[6]/Conv[cv2]/Conv2d[conv]/input.89" -> "DetectionModel/C3[model]/C3[6]/Conv[cv2]/Conv2d[conv]/input.89_sink_transpose_23"
	"DetectionModel/C3[model]/C3[6]/Conv[cv2]/Conv2d[conv]/input.89_sink_transpose_23" -> "DetectionModel/C3[model]/C3[6]/Conv[cv2]/SiLU[act]/6803"
	"DetectionModel/C3[model]/C3[6]/Conv[cv2]/SiLU[act]/6803" -> "DetectionModel/C3[model]/C3[6]/Conv[cv2]/SiLU[act]/6803_swim_transpose_28"
	"DetectionModel/C3[model]/C3[6]/Conv[cv2]/SiLU[act]/6803_swim_transpose_28" -> "DetectionModel/C3[model]/C3[6]/input.91"
	"DetectionModel/C3[model]/C3[6]/input.91" -> "DetectionModel/C3[model]/C3[6]/Conv[cv3]/Conv2d[conv]/input.93"
	"DetectionModel/C3[model]/C3[6]/Conv[cv3]/Conv2d[conv]/input.93" -> "DetectionModel/C3[model]/C3[6]/Conv[cv3]/Conv2d[conv]/input.93_sink_transpose_24"
	"DetectionModel/C3[model]/C3[6]/Conv[cv3]/Conv2d[conv]/input.93_sink_transpose_24" -> "DetectionModel/C3[model]/C3[6]/Conv[cv3]/SiLU[act]/input.95"
	"DetectionModel/C3[model]/C3[6]/Conv[cv3]/SiLU[act]/input.95" -> "DetectionModel/C3[model]/C3[6]/Conv[cv3]/SiLU[act]/input.95_swim_transpose_43"
	"DetectionModel/C3[model]/C3[6]/Conv[cv3]/SiLU[act]/input.95_swim_transpose_43" -> "DetectionModel/Concat[model]/Concat[12]/input.131"
	"DetectionModel/C3[model]/C3[6]/Conv[cv3]/SiLU[act]/input.95_swim_transpose_43" -> "DetectionModel/Conv[model]/Conv[7]/Conv2d[conv]/input.97"
	"DetectionModel/Conv[model]/Conv[7]/Conv2d[conv]/input.97" -> "DetectionModel/Conv[model]/Conv[7]/Conv2d[conv]/input.97_sink_transpose_25"
	"DetectionModel/Conv[model]/Conv[7]/Conv2d[conv]/input.97_sink_transpose_25" -> "DetectionModel/Conv[model]/Conv[7]/SiLU[act]/input.99"
	"DetectionModel/Conv[model]/Conv[7]/SiLU[act]/input.99" -> "DetectionModel/Conv[model]/Conv[7]/SiLU[act]/input.99_swim_transpose_34"
	"DetectionModel/Conv[model]/Conv[7]/SiLU[act]/input.99_swim_transpose_34" -> "DetectionModel/C3[model]/C3[8]/Conv[cv2]/Conv2d[conv]/input.111"
	"DetectionModel/Conv[model]/Conv[7]/SiLU[act]/input.99_swim_transpose_34" -> "DetectionModel/C3[model]/C3[8]/Conv[cv1]/Conv2d[conv]/input.101"
	"DetectionModel/C3[model]/C3[8]/Conv[cv1]/Conv2d[conv]/input.101" -> "DetectionModel/C3[model]/C3[8]/Conv[cv1]/Conv2d[conv]/input.101_sink_transpose_26"
	"DetectionModel/C3[model]/C3[8]/Conv[cv1]/Conv2d[conv]/input.101_sink_transpose_26" -> "DetectionModel/C3[model]/C3[8]/Conv[cv1]/SiLU[act]/input.103"
	"DetectionModel/C3[model]/C3[8]/Conv[cv1]/SiLU[act]/input.103" -> "DetectionModel/C3[model]/C3[8]/Conv[cv1]/SiLU[act]/input.103_swim_transpose_36"
	"DetectionModel/C3[model]/C3[8]/Conv[cv1]/SiLU[act]/input.103_swim_transpose_36" -> "DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/6908"
	"DetectionModel/C3[model]/C3[8]/Conv[cv1]/SiLU[act]/input.103_swim_transpose_36" -> "DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.105"
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.105" -> "DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.105_sink_transpose_27"
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.105_sink_transpose_27" -> "DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.107"
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.107" -> "DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.107_swim_transpose_33"
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.107_swim_transpose_33" -> "DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.109"
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.109" -> "DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.109_sink_transpose_28"
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.109_sink_transpose_28" -> "DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6906"
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6906" -> "DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6906_swim_transpose_37"
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/6906_swim_transpose_37" -> "DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/6908"
	"DetectionModel/C3[model]/C3[8]/Sequential[m]/Bottleneck[0]/6908" -> "DetectionModel/C3[model]/C3[8]/input.113"
	"DetectionModel/C3[model]/C3[8]/Conv[cv2]/Conv2d[conv]/input.111" -> "DetectionModel/C3[model]/C3[8]/Conv[cv2]/Conv2d[conv]/input.111_sink_transpose_29"
	"DetectionModel/C3[model]/C3[8]/Conv[cv2]/Conv2d[conv]/input.111_sink_transpose_29" -> "DetectionModel/C3[model]/C3[8]/Conv[cv2]/SiLU[act]/6928"
	"DetectionModel/C3[model]/C3[8]/Conv[cv2]/SiLU[act]/6928" -> "DetectionModel/C3[model]/C3[8]/Conv[cv2]/SiLU[act]/6928_swim_transpose_35"
	"DetectionModel/C3[model]/C3[8]/Conv[cv2]/SiLU[act]/6928_swim_transpose_35" -> "DetectionModel/C3[model]/C3[8]/input.113"
	"DetectionModel/C3[model]/C3[8]/input.113" -> "DetectionModel/C3[model]/C3[8]/Conv[cv3]/Conv2d[conv]/input.115"
	"DetectionModel/C3[model]/C3[8]/Conv[cv3]/Conv2d[conv]/input.115" -> "DetectionModel/C3[model]/C3[8]/Conv[cv3]/Conv2d[conv]/input.115_sink_transpose_30"
	"DetectionModel/C3[model]/C3[8]/Conv[cv3]/Conv2d[conv]/input.115_sink_transpose_30" -> "DetectionModel/C3[model]/C3[8]/Conv[cv3]/SiLU[act]/input.117"
	"DetectionModel/C3[model]/C3[8]/Conv[cv3]/SiLU[act]/input.117" -> "DetectionModel/C3[model]/C3[8]/Conv[cv3]/SiLU[act]/input.117_swim_transpose_38"
	"DetectionModel/C3[model]/C3[8]/Conv[cv3]/SiLU[act]/input.117_swim_transpose_38" -> "DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/Conv2d[conv]/input.119"
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/Conv2d[conv]/input.119" -> "DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/Conv2d[conv]/input.119_sink_transpose_31"
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/Conv2d[conv]/input.119_sink_transpose_31" -> "DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/SiLU[act]/6971"
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/SiLU[act]/6971" -> "DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/SiLU[act]/6971_swim_transpose_40"
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/SiLU[act]/6971_swim_transpose_40" -> "DetectionModel/SPPF[model]/SPPF[9]/input.121"
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv1]/SiLU[act]/6971_swim_transpose_40" -> "DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/6985"
	"DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/6985" -> "DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/6999"
	"DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/6985" -> "DetectionModel/SPPF[model]/SPPF[9]/input.121"
	"DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/6999" -> "DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/7013"
	"DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/6999" -> "DetectionModel/SPPF[model]/SPPF[9]/input.121"
	"DetectionModel/SPPF[model]/SPPF[9]/MaxPool2d[m]/7013" -> "DetectionModel/SPPF[model]/SPPF[9]/input.121"
	"DetectionModel/SPPF[model]/SPPF[9]/input.121" -> "DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/Conv2d[conv]/input.123"
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/Conv2d[conv]/input.123" -> "DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/Conv2d[conv]/input.123_sink_transpose_32"
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/Conv2d[conv]/input.123_sink_transpose_32" -> "DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/SiLU[act]/input.125"
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/SiLU[act]/input.125" -> "DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/SiLU[act]/input.125_swim_transpose_41"
	"DetectionModel/SPPF[model]/SPPF[9]/Conv[cv2]/SiLU[act]/input.125_swim_transpose_41" -> "DetectionModel/Conv[model]/Conv[10]/Conv2d[conv]/input.127"
	"DetectionModel/Conv[model]/Conv[10]/Conv2d[conv]/input.127" -> "DetectionModel/Conv[model]/Conv[10]/Conv2d[conv]/input.127_sink_transpose_33"
	"DetectionModel/Conv[model]/Conv[10]/Conv2d[conv]/input.127_sink_transpose_33" -> "DetectionModel/Conv[model]/Conv[10]/SiLU[act]/input.129"
	"DetectionModel/Conv[model]/Conv[10]/SiLU[act]/input.129" -> "DetectionModel/Conv[model]/Conv[10]/SiLU[act]/input.129_swim_transpose_64"
	"DetectionModel/Conv[model]/Conv[10]/SiLU[act]/input.129_swim_transpose_64" -> "DetectionModel/Concat[model]/Concat[22]/input.199"
	"DetectionModel/Conv[model]/Conv[10]/SiLU[act]/input.129_swim_transpose_64" -> "DetectionModel/Upsample[model]/Upsample[11]/7061"
	"DetectionModel/Upsample[model]/Upsample[11]/7061" -> "DetectionModel/Concat[model]/Concat[12]/input.131"
	"DetectionModel/Concat[model]/Concat[12]/input.131" -> "DetectionModel/C3[model]/C3[13]/Conv[cv1]/Conv2d[conv]/input.133"
	"DetectionModel/Concat[model]/Concat[12]/input.131" -> "DetectionModel/C3[model]/C3[13]/Conv[cv2]/Conv2d[conv]/input.143"
	"DetectionModel/C3[model]/C3[13]/Conv[cv1]/Conv2d[conv]/input.133" -> "DetectionModel/C3[model]/C3[13]/Conv[cv1]/Conv2d[conv]/input.133_sink_transpose_34"
	"DetectionModel/C3[model]/C3[13]/Conv[cv1]/Conv2d[conv]/input.133_sink_transpose_34" -> "DetectionModel/C3[model]/C3[13]/Conv[cv1]/SiLU[act]/input.135"
	"DetectionModel/C3[model]/C3[13]/Conv[cv1]/SiLU[act]/input.135" -> "DetectionModel/C3[model]/C3[13]/Conv[cv1]/SiLU[act]/input.135_swim_transpose_44"
	"DetectionModel/C3[model]/C3[13]/Conv[cv1]/SiLU[act]/input.135_swim_transpose_44" -> "DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.137"
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.137" -> "DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.137_sink_transpose_35"
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.137_sink_transpose_35" -> "DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.139"
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.139" -> "DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.139_swim_transpose_45"
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.139_swim_transpose_45" -> "DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.141"
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.141" -> "DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.141_sink_transpose_36"
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.141_sink_transpose_36" -> "DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7124"
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7124" -> "DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7124_swim_transpose_46"
	"DetectionModel/C3[model]/C3[13]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7124_swim_transpose_46" -> "DetectionModel/C3[model]/C3[13]/input.145"
	"DetectionModel/C3[model]/C3[13]/Conv[cv2]/Conv2d[conv]/input.143" -> "DetectionModel/C3[model]/C3[13]/Conv[cv2]/Conv2d[conv]/input.143_sink_transpose_37"
	"DetectionModel/C3[model]/C3[13]/Conv[cv2]/Conv2d[conv]/input.143_sink_transpose_37" -> "DetectionModel/C3[model]/C3[13]/Conv[cv2]/SiLU[act]/7144"
	"DetectionModel/C3[model]/C3[13]/Conv[cv2]/SiLU[act]/7144" -> "DetectionModel/C3[model]/C3[13]/Conv[cv2]/SiLU[act]/7144_swim_transpose_47"
	"DetectionModel/C3[model]/C3[13]/Conv[cv2]/SiLU[act]/7144_swim_transpose_47" -> "DetectionModel/C3[model]/C3[13]/input.145"
	"DetectionModel/C3[model]/C3[13]/input.145" -> "DetectionModel/C3[model]/C3[13]/Conv[cv3]/Conv2d[conv]/input.147"
	"DetectionModel/C3[model]/C3[13]/Conv[cv3]/Conv2d[conv]/input.147" -> "DetectionModel/C3[model]/C3[13]/Conv[cv3]/Conv2d[conv]/input.147_sink_transpose_38"
	"DetectionModel/C3[model]/C3[13]/Conv[cv3]/Conv2d[conv]/input.147_sink_transpose_38" -> "DetectionModel/C3[model]/C3[13]/Conv[cv3]/SiLU[act]/input.149"
	"DetectionModel/C3[model]/C3[13]/Conv[cv3]/SiLU[act]/input.149" -> "DetectionModel/C3[model]/C3[13]/Conv[cv3]/SiLU[act]/input.149_swim_transpose_48"
	"DetectionModel/C3[model]/C3[13]/Conv[cv3]/SiLU[act]/input.149_swim_transpose_48" -> "DetectionModel/Conv[model]/Conv[14]/Conv2d[conv]/input.151"
	"DetectionModel/Conv[model]/Conv[14]/Conv2d[conv]/input.151" -> "DetectionModel/Conv[model]/Conv[14]/Conv2d[conv]/input.151_sink_transpose_39"
	"DetectionModel/Conv[model]/Conv[14]/Conv2d[conv]/input.151_sink_transpose_39" -> "DetectionModel/Conv[model]/Conv[14]/SiLU[act]/input.153"
	"DetectionModel/Conv[model]/Conv[14]/SiLU[act]/input.153" -> "DetectionModel/Conv[model]/Conv[14]/SiLU[act]/input.153_swim_transpose_57"
	"DetectionModel/Conv[model]/Conv[14]/SiLU[act]/input.153_swim_transpose_57" -> "DetectionModel/Concat[model]/Concat[19]/input.177"
	"DetectionModel/Conv[model]/Conv[14]/SiLU[act]/input.153_swim_transpose_57" -> "DetectionModel/Upsample[model]/Upsample[15]/7192"
	"DetectionModel/Upsample[model]/Upsample[15]/7192" -> "DetectionModel/Concat[model]/Concat[16]/input.155"
	"DetectionModel/Concat[model]/Concat[16]/input.155" -> "DetectionModel/C3[model]/C3[17]/Conv[cv1]/Conv2d[conv]/input.157"
	"DetectionModel/Concat[model]/Concat[16]/input.155" -> "DetectionModel/C3[model]/C3[17]/Conv[cv2]/Conv2d[conv]/input.167"
	"DetectionModel/C3[model]/C3[17]/Conv[cv1]/Conv2d[conv]/input.157" -> "DetectionModel/C3[model]/C3[17]/Conv[cv1]/Conv2d[conv]/input.157_sink_transpose_40"
	"DetectionModel/C3[model]/C3[17]/Conv[cv1]/Conv2d[conv]/input.157_sink_transpose_40" -> "DetectionModel/C3[model]/C3[17]/Conv[cv1]/SiLU[act]/input.159"
	"DetectionModel/C3[model]/C3[17]/Conv[cv1]/SiLU[act]/input.159" -> "DetectionModel/C3[model]/C3[17]/Conv[cv1]/SiLU[act]/input.159_swim_transpose_51"
	"DetectionModel/C3[model]/C3[17]/Conv[cv1]/SiLU[act]/input.159_swim_transpose_51" -> "DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.161"
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.161" -> "DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.161_sink_transpose_41"
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.161_sink_transpose_41" -> "DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.163"
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.163" -> "DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.163_swim_transpose_52"
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.163_swim_transpose_52" -> "DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.165"
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.165" -> "DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.165_sink_transpose_42"
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.165_sink_transpose_42" -> "DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7255"
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7255" -> "DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7255_swim_transpose_53"
	"DetectionModel/C3[model]/C3[17]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7255_swim_transpose_53" -> "DetectionModel/C3[model]/C3[17]/input.169"
	"DetectionModel/C3[model]/C3[17]/Conv[cv2]/Conv2d[conv]/input.167" -> "DetectionModel/C3[model]/C3[17]/Conv[cv2]/Conv2d[conv]/input.167_sink_transpose_43"
	"DetectionModel/C3[model]/C3[17]/Conv[cv2]/Conv2d[conv]/input.167_sink_transpose_43" -> "DetectionModel/C3[model]/C3[17]/Conv[cv2]/SiLU[act]/7275"
	"DetectionModel/C3[model]/C3[17]/Conv[cv2]/SiLU[act]/7275" -> "DetectionModel/C3[model]/C3[17]/Conv[cv2]/SiLU[act]/7275_swim_transpose_54"
	"DetectionModel/C3[model]/C3[17]/Conv[cv2]/SiLU[act]/7275_swim_transpose_54" -> "DetectionModel/C3[model]/C3[17]/input.169"
	"DetectionModel/C3[model]/C3[17]/input.169" -> "DetectionModel/C3[model]/C3[17]/Conv[cv3]/Conv2d[conv]/input.171"
	"DetectionModel/C3[model]/C3[17]/Conv[cv3]/Conv2d[conv]/input.171" -> "DetectionModel/C3[model]/C3[17]/Conv[cv3]/Conv2d[conv]/input.171_sink_transpose_44"
	"DetectionModel/C3[model]/C3[17]/Conv[cv3]/Conv2d[conv]/input.171_sink_transpose_44" -> "DetectionModel/C3[model]/C3[17]/Conv[cv3]/SiLU[act]/input.173"
	"DetectionModel/C3[model]/C3[17]/Conv[cv3]/SiLU[act]/input.173" -> "DetectionModel/C3[model]/C3[17]/Conv[cv3]/SiLU[act]/input.173_swim_transpose_69"
	"DetectionModel/C3[model]/C3[17]/Conv[cv3]/SiLU[act]/input.173_swim_transpose_69" -> "DetectionModel/Detect[model]/Detect[24]/Conv2d[m]/ModuleList[0]/7569"
	"DetectionModel/C3[model]/C3[17]/Conv[cv3]/SiLU[act]/input.173_swim_transpose_69" -> "DetectionModel/Conv[model]/Conv[18]/Conv2d[conv]/input.175"
	"DetectionModel/Conv[model]/Conv[18]/Conv2d[conv]/input.175" -> "DetectionModel/Conv[model]/Conv[18]/Conv2d[conv]/input.175_sink_transpose_45"
	"DetectionModel/Conv[model]/Conv[18]/Conv2d[conv]/input.175_sink_transpose_45" -> "DetectionModel/Conv[model]/Conv[18]/SiLU[act]/7318"
	"DetectionModel/Conv[model]/Conv[18]/SiLU[act]/7318" -> "DetectionModel/Conv[model]/Conv[18]/SiLU[act]/7318_swim_transpose_56"
	"DetectionModel/Conv[model]/Conv[18]/SiLU[act]/7318_swim_transpose_56" -> "DetectionModel/Concat[model]/Concat[19]/input.177"
	"DetectionModel/Concat[model]/Concat[19]/input.177" -> "DetectionModel/C3[model]/C3[20]/Conv[cv1]/Conv2d[conv]/input.179"
	"DetectionModel/Concat[model]/Concat[19]/input.177" -> "DetectionModel/C3[model]/C3[20]/Conv[cv2]/Conv2d[conv]/input.189"
	"DetectionModel/C3[model]/C3[20]/Conv[cv1]/Conv2d[conv]/input.179" -> "DetectionModel/C3[model]/C3[20]/Conv[cv1]/Conv2d[conv]/input.179_sink_transpose_46"
	"DetectionModel/C3[model]/C3[20]/Conv[cv1]/Conv2d[conv]/input.179_sink_transpose_46" -> "DetectionModel/C3[model]/C3[20]/Conv[cv1]/SiLU[act]/input.181"
	"DetectionModel/C3[model]/C3[20]/Conv[cv1]/SiLU[act]/input.181" -> "DetectionModel/C3[model]/C3[20]/Conv[cv1]/SiLU[act]/input.181_swim_transpose_58"
	"DetectionModel/C3[model]/C3[20]/Conv[cv1]/SiLU[act]/input.181_swim_transpose_58" -> "DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.183"
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.183" -> "DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.183_sink_transpose_47"
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.183_sink_transpose_47" -> "DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.185"
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.185" -> "DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.185_swim_transpose_59"
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.185_swim_transpose_59" -> "DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.187"
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.187" -> "DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.187_sink_transpose_48"
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.187_sink_transpose_48" -> "DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7381"
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7381" -> "DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7381_swim_transpose_60"
	"DetectionModel/C3[model]/C3[20]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7381_swim_transpose_60" -> "DetectionModel/C3[model]/C3[20]/input.191"
	"DetectionModel/C3[model]/C3[20]/Conv[cv2]/Conv2d[conv]/input.189" -> "DetectionModel/C3[model]/C3[20]/Conv[cv2]/Conv2d[conv]/input.189_sink_transpose_49"
	"DetectionModel/C3[model]/C3[20]/Conv[cv2]/Conv2d[conv]/input.189_sink_transpose_49" -> "DetectionModel/C3[model]/C3[20]/Conv[cv2]/SiLU[act]/7401"
	"DetectionModel/C3[model]/C3[20]/Conv[cv2]/SiLU[act]/7401" -> "DetectionModel/C3[model]/C3[20]/Conv[cv2]/SiLU[act]/7401_swim_transpose_61"
	"DetectionModel/C3[model]/C3[20]/Conv[cv2]/SiLU[act]/7401_swim_transpose_61" -> "DetectionModel/C3[model]/C3[20]/input.191"
	"DetectionModel/C3[model]/C3[20]/input.191" -> "DetectionModel/C3[model]/C3[20]/Conv[cv3]/Conv2d[conv]/input.193"
	"DetectionModel/C3[model]/C3[20]/Conv[cv3]/Conv2d[conv]/input.193" -> "DetectionModel/C3[model]/C3[20]/Conv[cv3]/Conv2d[conv]/input.193_sink_transpose_50"
	"DetectionModel/C3[model]/C3[20]/Conv[cv3]/Conv2d[conv]/input.193_sink_transpose_50" -> "DetectionModel/C3[model]/C3[20]/Conv[cv3]/SiLU[act]/input.195"
	"DetectionModel/C3[model]/C3[20]/Conv[cv3]/SiLU[act]/input.195" -> "DetectionModel/C3[model]/C3[20]/Conv[cv3]/SiLU[act]/input.195_swim_transpose_70"
	"DetectionModel/C3[model]/C3[20]/Conv[cv3]/SiLU[act]/input.195_swim_transpose_70" -> "DetectionModel/Detect[model]/Detect[24]/Conv2d[m]/ModuleList[1]/7588"
	"DetectionModel/C3[model]/C3[20]/Conv[cv3]/SiLU[act]/input.195_swim_transpose_70" -> "DetectionModel/Conv[model]/Conv[21]/Conv2d[conv]/input.197"
	"DetectionModel/Conv[model]/Conv[21]/Conv2d[conv]/input.197" -> "DetectionModel/Conv[model]/Conv[21]/Conv2d[conv]/input.197_sink_transpose_51"
	"DetectionModel/Conv[model]/Conv[21]/Conv2d[conv]/input.197_sink_transpose_51" -> "DetectionModel/Conv[model]/Conv[21]/SiLU[act]/7444"
	"DetectionModel/Conv[model]/Conv[21]/SiLU[act]/7444" -> "DetectionModel/Conv[model]/Conv[21]/SiLU[act]/7444_swim_transpose_63"
	"DetectionModel/Conv[model]/Conv[21]/SiLU[act]/7444_swim_transpose_63" -> "DetectionModel/Concat[model]/Concat[22]/input.199"
	"DetectionModel/Concat[model]/Concat[22]/input.199" -> "DetectionModel/C3[model]/C3[23]/Conv[cv1]/Conv2d[conv]/input.201"
	"DetectionModel/Concat[model]/Concat[22]/input.199" -> "DetectionModel/C3[model]/C3[23]/Conv[cv2]/Conv2d[conv]/input.211"
	"DetectionModel/C3[model]/C3[23]/Conv[cv1]/Conv2d[conv]/input.201" -> "DetectionModel/C3[model]/C3[23]/Conv[cv1]/Conv2d[conv]/input.201_sink_transpose_52"
	"DetectionModel/C3[model]/C3[23]/Conv[cv1]/Conv2d[conv]/input.201_sink_transpose_52" -> "DetectionModel/C3[model]/C3[23]/Conv[cv1]/SiLU[act]/input.203"
	"DetectionModel/C3[model]/C3[23]/Conv[cv1]/SiLU[act]/input.203" -> "DetectionModel/C3[model]/C3[23]/Conv[cv1]/SiLU[act]/input.203_swim_transpose_65"
	"DetectionModel/C3[model]/C3[23]/Conv[cv1]/SiLU[act]/input.203_swim_transpose_65" -> "DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.205"
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.205" -> "DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.205_sink_transpose_53"
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/Conv2d[conv]/input.205_sink_transpose_53" -> "DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.207"
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.207" -> "DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.207_swim_transpose_66"
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv1]/SiLU[act]/input.207_swim_transpose_66" -> "DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.209"
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.209" -> "DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.209_sink_transpose_54"
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/Conv2d[conv]/input.209_sink_transpose_54" -> "DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7507"
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7507" -> "DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7507_swim_transpose_67"
	"DetectionModel/C3[model]/C3[23]/Sequential[m]/Bottleneck[0]/Conv[cv2]/SiLU[act]/7507_swim_transpose_67" -> "DetectionModel/C3[model]/C3[23]/input.213"
	"DetectionModel/C3[model]/C3[23]/Conv[cv2]/Conv2d[conv]/input.211" -> "DetectionModel/C3[model]/C3[23]/Conv[cv2]/Conv2d[conv]/input.211_sink_transpose_55"
	"DetectionModel/C3[model]/C3[23]/Conv[cv2]/Conv2d[conv]/input.211_sink_transpose_55" -> "DetectionModel/C3[model]/C3[23]/Conv[cv2]/SiLU[act]/7527"
	"DetectionModel/C3[model]/C3[23]/Conv[cv2]/SiLU[act]/7527" -> "DetectionModel/C3[model]/C3[23]/Conv[cv2]/SiLU[act]/7527_swim_transpose_68"
	"DetectionModel/C3[model]/C3[23]/Conv[cv2]/SiLU[act]/7527_swim_transpose_68" -> "DetectionModel/C3[model]/C3[23]/input.213"
	"DetectionModel/C3[model]/C3[23]/input.213" -> "DetectionModel/C3[model]/C3[23]/Conv[cv3]/Conv2d[conv]/input.215"
	"DetectionModel/C3[model]/C3[23]/Conv[cv3]/Conv2d[conv]/input.215" -> "DetectionModel/C3[model]/C3[23]/Conv[cv3]/Conv2d[conv]/input.215_sink_transpose_56"
	"DetectionModel/C3[model]/C3[23]/Conv[cv3]/Conv2d[conv]/input.215_sink_transpose_56" -> "DetectionModel/C3[model]/C3[23]/Conv[cv3]/SiLU[act]/input"
	"DetectionModel/C3[model]/C3[23]/Conv[cv3]/SiLU[act]/input" -> "DetectionModel/C3[model]/C3[23]/Conv[cv3]/SiLU[act]/input_swim_transpose_71"
	"DetectionModel/C3[model]/C3[23]/Conv[cv3]/SiLU[act]/input_swim_transpose_71" -> "DetectionModel/Detect[model]/Detect[24]/Conv2d[m]/ModuleList[2]/7607"
}
