Compile Report
Microsemi Corporation - Microsemi Libero Software Release v12.5 SP1 (Version 12.900.11.2)
Date: Tue Feb  8 01:35:28 2022

Device Selection
+------------------------+-------------+
| Family                 | PolarFire   |
| Device                 | MPF300TS    |
| Package                | FCG1152     |
| Speed Grade            | -1          |
| Core Voltage           | 1.0V        |
| Part Range             | IND         |
| Default I/O technology | LVCMOS 1.8V |
| Restrict Probe Pins    | Yes         |
+------------------------+-------------+

Source Files
+---------+--------------------------------------------------+
| Topcell | test2                                            |
| Format  | Verilog                                          |
| Source  | C:\Users\Kai\Desktop\test2_RP\synthesis\test2.vm |
+---------+--------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+------+--------+------------+
| Type                      | Used | Total  | Percentage |
+---------------------------+------+--------+------------+
| 4LUT                      | 3823 | 299544 | 1.28       |
| DFF                       | 2592 | 299544 | 0.87       |
| I/O Register              | 0    | 1536   | 0.00       |
| User I/O                  | 407  | 512    | 79.49      |
| -- Single-ended I/O       | 407  | 512    | 79.49      |
| -- Differential I/O Pairs | 0    | 256    | 0.00       |
| uSRAM                     | 0    | 2772   | 0.00       |
| LSRAM                     | 72   | 952    | 7.56       |
| Math                      | 0    | 924    | 0.00       |
| H-Chip Global             | 1    | 48     | 2.08       |
| PLL                       | 0    | 8      | 0.00       |
| DLL                       | 0    | 8      | 0.00       |
| Transceiver Lanes         | 0    | 16     | 0.00       |
| Transceiver PCIe          | 0    | 2      | 0.00       |
+---------------------------+------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+------+------+
| Type                  | 4LUT | DFF  |
+-----------------------+------+------+
| Fabric Logic          | 1231 | 0    |
| uSRAM Interface Logic | 0    | 0    |
| LSRAM Interface Logic | 2592 | 2592 |
| Math Interface Logic  | 0    | 0    |
| Total Used            | 3823 | 2592 |
+-----------------------+------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 183          | 0           | 0               |
| Output I/O                    | 224          | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+---------------------+
| Fanout | Type    | Name                |
+--------+---------+---------------------+
| 144    | INT_NET | Net   : NN_1        |
|        |         | Driver: I_1/U0_RGB1 |
|        |         | Source: NETLIST     |
+--------+---------+---------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+--------------------------+
| Fanout | Type    | Name                     |
+--------+---------+--------------------------+
| 80     | INT_NET | Net   : ERRr_c           |
|        |         | Driver: de_v1_0/de1/ERRr |
| 73     | INT_NET | Net   : R_ADDR_c[8]      |
|        |         | Driver: R_ADDR_ibuf[8]   |
| 73     | INT_NET | Net   : R_ADDR_c[7]      |
|        |         | Driver: R_ADDR_ibuf[7]   |
| 73     | INT_NET | Net   : R_ADDR_c[6]      |
|        |         | Driver: R_ADDR_ibuf[6]   |
| 73     | INT_NET | Net   : R_ADDR_c[5]      |
|        |         | Driver: R_ADDR_ibuf[5]   |
| 73     | INT_NET | Net   : R_ADDR_c[4]      |
|        |         | Driver: R_ADDR_ibuf[4]   |
| 73     | INT_NET | Net   : R_ADDR_c[3]      |
|        |         | Driver: R_ADDR_ibuf[3]   |
| 73     | INT_NET | Net   : R_ADDR_c[2]      |
|        |         | Driver: R_ADDR_ibuf[2]   |
| 73     | INT_NET | Net   : R_ADDR_c[1]      |
|        |         | Driver: R_ADDR_ibuf[1]   |
| 73     | INT_NET | Net   : R_ADDR_c[0]      |
|        |         | Driver: R_ADDR_ibuf[0]   |
+--------+---------+--------------------------+

High fanout nets (through buffer trees)
+--------+---------+--------------------------+
| Fanout | Type    | Name                     |
+--------+---------+--------------------------+
| 80     | INT_NET | Net   : ERRr_c           |
|        |         | Driver: de_v1_0/de1/ERRr |
| 73     | INT_NET | Net   : R_ADDR_c[8]      |
|        |         | Driver: R_ADDR_ibuf[8]   |
| 73     | INT_NET | Net   : R_ADDR_c[7]      |
|        |         | Driver: R_ADDR_ibuf[7]   |
| 73     | INT_NET | Net   : R_ADDR_c[6]      |
|        |         | Driver: R_ADDR_ibuf[6]   |
| 73     | INT_NET | Net   : R_ADDR_c[5]      |
|        |         | Driver: R_ADDR_ibuf[5]   |
| 73     | INT_NET | Net   : R_ADDR_c[4]      |
|        |         | Driver: R_ADDR_ibuf[4]   |
| 73     | INT_NET | Net   : R_ADDR_c[3]      |
|        |         | Driver: R_ADDR_ibuf[3]   |
| 73     | INT_NET | Net   : R_ADDR_c[2]      |
|        |         | Driver: R_ADDR_ibuf[2]   |
| 73     | INT_NET | Net   : R_ADDR_c[1]      |
|        |         | Driver: R_ADDR_ibuf[1]   |
| 73     | INT_NET | Net   : R_ADDR_c[0]      |
|        |         | Driver: R_ADDR_ibuf[0]   |
+--------+---------+--------------------------+

