<stg><name>dense_output_7</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:0 %input_addr = getelementptr i16 %input_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="4">
<![CDATA[
entry:1 %input_load = load i4 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %input_addr_2 = getelementptr i16 %input_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="4">
<![CDATA[
entry:3 %input_load_1 = load i4 %input_addr_2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="4">
<![CDATA[
entry:1 %input_load = load i4 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="4">
<![CDATA[
entry:3 %input_load_1 = load i4 %input_addr_2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %input_addr_3 = getelementptr i16 %input_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="4">
<![CDATA[
entry:5 %input_load_2 = load i4 %input_addr_3

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %input_addr_4 = getelementptr i16 %input_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="4">
<![CDATA[
entry:7 %input_load_3 = load i4 %input_addr_4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="4">
<![CDATA[
entry:5 %input_load_2 = load i4 %input_addr_3

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="4">
<![CDATA[
entry:7 %input_load_3 = load i4 %input_addr_4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %input_addr_5 = getelementptr i16 %input_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="4">
<![CDATA[
entry:9 %input_load_4 = load i4 %input_addr_5

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %input_addr_6 = getelementptr i16 %input_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="4">
<![CDATA[
entry:11 %input_load_5 = load i4 %input_addr_6

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="4">
<![CDATA[
entry:9 %input_load_4 = load i4 %input_addr_5

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="4">
<![CDATA[
entry:11 %input_load_5 = load i4 %input_addr_6

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %input_addr_7 = getelementptr i16 %input_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="4">
<![CDATA[
entry:13 %input_load_6 = load i4 %input_addr_7

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %input_addr_8 = getelementptr i16 %input_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="4">
<![CDATA[
entry:15 %input_load_7 = load i4 %input_addr_8

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="4">
<![CDATA[
entry:13 %input_load_6 = load i4 %input_addr_7

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="4">
<![CDATA[
entry:15 %input_load_7 = load i4 %input_addr_8

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %input_addr_9 = getelementptr i16 %input_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="4">
<![CDATA[
entry:17 %input_load_8 = load i4 %input_addr_9

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %input_addr_10 = getelementptr i16 %input_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="4">
<![CDATA[
entry:19 %input_load_9 = load i4 %input_addr_10

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="39" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="4">
<![CDATA[
entry:17 %input_load_8 = load i4 %input_addr_9

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="4">
<![CDATA[
entry:19 %input_load_9 = load i4 %input_addr_10

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %input_addr_11 = getelementptr i16 %input_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="4">
<![CDATA[
entry:21 %input_load_10 = load i4 %input_addr_11

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %input_addr_12 = getelementptr i16 %input_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="4">
<![CDATA[
entry:23 %input_load_11 = load i4 %input_addr_12

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="4">
<![CDATA[
entry:21 %input_load_10 = load i4 %input_addr_11

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="4">
<![CDATA[
entry:23 %input_load_11 = load i4 %input_addr_12

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %input_addr_13 = getelementptr i16 %input_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="4">
<![CDATA[
entry:25 %input_load_12 = load i4 %input_addr_13

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %input_addr_14 = getelementptr i16 %input_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
entry:27 %input_load_13 = load i4 %input_addr_14

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="51" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="4">
<![CDATA[
entry:25 %input_load_12 = load i4 %input_addr_13

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
entry:27 %input_load_13 = load i4 %input_addr_14

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %input_addr_15 = getelementptr i16 %input_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="4">
<![CDATA[
entry:29 %input_load_14 = load i4 %input_addr_15

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %input_addr_16 = getelementptr i16 %input_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="4">
<![CDATA[
entry:31 %input_load_15 = load i4 %input_addr_16

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="4">
<![CDATA[
entry:29 %input_load_14 = load i4 %input_addr_15

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="4">
<![CDATA[
entry:31 %input_load_15 = load i4 %input_addr_16

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="9" op_19_bw="8" op_20_bw="11" op_21_bw="25" op_22_bw="25">
<![CDATA[
entry:32 %call_ln1271 = call void @dense_output_7_Pipeline_VITIS_LOOP_67_1, i16 %input_load, i16 %input_load_1, i16 %input_load_2, i16 %input_load_3, i16 %input_load_4, i16 %input_load_5, i16 %input_load_6, i16 %input_load_7, i16 %input_load_8, i16 %input_load_9, i16 %input_load_10, i16 %input_load_11, i16 %input_load_12, i16 %input_load_13, i16 %input_load_14, i16 %input_load_15, i16 %output_r, i9 %dense_weights_7_V, i8 %dense_biases_7_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ln1271"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="60" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="9" op_19_bw="8" op_20_bw="11" op_21_bw="25" op_22_bw="25">
<![CDATA[
entry:32 %call_ln1271 = call void @dense_output_7_Pipeline_VITIS_LOOP_67_1, i16 %input_load, i16 %input_load_1, i16 %input_load_2, i16 %input_load_3, i16 %input_load_4, i16 %input_load_5, i16 %input_load_6, i16 %input_load_7, i16 %input_load_8, i16 %input_load_9, i16 %input_load_10, i16 %input_load_11, i16 %input_load_12, i16 %input_load_13, i16 %input_load_14, i16 %input_load_15, i16 %output_r, i9 %dense_weights_7_V, i8 %dense_biases_7_V, i11 %f_x_lsb_table_V, i25 %exp_x_msb_2_m_1_table_V, i25 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ln1271"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
entry:33 %ret_ln74 = ret

]]></Node>
<StgValue><ssdm name="ret_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="dense_weights_7_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="dense_weights_7_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="dense_biases_7_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="dense_biases_7_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="f_x_lsb_table_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="exp_x_msb_2_m_1_table_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="exp_x_msb_2_m_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="exp_x_msb_1_table_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="input_r" to="input_addr" fromId="71" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_79" to="input_addr" fromId="79" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_79" to="input_addr" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="input_addr" to="input_load" fromId="11" toId="12">
</dataflow>
<dataflow id="83" from="input_r" to="input_addr_2" fromId="71" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_79" to="input_addr_2" fromId="79" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_85" to="input_addr_2" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="input_addr_2" to="input_load_1" fromId="13" toId="14">
</dataflow>
<dataflow id="88" from="input_addr" to="input_load" fromId="11" toId="15">
</dataflow>
<dataflow id="89" from="input_addr_2" to="input_load_1" fromId="13" toId="16">
</dataflow>
<dataflow id="90" from="input_r" to="input_addr_3" fromId="71" toId="17">
</dataflow>
<dataflow id="91" from="StgValue_79" to="input_addr_3" fromId="79" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_92" to="input_addr_3" fromId="92" toId="17">
</dataflow>
<dataflow id="94" from="input_addr_3" to="input_load_2" fromId="17" toId="18">
</dataflow>
<dataflow id="95" from="input_r" to="input_addr_4" fromId="71" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_79" to="input_addr_4" fromId="79" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_97" to="input_addr_4" fromId="97" toId="19">
</dataflow>
<dataflow id="99" from="input_addr_4" to="input_load_3" fromId="19" toId="20">
</dataflow>
<dataflow id="100" from="input_addr_3" to="input_load_2" fromId="17" toId="21">
</dataflow>
<dataflow id="101" from="input_addr_4" to="input_load_3" fromId="19" toId="22">
</dataflow>
<dataflow id="102" from="input_r" to="input_addr_5" fromId="71" toId="23">
</dataflow>
<dataflow id="103" from="StgValue_79" to="input_addr_5" fromId="79" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_104" to="input_addr_5" fromId="104" toId="23">
</dataflow>
<dataflow id="106" from="input_addr_5" to="input_load_4" fromId="23" toId="24">
</dataflow>
<dataflow id="107" from="input_r" to="input_addr_6" fromId="71" toId="25">
</dataflow>
<dataflow id="108" from="StgValue_79" to="input_addr_6" fromId="79" toId="25">
</dataflow>
<dataflow id="110" from="StgValue_109" to="input_addr_6" fromId="109" toId="25">
</dataflow>
<dataflow id="111" from="input_addr_6" to="input_load_5" fromId="25" toId="26">
</dataflow>
<dataflow id="112" from="input_addr_5" to="input_load_4" fromId="23" toId="27">
</dataflow>
<dataflow id="113" from="input_addr_6" to="input_load_5" fromId="25" toId="28">
</dataflow>
<dataflow id="114" from="input_r" to="input_addr_7" fromId="71" toId="29">
</dataflow>
<dataflow id="115" from="StgValue_79" to="input_addr_7" fromId="79" toId="29">
</dataflow>
<dataflow id="117" from="StgValue_116" to="input_addr_7" fromId="116" toId="29">
</dataflow>
<dataflow id="118" from="input_addr_7" to="input_load_6" fromId="29" toId="30">
</dataflow>
<dataflow id="119" from="input_r" to="input_addr_8" fromId="71" toId="31">
</dataflow>
<dataflow id="120" from="StgValue_79" to="input_addr_8" fromId="79" toId="31">
</dataflow>
<dataflow id="122" from="StgValue_121" to="input_addr_8" fromId="121" toId="31">
</dataflow>
<dataflow id="123" from="input_addr_8" to="input_load_7" fromId="31" toId="32">
</dataflow>
<dataflow id="124" from="input_addr_7" to="input_load_6" fromId="29" toId="33">
</dataflow>
<dataflow id="125" from="input_addr_8" to="input_load_7" fromId="31" toId="34">
</dataflow>
<dataflow id="126" from="input_r" to="input_addr_9" fromId="71" toId="35">
</dataflow>
<dataflow id="127" from="StgValue_79" to="input_addr_9" fromId="79" toId="35">
</dataflow>
<dataflow id="129" from="StgValue_128" to="input_addr_9" fromId="128" toId="35">
</dataflow>
<dataflow id="130" from="input_addr_9" to="input_load_8" fromId="35" toId="36">
</dataflow>
<dataflow id="131" from="input_r" to="input_addr_10" fromId="71" toId="37">
</dataflow>
<dataflow id="132" from="StgValue_79" to="input_addr_10" fromId="79" toId="37">
</dataflow>
<dataflow id="134" from="StgValue_133" to="input_addr_10" fromId="133" toId="37">
</dataflow>
<dataflow id="135" from="input_addr_10" to="input_load_9" fromId="37" toId="38">
</dataflow>
<dataflow id="136" from="input_addr_9" to="input_load_8" fromId="35" toId="39">
</dataflow>
<dataflow id="137" from="input_addr_10" to="input_load_9" fromId="37" toId="40">
</dataflow>
<dataflow id="138" from="input_r" to="input_addr_11" fromId="71" toId="41">
</dataflow>
<dataflow id="139" from="StgValue_79" to="input_addr_11" fromId="79" toId="41">
</dataflow>
<dataflow id="141" from="StgValue_140" to="input_addr_11" fromId="140" toId="41">
</dataflow>
<dataflow id="142" from="input_addr_11" to="input_load_10" fromId="41" toId="42">
</dataflow>
<dataflow id="143" from="input_r" to="input_addr_12" fromId="71" toId="43">
</dataflow>
<dataflow id="144" from="StgValue_79" to="input_addr_12" fromId="79" toId="43">
</dataflow>
<dataflow id="146" from="StgValue_145" to="input_addr_12" fromId="145" toId="43">
</dataflow>
<dataflow id="147" from="input_addr_12" to="input_load_11" fromId="43" toId="44">
</dataflow>
<dataflow id="148" from="input_addr_11" to="input_load_10" fromId="41" toId="45">
</dataflow>
<dataflow id="149" from="input_addr_12" to="input_load_11" fromId="43" toId="46">
</dataflow>
<dataflow id="150" from="input_r" to="input_addr_13" fromId="71" toId="47">
</dataflow>
<dataflow id="151" from="StgValue_79" to="input_addr_13" fromId="79" toId="47">
</dataflow>
<dataflow id="153" from="StgValue_152" to="input_addr_13" fromId="152" toId="47">
</dataflow>
<dataflow id="154" from="input_addr_13" to="input_load_12" fromId="47" toId="48">
</dataflow>
<dataflow id="155" from="input_r" to="input_addr_14" fromId="71" toId="49">
</dataflow>
<dataflow id="156" from="StgValue_79" to="input_addr_14" fromId="79" toId="49">
</dataflow>
<dataflow id="158" from="StgValue_157" to="input_addr_14" fromId="157" toId="49">
</dataflow>
<dataflow id="159" from="input_addr_14" to="input_load_13" fromId="49" toId="50">
</dataflow>
<dataflow id="160" from="input_addr_13" to="input_load_12" fromId="47" toId="51">
</dataflow>
<dataflow id="161" from="input_addr_14" to="input_load_13" fromId="49" toId="52">
</dataflow>
<dataflow id="162" from="input_r" to="input_addr_15" fromId="71" toId="53">
</dataflow>
<dataflow id="163" from="StgValue_79" to="input_addr_15" fromId="79" toId="53">
</dataflow>
<dataflow id="165" from="StgValue_164" to="input_addr_15" fromId="164" toId="53">
</dataflow>
<dataflow id="166" from="input_addr_15" to="input_load_14" fromId="53" toId="54">
</dataflow>
<dataflow id="167" from="input_r" to="input_addr_16" fromId="71" toId="55">
</dataflow>
<dataflow id="168" from="StgValue_79" to="input_addr_16" fromId="79" toId="55">
</dataflow>
<dataflow id="170" from="StgValue_169" to="input_addr_16" fromId="169" toId="55">
</dataflow>
<dataflow id="171" from="input_addr_16" to="input_load_15" fromId="55" toId="56">
</dataflow>
<dataflow id="172" from="input_addr_15" to="input_load_14" fromId="53" toId="57">
</dataflow>
<dataflow id="173" from="input_addr_16" to="input_load_15" fromId="55" toId="58">
</dataflow>
<dataflow id="175" from="dense_output_7_Pipeline_VITIS_LOOP_67_1" to="call_ln1271" fromId="174" toId="59">
</dataflow>
<dataflow id="176" from="input_load" to="call_ln1271" fromId="15" toId="59">
</dataflow>
<dataflow id="177" from="input_load_1" to="call_ln1271" fromId="16" toId="59">
</dataflow>
<dataflow id="178" from="input_load_2" to="call_ln1271" fromId="21" toId="59">
</dataflow>
<dataflow id="179" from="input_load_3" to="call_ln1271" fromId="22" toId="59">
</dataflow>
<dataflow id="180" from="input_load_4" to="call_ln1271" fromId="27" toId="59">
</dataflow>
<dataflow id="181" from="input_load_5" to="call_ln1271" fromId="28" toId="59">
</dataflow>
<dataflow id="182" from="input_load_6" to="call_ln1271" fromId="33" toId="59">
</dataflow>
<dataflow id="183" from="input_load_7" to="call_ln1271" fromId="34" toId="59">
</dataflow>
<dataflow id="184" from="input_load_8" to="call_ln1271" fromId="39" toId="59">
</dataflow>
<dataflow id="185" from="input_load_9" to="call_ln1271" fromId="40" toId="59">
</dataflow>
<dataflow id="186" from="input_load_10" to="call_ln1271" fromId="45" toId="59">
</dataflow>
<dataflow id="187" from="input_load_11" to="call_ln1271" fromId="46" toId="59">
</dataflow>
<dataflow id="188" from="input_load_12" to="call_ln1271" fromId="51" toId="59">
</dataflow>
<dataflow id="189" from="input_load_13" to="call_ln1271" fromId="52" toId="59">
</dataflow>
<dataflow id="190" from="input_load_14" to="call_ln1271" fromId="57" toId="59">
</dataflow>
<dataflow id="191" from="input_load_15" to="call_ln1271" fromId="58" toId="59">
</dataflow>
<dataflow id="192" from="output_r" to="call_ln1271" fromId="72" toId="59">
</dataflow>
<dataflow id="193" from="dense_weights_7_V" to="call_ln1271" fromId="73" toId="59">
</dataflow>
<dataflow id="194" from="dense_biases_7_V" to="call_ln1271" fromId="74" toId="59">
</dataflow>
<dataflow id="195" from="f_x_lsb_table_V" to="call_ln1271" fromId="75" toId="59">
</dataflow>
<dataflow id="196" from="exp_x_msb_2_m_1_table_V" to="call_ln1271" fromId="76" toId="59">
</dataflow>
<dataflow id="197" from="exp_x_msb_1_table_V" to="call_ln1271" fromId="77" toId="59">
</dataflow>
<dataflow id="198" from="dense_output_7_Pipeline_VITIS_LOOP_67_1" to="call_ln1271" fromId="174" toId="60">
</dataflow>
<dataflow id="199" from="input_load" to="call_ln1271" fromId="15" toId="60">
</dataflow>
<dataflow id="200" from="input_load_1" to="call_ln1271" fromId="16" toId="60">
</dataflow>
<dataflow id="201" from="input_load_2" to="call_ln1271" fromId="21" toId="60">
</dataflow>
<dataflow id="202" from="input_load_3" to="call_ln1271" fromId="22" toId="60">
</dataflow>
<dataflow id="203" from="input_load_4" to="call_ln1271" fromId="27" toId="60">
</dataflow>
<dataflow id="204" from="input_load_5" to="call_ln1271" fromId="28" toId="60">
</dataflow>
<dataflow id="205" from="input_load_6" to="call_ln1271" fromId="33" toId="60">
</dataflow>
<dataflow id="206" from="input_load_7" to="call_ln1271" fromId="34" toId="60">
</dataflow>
<dataflow id="207" from="input_load_8" to="call_ln1271" fromId="39" toId="60">
</dataflow>
<dataflow id="208" from="input_load_9" to="call_ln1271" fromId="40" toId="60">
</dataflow>
<dataflow id="209" from="input_load_10" to="call_ln1271" fromId="45" toId="60">
</dataflow>
<dataflow id="210" from="input_load_11" to="call_ln1271" fromId="46" toId="60">
</dataflow>
<dataflow id="211" from="input_load_12" to="call_ln1271" fromId="51" toId="60">
</dataflow>
<dataflow id="212" from="input_load_13" to="call_ln1271" fromId="52" toId="60">
</dataflow>
<dataflow id="213" from="input_load_14" to="call_ln1271" fromId="57" toId="60">
</dataflow>
<dataflow id="214" from="input_load_15" to="call_ln1271" fromId="58" toId="60">
</dataflow>
<dataflow id="215" from="output_r" to="call_ln1271" fromId="72" toId="60">
</dataflow>
<dataflow id="216" from="dense_weights_7_V" to="call_ln1271" fromId="73" toId="60">
</dataflow>
<dataflow id="217" from="dense_biases_7_V" to="call_ln1271" fromId="74" toId="60">
</dataflow>
<dataflow id="218" from="f_x_lsb_table_V" to="call_ln1271" fromId="75" toId="60">
</dataflow>
<dataflow id="219" from="exp_x_msb_2_m_1_table_V" to="call_ln1271" fromId="76" toId="60">
</dataflow>
<dataflow id="220" from="exp_x_msb_1_table_V" to="call_ln1271" fromId="77" toId="60">
</dataflow>
</dataflows>


</stg>
