{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636243474761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  6 19:04:34 2021 " "Processing started: Sat Nov  6 19:04:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636243474762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636243474762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636243474763 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1636243474834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1636243476615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636243476615 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1636243476665 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1636243476665 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1636243480218 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1636243482374 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control:MIPS_Control\|Branch iInstAddr\[10\] " "Latch control:MIPS_Control\|Branch is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636243483075 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636243483075 "|MIPS_Processor|iInstAddr[10]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636243483749 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636243483804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636243532169 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636243532169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.280 " "Worst-case setup slack is -21.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243532173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243532173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.280         -396372.338 iCLK  " "  -21.280         -396372.338 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243532173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636243532173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.181 " "Worst-case hold slack is 1.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243533317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243533317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.181               0.000 iCLK  " "    1.181               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243533317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636243533317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636243533337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636243533355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.635 " "Worst-case minimum pulse width slack is 9.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243533426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243533426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.635               0.000 iCLK  " "    9.635               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243533426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636243533426 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.280 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -21.280" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541287 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243541287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -21.280 (VIOLATED) " "Path #1: Setup slack is -21.280 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\] " "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q " "To Node      : registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.764      2.764  R        clock network delay " "     2.764      2.764  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.232     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\] " "     2.996      0.232     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.000 FF  CELL  FetchLogic\|PC_register\|s_Q\[7\]\|q " "     2.996      0.000 FF  CELL  FetchLogic\|PC_register\|s_Q\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.344      0.348 FF    IC  s_IMemAddr\[7\]~4\|datad " "     3.344      0.348 FF    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.469      0.125 FF  CELL  s_IMemAddr\[7\]~4\|combout " "     3.469      0.125 FF  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.023      2.554 FF    IC  IMem\|ram~40027\|dataa " "     6.023      2.554 FF    IC  IMem\|ram~40027\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.435      0.412 FR  CELL  IMem\|ram~40027\|combout " "     6.435      0.412 FR  CELL  IMem\|ram~40027\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.669      0.234 RR    IC  IMem\|ram~40028\|datab " "     6.669      0.234 RR    IC  IMem\|ram~40028\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.087      0.418 RR  CELL  IMem\|ram~40028\|combout " "     7.087      0.418 RR  CELL  IMem\|ram~40028\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.129      1.042 RR    IC  IMem\|ram~40029\|datad " "     8.129      1.042 RR    IC  IMem\|ram~40029\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.284      0.155 RR  CELL  IMem\|ram~40029\|combout " "     8.284      0.155 RR  CELL  IMem\|ram~40029\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.486      0.202 RR    IC  IMem\|ram~40032\|datac " "     8.486      0.202 RR    IC  IMem\|ram~40032\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.753      0.267 RF  CELL  IMem\|ram~40032\|combout " "     8.753      0.267 RF  CELL  IMem\|ram~40032\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.985      0.232 FF    IC  IMem\|ram~40043\|datac " "     8.985      0.232 FF    IC  IMem\|ram~40043\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.266      0.281 FF  CELL  IMem\|ram~40043\|combout " "     9.266      0.281 FF  CELL  IMem\|ram~40043\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.494      0.228 FF    IC  IMem\|ram~40054\|datad " "     9.494      0.228 FF    IC  IMem\|ram~40054\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.644      0.150 FR  CELL  IMem\|ram~40054\|combout " "     9.644      0.150 FR  CELL  IMem\|ram~40054\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.433      3.789 RR    IC  IMem\|ram~40097\|datab " "    13.433      3.789 RR    IC  IMem\|ram~40097\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.794      0.361 RR  CELL  IMem\|ram~40097\|combout " "    13.794      0.361 RR  CELL  IMem\|ram~40097\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.997      0.203 RR    IC  IMem\|ram~40140\|datac " "    13.997      0.203 RR    IC  IMem\|ram~40140\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.264      0.267 RF  CELL  IMem\|ram~40140\|combout " "    14.264      0.267 RF  CELL  IMem\|ram~40140\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.498      0.234 FF    IC  IMem\|ram~40141\|datac " "    14.498      0.234 FF    IC  IMem\|ram~40141\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.779      0.281 FF  CELL  IMem\|ram~40141\|combout " "    14.779      0.281 FF  CELL  IMem\|ram~40141\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.011      0.232 FF    IC  IMem\|ram~40312\|datac " "    15.011      0.232 FF    IC  IMem\|ram~40312\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.292      0.281 FF  CELL  IMem\|ram~40312\|combout " "    15.292      0.281 FF  CELL  IMem\|ram~40312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.390      1.098 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|datac " "    16.390      1.098 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.670      0.280 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|combout " "    16.670      0.280 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.149      1.479 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|datac " "    18.149      1.479 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.430      0.281 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|combout " "    18.430      0.281 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.659      0.229 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|datad " "    18.659      0.229 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.784      0.125 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|combout " "    18.784      0.125 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.241      1.457 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|datac " "    20.241      1.457 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.522      0.281 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|combout " "    20.522      0.281 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.748      0.226 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|datad " "    20.748      0.226 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.898      0.150 FR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|combout " "    20.898      0.150 FR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.147      0.249 RR    IC  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|datad " "    21.147      0.249 RR    IC  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.302      0.155 RR  CELL  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|combout " "    21.302      0.155 RR  CELL  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.560      0.258 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|datad " "    21.560      0.258 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.715      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|combout " "    21.715      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.031      1.316 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|datac " "    23.031      1.316 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.318      0.287 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|combout " "    23.318      0.287 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.544      0.226 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|datad " "    23.544      0.226 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.699      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|combout " "    23.699      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.951      0.252 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|datad " "    23.951      0.252 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.106      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|combout " "    24.106      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.309      0.203 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|datad " "    24.309      0.203 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.464      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|combout " "    24.464      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.667      0.203 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|datad " "    24.667      0.203 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.822      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|combout " "    24.822      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.567      0.745 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|datad " "    25.567      0.745 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.722      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|combout " "    25.722      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.926      0.204 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|datad " "    25.926      0.204 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.065      0.139 RF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|combout " "    26.065      0.139 RF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.292      0.227 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad " "    26.292      0.227 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.442      0.150 FR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout " "    26.442      0.150 FR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.160      0.718 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad " "    27.160      0.718 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.315      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout " "    27.315      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.520      0.205 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|datad " "    27.520      0.205 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.675      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|combout " "    27.675      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.879      0.204 RR    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad " "    27.879      0.204 RR    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.034      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout " "    28.034      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.238      0.204 RR    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad " "    28.238      0.204 RR    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.393      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout " "    28.393      0.155 RR  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.458      2.065 RR    IC  DMem\|ram~36187\|datad " "    30.458      2.065 RR    IC  DMem\|ram~36187\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.597      0.139 RF  CELL  DMem\|ram~36187\|combout " "    30.597      0.139 RF  CELL  DMem\|ram~36187\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.866      0.269 FF    IC  DMem\|ram~36188\|datab " "    30.866      0.269 FF    IC  DMem\|ram~36188\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.291      0.425 FF  CELL  DMem\|ram~36188\|combout " "    31.291      0.425 FF  CELL  DMem\|ram~36188\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.533      7.242 FF    IC  DMem\|ram~36196\|datab " "    38.533      7.242 FF    IC  DMem\|ram~36196\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.926      0.393 FF  CELL  DMem\|ram~36196\|combout " "    38.926      0.393 FF  CELL  DMem\|ram~36196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.155      0.229 FF    IC  DMem\|ram~36207\|datad " "    39.155      0.229 FF    IC  DMem\|ram~36207\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.280      0.125 FF  CELL  DMem\|ram~36207\|combout " "    39.280      0.125 FF  CELL  DMem\|ram~36207\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.508      0.228 FF    IC  DMem\|ram~36218\|datad " "    39.508      0.228 FF    IC  DMem\|ram~36218\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.633      0.125 FF  CELL  DMem\|ram~36218\|combout " "    39.633      0.125 FF  CELL  DMem\|ram~36218\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.901      0.268 FF    IC  DMem\|ram~36219\|datab " "    39.901      0.268 FF    IC  DMem\|ram~36219\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.294      0.393 FF  CELL  DMem\|ram~36219\|combout " "    40.294      0.393 FF  CELL  DMem\|ram~36219\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.410      1.116 FF    IC  DMem\|ram~36220\|datab " "    41.410      1.116 FF    IC  DMem\|ram~36220\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.803      0.393 FF  CELL  DMem\|ram~36220\|combout " "    41.803      0.393 FF  CELL  DMem\|ram~36220\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.029      0.226 FF    IC  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|datad " "    42.029      0.226 FF    IC  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.154      0.125 FF  CELL  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|combout " "    42.154      0.125 FF  CELL  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.268      2.114 FF    IC  MIPS_RegisterFile\|\\G_32Bit_Reg:29:REGISTER_I\|\\G_NBit_dffg:26:DFFG_I\|s_Q\|asdata " "    44.268      2.114 FF    IC  MIPS_RegisterFile\|\\G_32Bit_Reg:29:REGISTER_I\|\\G_NBit_dffg:26:DFFG_I\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.669      0.401 FF  CELL  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q " "    44.669      0.401 FF  CELL  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.391      3.391  R        clock network delay " "    23.391      3.391  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.371     -0.020           clock uncertainty " "    23.371     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.389      0.018     uTsu  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q " "    23.389      0.018     uTsu  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    44.669 " "Data Arrival Time  :    44.669" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.389 " "Data Required Time :    23.389" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -21.280 (VIOLATED) " "Slack              :   -21.280 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243541290 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243541290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.181 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243542467 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.181  " "Path #1: Hold slack is 1.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "To Node      : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.983      2.983  R        clock network delay " "     2.983      2.983  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.215      0.232     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "     3.215      0.232     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.215      0.000 RR  CELL  FetchLogic\|PC_register\|s_Q\[31\]\|q " "     3.215      0.000 RR  CELL  FetchLogic\|PC_register\|s_Q\[31\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.481      0.266 RR    IC  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|datac " "     3.481      0.266 RR    IC  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.755      0.274 RR  CELL  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|combout " "     3.755      0.274 RR  CELL  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.989      0.234 RR    IC  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|datab " "     3.989      0.234 RR    IC  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.362      0.373 RR  CELL  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|combout " "     4.362      0.373 RR  CELL  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.362      0.000 RR    IC  FetchLogic\|PC_register\|s_Q\[31\]\|d " "     4.362      0.000 RR    IC  FetchLogic\|PC_register\|s_Q\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.431      0.069 RR  CELL  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "     4.431      0.069 RR  CELL  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.096      3.096  R        clock network delay " "     3.096      3.096  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.064     -0.032           clock pessimism removed " "     3.064     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.064      0.000           clock uncertainty " "     3.064      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.250      0.186      uTh  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "     3.250      0.186      uTh  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.431 " "Data Arrival Time  :     4.431" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.250 " "Data Required Time :     3.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.181  " "Slack              :     1.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243542467 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243542467 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636243542470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636243542642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636243553141 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control:MIPS_Control\|Branch iInstAddr\[10\] " "Latch control:MIPS_Control\|Branch is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636243556684 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636243556684 "|MIPS_Processor|iInstAddr[10]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636243560621 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636243560621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.183 " "Worst-case setup slack is -18.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243560625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243560625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.183         -312331.849 iCLK  " "  -18.183         -312331.849 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243560625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636243560625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.075 " "Worst-case hold slack is 1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243561793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243561793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 iCLK  " "    1.075               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243561793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636243561793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636243561805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636243561817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.600 " "Worst-case minimum pulse width slack is 9.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243561888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243561888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.600               0.000 iCLK  " "    9.600               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243561888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636243561888 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -18.183 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -18.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569423 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243569423 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -18.183 (VIOLATED) " "Path #1: Setup slack is -18.183 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\] " "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q " "To Node      : registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.542      2.542  R        clock network delay " "     2.542      2.542  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.755      0.213     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\] " "     2.755      0.213     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.755      0.000 FF  CELL  FetchLogic\|PC_register\|s_Q\[7\]\|q " "     2.755      0.000 FF  CELL  FetchLogic\|PC_register\|s_Q\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.070      0.315 FF    IC  s_IMemAddr\[7\]~4\|datad " "     3.070      0.315 FF    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.180      0.110 FF  CELL  s_IMemAddr\[7\]~4\|combout " "     3.180      0.110 FF  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.467      2.287 FF    IC  IMem\|ram~40027\|dataa " "     5.467      2.287 FF    IC  IMem\|ram~40027\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.836      0.369 FR  CELL  IMem\|ram~40027\|combout " "     5.836      0.369 FR  CELL  IMem\|ram~40027\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.053      0.217 RR    IC  IMem\|ram~40028\|datab " "     6.053      0.217 RR    IC  IMem\|ram~40028\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.434      0.381 RR  CELL  IMem\|ram~40028\|combout " "     6.434      0.381 RR  CELL  IMem\|ram~40028\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.411      0.977 RR    IC  IMem\|ram~40029\|datad " "     7.411      0.977 RR    IC  IMem\|ram~40029\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.555      0.144 RR  CELL  IMem\|ram~40029\|combout " "     7.555      0.144 RR  CELL  IMem\|ram~40029\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.740      0.185 RR    IC  IMem\|ram~40032\|datac " "     7.740      0.185 RR    IC  IMem\|ram~40032\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.983      0.243 RF  CELL  IMem\|ram~40032\|combout " "     7.983      0.243 RF  CELL  IMem\|ram~40032\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.194      0.211 FF    IC  IMem\|ram~40043\|datac " "     8.194      0.211 FF    IC  IMem\|ram~40043\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.446      0.252 FF  CELL  IMem\|ram~40043\|combout " "     8.446      0.252 FF  CELL  IMem\|ram~40043\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.653      0.207 FF    IC  IMem\|ram~40054\|datad " "     8.653      0.207 FF    IC  IMem\|ram~40054\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.787      0.134 FR  CELL  IMem\|ram~40054\|combout " "     8.787      0.134 FR  CELL  IMem\|ram~40054\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.316      3.529 RR    IC  IMem\|ram~40097\|datab " "    12.316      3.529 RR    IC  IMem\|ram~40097\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.647      0.331 RR  CELL  IMem\|ram~40097\|combout " "    12.647      0.331 RR  CELL  IMem\|ram~40097\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.833      0.186 RR    IC  IMem\|ram~40140\|datac " "    12.833      0.186 RR    IC  IMem\|ram~40140\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.098      0.265 RR  CELL  IMem\|ram~40140\|combout " "    13.098      0.265 RR  CELL  IMem\|ram~40140\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.284      0.186 RR    IC  IMem\|ram~40141\|datac " "    13.284      0.186 RR    IC  IMem\|ram~40141\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.549      0.265 RR  CELL  IMem\|ram~40141\|combout " "    13.549      0.265 RR  CELL  IMem\|ram~40141\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.733      0.184 RR    IC  IMem\|ram~40312\|datac " "    13.733      0.184 RR    IC  IMem\|ram~40312\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.998      0.265 RR  CELL  IMem\|ram~40312\|combout " "    13.998      0.265 RR  CELL  IMem\|ram~40312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.024      1.026 RR    IC  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|datac " "    15.024      1.026 RR    IC  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.289      0.265 RR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|combout " "    15.289      0.265 RR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.639      1.350 RR    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|datac " "    16.639      1.350 RR    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.904      0.265 RR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|combout " "    16.904      0.265 RR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.093      0.189 RR    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|datad " "    17.093      0.189 RR    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.237      0.144 RR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|combout " "    17.237      0.144 RR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.578      1.341 RR    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|datac " "    18.578      1.341 RR    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.843      0.265 RR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|combout " "    18.843      0.265 RR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.030      0.187 RR    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|datad " "    19.030      0.187 RR    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.174      0.144 RR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|combout " "    19.174      0.144 RR  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.401      0.227 RR    IC  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|datad " "    19.401      0.227 RR    IC  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.545      0.144 RR  CELL  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|combout " "    19.545      0.144 RR  CELL  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.781      0.236 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|datad " "    19.781      0.236 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.925      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|combout " "    19.925      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.170      1.245 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|datac " "    21.170      1.245 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.435      0.265 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|combout " "    21.435      0.265 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.644      0.209 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|datad " "    21.644      0.209 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.788      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|combout " "    21.788      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.018      0.230 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|datad " "    22.018      0.230 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.162      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|combout " "    22.162      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.349      0.187 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|datad " "    22.349      0.187 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.493      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|combout " "    22.493      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.680      0.187 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|datad " "    22.680      0.187 RR    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.824      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|combout " "    22.824      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.521      0.697 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|datad " "    23.521      0.697 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.665      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|combout " "    23.665      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.853      0.188 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|datad " "    23.853      0.188 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.997      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|combout " "    23.997      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.185      0.188 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad " "    24.185      0.188 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.329      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout " "    24.329      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.671 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad " "    25.000      0.671 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.144      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout " "    25.144      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.333      0.189 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|datad " "    25.333      0.189 RR    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.477      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|combout " "    25.477      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.665      0.188 RR    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad " "    25.665      0.188 RR    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.809      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout " "    25.809      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.997      0.188 RR    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad " "    25.997      0.188 RR    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.141      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout " "    26.141      0.144 RR  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.061      1.920 RR    IC  DMem\|ram~36187\|datad " "    28.061      1.920 RR    IC  DMem\|ram~36187\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.205      0.144 RR  CELL  DMem\|ram~36187\|combout " "    28.205      0.144 RR  CELL  DMem\|ram~36187\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.423      0.218 RR    IC  DMem\|ram~36188\|datab " "    28.423      0.218 RR    IC  DMem\|ram~36188\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.804      0.381 RR  CELL  DMem\|ram~36188\|combout " "    28.804      0.381 RR  CELL  DMem\|ram~36188\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.581      6.777 RR    IC  DMem\|ram~36196\|datab " "    35.581      6.777 RR    IC  DMem\|ram~36196\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.950      0.369 RR  CELL  DMem\|ram~36196\|combout " "    35.950      0.369 RR  CELL  DMem\|ram~36196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.139      0.189 RR    IC  DMem\|ram~36207\|datad " "    36.139      0.189 RR    IC  DMem\|ram~36207\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.283      0.144 RR  CELL  DMem\|ram~36207\|combout " "    36.283      0.144 RR  CELL  DMem\|ram~36207\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.471      0.188 RR    IC  DMem\|ram~36218\|datad " "    36.471      0.188 RR    IC  DMem\|ram~36218\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.615      0.144 RR  CELL  DMem\|ram~36218\|combout " "    36.615      0.144 RR  CELL  DMem\|ram~36218\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.832      0.217 RR    IC  DMem\|ram~36219\|datab " "    36.832      0.217 RR    IC  DMem\|ram~36219\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.183      0.351 RR  CELL  DMem\|ram~36219\|combout " "    37.183      0.351 RR  CELL  DMem\|ram~36219\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.238      1.055 RR    IC  DMem\|ram~36220\|datab " "    38.238      1.055 RR    IC  DMem\|ram~36220\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.589      0.351 RR  CELL  DMem\|ram~36220\|combout " "    38.589      0.351 RR  CELL  DMem\|ram~36220\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.776      0.187 RR    IC  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|datad " "    38.776      0.187 RR    IC  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.920      0.144 RR  CELL  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|combout " "    38.920      0.144 RR  CELL  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.891      1.971 RR    IC  MIPS_RegisterFile\|\\G_32Bit_Reg:29:REGISTER_I\|\\G_NBit_dffg:26:DFFG_I\|s_Q\|asdata " "    40.891      1.971 RR    IC  MIPS_RegisterFile\|\\G_32Bit_Reg:29:REGISTER_I\|\\G_NBit_dffg:26:DFFG_I\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.261      0.370 RR  CELL  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q " "    41.261      0.370 RR  CELL  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.079      3.079  R        clock network delay " "    23.079      3.079  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.059     -0.020           clock uncertainty " "    23.059     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.078      0.019     uTsu  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q " "    23.078      0.019     uTsu  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    41.261 " "Data Arrival Time  :    41.261" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.078 " "Data Required Time :    23.078" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -18.183 (VIOLATED) " "Slack              :   -18.183 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243569425 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243569425 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.075 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.075" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243570801 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.075  " "Path #1: Hold slack is 1.075 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "To Node      : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.712      2.712  R        clock network delay " "     2.712      2.712  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.925      0.213     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "     2.925      0.213     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.925      0.000 RR  CELL  FetchLogic\|PC_register\|s_Q\[31\]\|q " "     2.925      0.000 RR  CELL  FetchLogic\|PC_register\|s_Q\[31\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.168      0.243 RR    IC  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|datac " "     3.168      0.243 RR    IC  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.404      0.236 RF  CELL  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|combout " "     3.404      0.236 RF  CELL  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.650      0.246 FF    IC  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|datab " "     3.650      0.246 FF    IC  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.966      0.316 FF  CELL  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|combout " "     3.966      0.316 FF  CELL  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.966      0.000 FF    IC  FetchLogic\|PC_register\|s_Q\[31\]\|d " "     3.966      0.000 FF    IC  FetchLogic\|PC_register\|s_Q\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.031      0.065 FF  CELL  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "     4.031      0.065 FF  CELL  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.813      2.813  R        clock network delay " "     2.813      2.813  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.785     -0.028           clock pessimism removed " "     2.785     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.785      0.000           clock uncertainty " "     2.785      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.956      0.171      uTh  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "     2.956      0.171      uTh  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.031 " "Data Arrival Time  :     4.031" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.956 " "Data Required Time :     2.956" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.075  " "Slack              :     1.075 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243570801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243570801 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636243570803 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control:MIPS_Control\|Branch iInstAddr\[10\] " "Latch control:MIPS_Control\|Branch is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1636243572923 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1636243572923 "|MIPS_Processor|iInstAddr[10]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636243574440 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636243574440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.659 " "Worst-case setup slack is -1.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243574445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243574445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.659             -61.127 iCLK  " "   -1.659             -61.127 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243574445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636243574445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.540 " "Worst-case hold slack is 0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243575763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243575763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 iCLK  " "    0.540               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243575763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636243575763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636243575773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636243575780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243575854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243575854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636243575854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636243575854 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.659 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.659" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583241 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243583241 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.659 (VIOLATED) " "Path #1: Setup slack is -1.659 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\] " "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q " "To Node      : registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.463      1.463  R        clock network delay " "     1.463      1.463  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.568      0.105     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\] " "     1.568      0.105     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.568      0.000 FF  CELL  FetchLogic\|PC_register\|s_Q\[7\]\|q " "     1.568      0.000 FF  CELL  FetchLogic\|PC_register\|s_Q\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.734      0.166 FF    IC  s_IMemAddr\[7\]~4\|datad " "     1.734      0.166 FF    IC  s_IMemAddr\[7\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.797      0.063 FF  CELL  s_IMemAddr\[7\]~4\|combout " "     1.797      0.063 FF  CELL  s_IMemAddr\[7\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.225      1.428 FF    IC  IMem\|ram~40027\|dataa " "     3.225      1.428 FF    IC  IMem\|ram~40027\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384      0.159 FF  CELL  IMem\|ram~40027\|combout " "     3.384      0.159 FF  CELL  IMem\|ram~40027\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.516      0.132 FF    IC  IMem\|ram~40028\|datab " "     3.516      0.132 FF    IC  IMem\|ram~40028\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.723      0.207 FF  CELL  IMem\|ram~40028\|combout " "     3.723      0.207 FF  CELL  IMem\|ram~40028\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.286      0.563 FF    IC  IMem\|ram~40029\|datad " "     4.286      0.563 FF    IC  IMem\|ram~40029\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.349      0.063 FF  CELL  IMem\|ram~40029\|combout " "     4.349      0.063 FF  CELL  IMem\|ram~40029\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.459      0.110 FF    IC  IMem\|ram~40032\|datac " "     4.459      0.110 FF    IC  IMem\|ram~40032\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.592      0.133 FF  CELL  IMem\|ram~40032\|combout " "     4.592      0.133 FF  CELL  IMem\|ram~40032\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.702      0.110 FF    IC  IMem\|ram~40043\|datac " "     4.702      0.110 FF    IC  IMem\|ram~40043\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.835      0.133 FF  CELL  IMem\|ram~40043\|combout " "     4.835      0.133 FF  CELL  IMem\|ram~40043\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.943      0.108 FF    IC  IMem\|ram~40054\|datad " "     4.943      0.108 FF    IC  IMem\|ram~40054\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.006      0.063 FF  CELL  IMem\|ram~40054\|combout " "     5.006      0.063 FF  CELL  IMem\|ram~40054\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.080      2.074 FF    IC  IMem\|ram~40097\|datab " "     7.080      2.074 FF    IC  IMem\|ram~40097\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.238      0.158 FF  CELL  IMem\|ram~40097\|combout " "     7.238      0.158 FF  CELL  IMem\|ram~40097\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.350      0.112 FF    IC  IMem\|ram~40140\|datac " "     7.350      0.112 FF    IC  IMem\|ram~40140\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.483      0.133 FF  CELL  IMem\|ram~40140\|combout " "     7.483      0.133 FF  CELL  IMem\|ram~40140\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.594      0.111 FF    IC  IMem\|ram~40141\|datac " "     7.594      0.111 FF    IC  IMem\|ram~40141\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.727      0.133 FF  CELL  IMem\|ram~40141\|combout " "     7.727      0.133 FF  CELL  IMem\|ram~40141\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.836      0.109 FF    IC  IMem\|ram~40312\|datac " "     7.836      0.109 FF    IC  IMem\|ram~40312\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.969      0.133 FF  CELL  IMem\|ram~40312\|combout " "     7.969      0.133 FF  CELL  IMem\|ram~40312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.562      0.593 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|datac " "     8.562      0.593 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.695      0.133 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|combout " "     8.695      0.133 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[12\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.511      0.816 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|datac " "     9.511      0.816 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.644      0.133 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|combout " "     9.644      0.133 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~128\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.753      0.109 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|datad " "     9.753      0.109 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.816      0.063 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|combout " "     9.816      0.063 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~129\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.626      0.810 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|datac " "    10.626      0.810 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.759      0.133 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|combout " "    10.759      0.133 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~130\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.865      0.106 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|datad " "    10.865      0.106 FF    IC  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.928      0.063 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|combout " "    10.928      0.063 FF  CELL  MIPS_RegisterFile\|regmuxA\|o_F\[2\]~133\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.058      0.130 FF    IC  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|datad " "    11.058      0.130 FF    IC  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.121      0.063 FF  CELL  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|combout " "    11.121      0.063 FF  CELL  MIPS_Proc_Data1JAL\|\\G_NBit_MUX:2:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.260      0.139 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|datad " "    11.260      0.139 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.323      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|combout " "    11.323      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:2:ADDERI\|g_OrC11\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.038      0.715 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|datac " "    12.038      0.715 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.171      0.133 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|combout " "    12.171      0.133 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:3:ADDERI\|g_OrC11\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.290      0.119 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|datad " "    12.290      0.119 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.353      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|combout " "    12.353      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:4:ADDERI\|g_OrC21\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.486      0.133 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|datad " "    12.486      0.133 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.549      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|combout " "    12.549      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.657      0.108 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|datad " "    12.657      0.108 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.720      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|combout " "    12.720      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.826      0.106 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|datad " "    12.826      0.106 FF    IC  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.889      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|combout " "    12.889      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Adder\|\\G_NBit_ADDER:7:ADDERI\|g_OrC21\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.272      0.383 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|datad " "    13.272      0.383 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.335      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|combout " "    13.335      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.443      0.108 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|datad " "    13.443      0.108 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.506      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|combout " "    13.506      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.613      0.107 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad " "    13.613      0.107 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.676      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout " "    13.676      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.064      0.388 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad " "    14.064      0.388 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.127      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout " "    14.127      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.237      0.110 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|datad " "    14.237      0.110 FF    IC  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.300      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|combout " "    14.300      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Replqb_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.409      0.109 FF    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad " "    14.409      0.109 FF    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.472      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout " "    14.472      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.579      0.107 FF    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad " "    14.579      0.107 FF    IC  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.642      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout " "    14.642      0.063 FF  CELL  MIPS_Proc_ALU\|ALU_Data2_Output_Mux\|\\G_NBit_MUX:9:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.795      1.153 FF    IC  DMem\|ram~36187\|datad " "    15.795      1.153 FF    IC  DMem\|ram~36187\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.858      0.063 FF  CELL  DMem\|ram~36187\|combout " "    15.858      0.063 FF  CELL  DMem\|ram~36187\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.990      0.132 FF    IC  DMem\|ram~36188\|datab " "    15.990      0.132 FF    IC  DMem\|ram~36188\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.197      0.207 FF  CELL  DMem\|ram~36188\|combout " "    16.197      0.207 FF  CELL  DMem\|ram~36188\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.241      4.044 FF    IC  DMem\|ram~36196\|datab " "    20.241      4.044 FF    IC  DMem\|ram~36196\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.434      0.193 FF  CELL  DMem\|ram~36196\|combout " "    20.434      0.193 FF  CELL  DMem\|ram~36196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.544      0.110 FF    IC  DMem\|ram~36207\|datad " "    20.544      0.110 FF    IC  DMem\|ram~36207\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.607      0.063 FF  CELL  DMem\|ram~36207\|combout " "    20.607      0.063 FF  CELL  DMem\|ram~36207\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.716      0.109 FF    IC  DMem\|ram~36218\|datad " "    20.716      0.109 FF    IC  DMem\|ram~36218\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.779      0.063 FF  CELL  DMem\|ram~36218\|combout " "    20.779      0.063 FF  CELL  DMem\|ram~36218\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.909      0.130 FF    IC  DMem\|ram~36219\|datab " "    20.909      0.130 FF    IC  DMem\|ram~36219\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.102      0.193 FF  CELL  DMem\|ram~36219\|combout " "    21.102      0.193 FF  CELL  DMem\|ram~36219\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.717      0.615 FF    IC  DMem\|ram~36220\|datab " "    21.717      0.615 FF    IC  DMem\|ram~36220\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.910      0.193 FF  CELL  DMem\|ram~36220\|combout " "    21.910      0.193 FF  CELL  DMem\|ram~36220\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.017      0.107 FF    IC  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|datad " "    22.017      0.107 FF    IC  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.080      0.063 FF  CELL  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|combout " "    22.080      0.063 FF  CELL  MIPS_Proc_MemToReg\|\\G_NBit_MUX:26:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.262      1.182 FF    IC  MIPS_RegisterFile\|\\G_32Bit_Reg:29:REGISTER_I\|\\G_NBit_dffg:26:DFFG_I\|s_Q\|asdata " "    23.262      1.182 FF    IC  MIPS_RegisterFile\|\\G_32Bit_Reg:29:REGISTER_I\|\\G_NBit_dffg:26:DFFG_I\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.437      0.175 FF  CELL  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q " "    23.437      0.175 FF  CELL  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.791      1.791  R        clock network delay " "    21.791      1.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.771     -0.020           clock uncertainty " "    21.771     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.778      0.007     uTsu  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q " "    21.778      0.007     uTsu  registerfile:MIPS_RegisterFile\|nreg:\\G_32Bit_Reg:29:REGISTER_I\|dffg:\\G_NBit_dffg:26:DFFG_I\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.437 " "Data Arrival Time  :    23.437" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.778 " "Data Required Time :    21.778" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.659 (VIOLATED) " "Slack              :    -1.659 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243583243 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243583243 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.540 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.540" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584652 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243584652 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.540  " "Path #1: Hold slack is 0.540 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "From Node    : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "To Node      : Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.600      1.600  R        clock network delay " "     1.600      1.600  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.705      0.105     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "     1.705      0.105     uTco  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.705      0.000 RR  CELL  FetchLogic\|PC_register\|s_Q\[31\]\|q " "     1.705      0.000 RR  CELL  FetchLogic\|PC_register\|s_Q\[31\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.830      0.125 RR    IC  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|datac " "     1.830      0.125 RR    IC  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.125 RR  CELL  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|combout " "     1.955      0.125 RR  CELL  FetchLogic\|PC_add4\|\\G_NBit_ADDER:31:ADDERI\|g_OrS11\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.060      0.105 RR    IC  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|datab " "     2.060      0.105 RR    IC  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.235      0.175 RR  CELL  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|combout " "     2.235      0.175 RR  CELL  FetchLogic\|mux_JumpReturn\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.235      0.000 RR    IC  FetchLogic\|PC_register\|s_Q\[31\]\|d " "     2.235      0.000 RR    IC  FetchLogic\|PC_register\|s_Q\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.266      0.031 RR  CELL  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "     2.266      0.031 RR  CELL  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.662      1.662  R        clock network delay " "     1.662      1.662  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.642     -0.020           clock pessimism removed " "     1.642     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.642      0.000           clock uncertainty " "     1.642      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.726      0.084      uTh  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\] " "     1.726      0.084      uTh  Fetch:FetchLogic\|PC:PC_register\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.266 " "Data Arrival Time  :     2.266" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.726 " "Data Required Time :     1.726" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.540  " "Slack              :     0.540 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1636243584653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636243584653 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636243629356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636243675319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2642 " "Peak virtual memory: 2642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636243678099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  6 19:07:58 2021 " "Processing ended: Sat Nov  6 19:07:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636243678099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:24 " "Elapsed time: 00:03:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636243678099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:02 " "Total CPU time (on all processors): 00:04:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636243678099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636243678099 ""}
