// Seed: 1222669795
module module_0;
  logic id_1, id_2;
endmodule
module module_1 (
    output tri1  id_0,
    input  wire  id_1,
    input  uwire id_2,
    output logic id_3
);
  wor id_5;
  module_0 modCall_1 ();
  always @(posedge "") begin : LABEL_0
    id_3 = id_5;
  end
  assign id_5 = -1 + -1;
  assign id_0 = id_2;
  logic [7:0] id_6;
  assign id_6[1'd0] = -1 == id_1 ? -1 == -1 : id_1 ? -1 : 1;
endmodule
module module_2 #(
    parameter id_0  = 32'd16,
    parameter id_13 = 32'd24,
    parameter id_15 = 32'd9,
    parameter id_4  = 32'd39,
    parameter id_5  = 32'd0,
    parameter id_9  = 32'd78
) (
    input supply1 _id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    input uwire _id_4,
    input wire _id_5,
    output wand id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wand _id_9
);
  tri [id_0 : 1] id_11;
  assign id_11 = 1;
  assign id_11 = id_5;
  wire [id_4 : id_5] id_12;
  wire _id_13, id_14, _id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  logic [(  id_13  )  !=  (  id_15  ) : ~  id_9] id_22;
  wire id_23;
  module_0 modCall_1 ();
endmodule
