module four_bit_mod5_down_counter (
  input wire clk,
  input wire rst_n, // Active-low asynchronous reset
  output reg [3:0] count
);

  always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
      count <= 4'b0101; // Set initial value to 5
    end else if (count == 4'b0000) begin
      count <= 4'b0101; // Wrap around to 5 when count reaches 0
    end else begin
      count <= count - 1;
    end
  end

endmodule
