 8
    # sim.cores[1].registers[3] = 10
    # sim.cores[1].registers[5] 