Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: stop_watch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stop_watch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stop_watch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stop_watch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\lab3.6\seven_segment_display.v" into library work
Parsing module <seven_segment_display>.
Analyzing Verilog file "C:\Users\152\Desktop\lab3.6\final_display.v" into library work
Parsing module <final_display>.
Analyzing Verilog file "C:\Users\152\Desktop\lab3.6\debouncing.v" into library work
Parsing module <debouncing>.
Analyzing Verilog file "C:\Users\152\Desktop\lab3.6\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\Users\152\Desktop\lab3.6\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "C:\Users\152\Desktop\lab3.6\stop_watch.v" into library work
Parsing module <stop_watch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stop_watch>.

Elaborating module <clock_divider>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\clock_divider.v" Line 53: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\clock_divider.v" Line 68: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\clock_divider.v" Line 83: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\clock_divider.v" Line 98: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <debouncing>.

Elaborating module <counter>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\counter.v" Line 69: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\counter.v" Line 76: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\counter.v" Line 91: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\counter.v" Line 95: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <seven_segment_display>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\seven_segment_display.v" Line 47: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\seven_segment_display.v" Line 48: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\seven_segment_display.v" Line 50: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\lab3.6\seven_segment_display.v" Line 51: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <final_display>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stop_watch>.
    Related source file is "C:\Users\152\Desktop\lab3.6\stop_watch.v".
    Summary:
	no macro.
Unit <stop_watch> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "C:\Users\152\Desktop\lab3.6\clock_divider.v".
    Found 26-bit register for signal <twoHz_counter>.
    Found 25-bit register for signal <hundredHz_counter>.
    Found 25-bit register for signal <blinkHz_counter>.
    Found 27-bit register for signal <oneHz_counter>.
    Found 1-bit register for signal <one_hz_temp>.
    Found 1-bit register for signal <two_hz_temp>.
    Found 1-bit register for signal <hundred_hz_temp>.
    Found 1-bit register for signal <blink_temp>.
    Found 27-bit adder for signal <oneHz_counter[26]_GND_2_o_add_2_OUT> created at line 53.
    Found 26-bit adder for signal <twoHz_counter[25]_GND_2_o_add_7_OUT> created at line 68.
    Found 25-bit adder for signal <hundredHz_counter[24]_GND_2_o_add_12_OUT> created at line 83.
    Found 25-bit adder for signal <blinkHz_counter[24]_GND_2_o_add_17_OUT> created at line 98.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 107 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <debouncing>.
    Related source file is "C:\Users\152\Desktop\lab3.6\debouncing.v".
    Found 3-bit register for signal <step_d_rst>.
    Found 3-bit register for signal <step_d_pause>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <debouncing> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\152\Desktop\lab3.6\counter.v".
    Found 6-bit register for signal <seconds_temp>.
    Found 6-bit register for signal <minutes_temp>.
    Found 1-bit register for signal <is_pause>.
    Found 6-bit adder for signal <seconds_temp[5]_GND_4_o_add_2_OUT> created at line 69.
    Found 6-bit adder for signal <minutes_temp[5]_GND_4_o_add_5_OUT> created at line 76.
    Found 6-bit adder for signal <minutes_temp[5]_GND_4_o_add_11_OUT> created at line 91.
    Found 6-bit adder for signal <seconds_temp[5]_GND_4_o_add_14_OUT> created at line 95.
    Found 6-bit comparator greater for signal <n0009> created at line 81
    Found 6-bit comparator lessequal for signal <n0011> created at line 83
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <seven_segment_display>.
    Related source file is "C:\Users\152\Desktop\lab3.6\seven_segment_display.v".
WARNING:Xst:647 - Input <hundred_hz_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <min0_temp> created at line 35.
    Found 4-bit subtractor for signal <sec0_temp> created at line 37.
    Found 4x4-bit multiplier for signal <PWR_5_o_min1_temp[3]_MuLt_1_OUT> created at line 48.
    Found 4x4-bit multiplier for signal <PWR_5_o_sec1_temp[3]_MuLt_4_OUT> created at line 51.
    Found 16x7-bit Read Only RAM for signal <vec2>
    Found 16x7-bit Read Only RAM for signal <vec3>
    Found 16x7-bit Read Only RAM for signal <vec0>
    Found 16x7-bit Read Only RAM for signal <vec1>
    Summary:
	inferred   4 RAM(s).
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
Unit <seven_segment_display> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal <GND_6_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND_6_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
    Found 8-bit adder for signal <GND_6_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0177> created at line 0.
    Found 7-bit adder for signal <GND_6_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <n0181> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <n0185> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_6_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <final_display>.
    Related source file is "C:\Users\152\Desktop\lab3.6\final_display.v".
    Found 4-bit register for signal <anode_temp>.
    Found 7-bit register for signal <cathode_temp>.
    Found 2-bit register for signal <seg_case>.
    Found 2-bit adder for signal <seg_case[1]_GND_8_o_add_17_OUT> created at line 108.
    Found 4x4-bit Read Only RAM for signal <anode_temp[3]_GND_8_o_mux_31_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <cathode_temp[6]_vec3[6]_mux_32_OUT> created at line 63.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <final_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 33
 10-bit adder                                          : 4
 2-bit adder                                           : 1
 25-bit adder                                          : 2
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 4-bit subtractor                                      : 2
 6-bit adder                                           : 10
 7-bit adder                                           : 4
 8-bit adder                                           : 4
 9-bit adder                                           : 4
# Registers                                            : 16
 1-bit register                                        : 5
 2-bit register                                        : 1
 25-bit register                                       : 2
 26-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 6-bit register                                        : 2
 7-bit register                                        : 1
# Comparators                                          : 16
 10-bit comparator lessequal                           : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 7
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 72
 1-bit 2-to-1 multiplexer                              : 37
 25-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 18
 7-bit 2-to-1 multiplexer                              : 12
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <twoHz_counter>: 1 register on signal <twoHz_counter>.
The following registers are absorbed into counter <hundredHz_counter>: 1 register on signal <hundredHz_counter>.
The following registers are absorbed into counter <blinkHz_counter>: 1 register on signal <blinkHz_counter>.
The following registers are absorbed into counter <oneHz_counter>: 1 register on signal <oneHz_counter>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <final_display>.
The following registers are absorbed into counter <seg_case>: 1 register on signal <seg_case>.
INFO:Xst:3231 - The small RAM <Mram_anode_temp[3]_GND_8_o_mux_31_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <seg_case>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <final_display> synthesized (advanced).

Synthesizing (advanced) Unit <seven_segment_display>.
	Multiplier <Mmult_PWR_5_o_min1_temp[3]_MuLt_1_OUT> in block <seven_segment_display> and adder/subtractor <Msub_min0_temp> in block <seven_segment_display> are combined into a MAC<Maddsub_PWR_5_o_min1_temp[3]_MuLt_1_OUT>.
	Multiplier <Mmult_PWR_5_o_sec1_temp[3]_MuLt_4_OUT> in block <seven_segment_display> and adder/subtractor <Msub_sec0_temp> in block <seven_segment_display> are combined into a MAC<Maddsub_PWR_5_o_sec1_temp[3]_MuLt_4_OUT>.
Unit <seven_segment_display> synthesized (advanced).

Synthesizing (advanced) Unit <stop_watch>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <seg_display/Mram_vec0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <seg_display/sec0_temp> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vec0>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <seg_display/Mram_vec2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <seg_display/min0_temp> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vec2>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <seg_display/Mram_vec1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <seg_display/n0021> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vec1>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <seg_display/Mram_vec3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <seg_display/n0019> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vec3>          |          |
    -----------------------------------------------------------------------
Unit <stop_watch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 2
 4x4-to-4-bit MAC                                      : 2
# Adders/Subtractors                                   : 14
 6-bit adder                                           : 2
 6-bit adder carry in                                  : 12
# Counters                                             : 5
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
 26-bit up counter                                     : 1
 27-bit up counter                                     : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 16
 10-bit comparator lessequal                           : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 7
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 68
 1-bit 2-to-1 multiplexer                              : 37
 6-bit 2-to-1 multiplexer                              : 18
 7-bit 2-to-1 multiplexer                              : 12
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <stop_watch> ...

Optimizing unit <clock_divider> ...

Optimizing unit <debouncing> ...

Optimizing unit <final_display> ...
WARNING:Xst:1293 - FF/Latch <clk_div/oneHz_counter_26> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_div/blinkHz_counter_24> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_div/hundredHz_counter_24> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_div/hundredHz_counter_23> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_div/hundredHz_counter_22> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_div/hundredHz_counter_21> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_div/hundredHz_counter_20> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_div/hundredHz_counter_19> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_div/hundredHz_counter_18> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_div/hundredHz_counter_17> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clk_div/twoHz_counter_25> has a constant value of 0 in block <stop_watch>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk_div/oneHz_counter_0> in Unit <stop_watch> is equivalent to the following 3 FFs/Latches, which will be removed : <clk_div/blinkHz_counter_0> <clk_div/hundredHz_counter_0> <clk_div/twoHz_counter_0> 
INFO:Xst:2261 - The FF/Latch <clk_div/oneHz_counter_1> in Unit <stop_watch> is equivalent to the following 3 FFs/Latches, which will be removed : <clk_div/blinkHz_counter_1> <clk_div/hundredHz_counter_1> <clk_div/twoHz_counter_1> 
INFO:Xst:2261 - The FF/Latch <clk_div/oneHz_counter_2> in Unit <stop_watch> is equivalent to the following 3 FFs/Latches, which will be removed : <clk_div/blinkHz_counter_2> <clk_div/hundredHz_counter_2> <clk_div/twoHz_counter_2> 
INFO:Xst:2261 - The FF/Latch <clk_div/oneHz_counter_3> in Unit <stop_watch> is equivalent to the following 2 FFs/Latches, which will be removed : <clk_div/blinkHz_counter_3> <clk_div/twoHz_counter_3> 
INFO:Xst:2261 - The FF/Latch <clk_div/oneHz_counter_4> in Unit <stop_watch> is equivalent to the following 2 FFs/Latches, which will be removed : <clk_div/blinkHz_counter_4> <clk_div/twoHz_counter_4> 
INFO:Xst:2261 - The FF/Latch <clk_div/oneHz_counter_5> in Unit <stop_watch> is equivalent to the following FF/Latch, which will be removed : <clk_div/twoHz_counter_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stop_watch, actual ratio is 3.
FlipFlop clk_div/oneHz_counter_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <stop_watch> :
	Found 2-bit shift register for signal <debouncer/step_d_pause_1>.
	Found 2-bit shift register for signal <debouncer/step_d_rst_1>.
Unit <stop_watch> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 111
 Flip-Flops                                            : 111
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stop_watch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 451
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 88
#      LUT2                        : 53
#      LUT3                        : 5
#      LUT4                        : 19
#      LUT5                        : 43
#      LUT6                        : 60
#      MUXCY                       : 88
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 113
#      FD                          : 16
#      FDC                         : 79
#      FDCE                        : 16
#      FDE                         : 2
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             113  out of  18224     0%  
 Number of Slice LUTs:                  278  out of   9112     3%  
    Number used as Logic:               276  out of   9112     3%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    279
   Number with an unused Flip Flop:     166  out of    279    59%  
   Number with an unused LUT:             1  out of    279     0%  
   Number of fully used LUT-FF pairs:   112  out of    279    40%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+---------------------------------+-------+
Clock Signal                               | Clock buffer(FF name)           | Load  |
-------------------------------------------+---------------------------------+-------+
deb_pause(debouncer/debounced_pause1:O)    | NONE(*)(counting/is_pause)      | 1     |
counting/adj_clk(counting/Mmux_adj_clk11:O)| NONE(*)(counting/minutes_temp_0)| 12    |
clk                                        | BUFGP                           | 83    |
clk_div/hundred_hz_temp                    | NONE(debouncer/step_d_pause_0)  | 19    |
-------------------------------------------+---------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.020ns (Maximum Frequency: 248.738MHz)
   Minimum input arrival time before clock: 3.972ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'deb_pause'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            counting/is_pause (FF)
  Destination:       counting/is_pause (FF)
  Source Clock:      deb_pause rising
  Destination Clock: deb_pause rising

  Data Path: counting/is_pause to counting/is_pause
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  counting/is_pause (counting/is_pause)
     INV:I->O              1   0.206   0.579  counting/is_pause_INV_10_o1_INV_0 (counting/is_pause_INV_10_o)
     FD:D                      0.102          counting/is_pause
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'counting/adj_clk'
  Clock period: 4.020ns (frequency: 248.738MHz)
  Total number of paths / destination ports: 203 / 18
-------------------------------------------------------------------------
Delay:               4.020ns (Levels of Logic = 2)
  Source:            counting/seconds_temp_5 (FF)
  Destination:       counting/minutes_temp_0 (FF)
  Source Clock:      counting/adj_clk rising
  Destination Clock: counting/adj_clk rising

  Data Path: counting/seconds_temp_5 to counting/minutes_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   1.326  counting/seconds_temp_5 (counting/seconds_temp_5)
     LUT6:I1->O            7   0.203   0.774  counting/n00091 (counting/n0009)
     LUT4:I3->O            6   0.205   0.744  counting/_n0068_inv1 (counting/_n0068_inv)
     FDCE:CE                   0.322          counting/minutes_temp_0
    ----------------------------------------
    Total                      4.020ns (1.177ns logic, 2.843ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.998ns (frequency: 250.150MHz)
  Total number of paths / destination ports: 3058 / 87
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 3)
  Source:            clk_div/oneHz_counter_8 (FF)
  Destination:       clk_div/oneHz_counter_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div/oneHz_counter_8 to clk_div/oneHz_counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clk_div/oneHz_counter_8 (clk_div/oneHz_counter_8)
     LUT6:I0->O            3   0.203   0.898  clk_div/GND_2_o_GND_2_o_equal_2_o<26>4 (clk_div/GND_2_o_GND_2_o_equal_2_o<26>3)
     LUT6:I2->O           14   0.203   0.958  clk_div/GND_2_o_GND_2_o_equal_2_o<26>5 (clk_div/GND_2_o_GND_2_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  clk_div/Mcount_oneHz_counter_eqn_251 (clk_div/Mcount_oneHz_counter_eqn_25)
     FDC:D                     0.102          clk_div/oneHz_counter_25
    ----------------------------------------
    Total                      3.998ns (1.160ns logic, 2.838ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/hundred_hz_temp'
  Clock period: 3.134ns (frequency: 319.101MHz)
  Total number of paths / destination ports: 47 / 17
-------------------------------------------------------------------------
Delay:               3.134ns (Levels of Logic = 2)
  Source:            f_dis/seg_case_1 (FF)
  Destination:       f_dis/cathode_temp_1 (FF)
  Source Clock:      clk_div/hundred_hz_temp rising
  Destination Clock: clk_div/hundred_hz_temp rising

  Data Path: f_dis/seg_case_1 to f_dis/cathode_temp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.447   1.173  f_dis/seg_case_1 (f_dis/seg_case_1)
     LUT4:I3->O            7   0.205   1.002  f_dis/Mmux_cathode_temp[6]_vec3[6]_mux_32_OUT121 (f_dis/Mmux_cathode_temp[6]_vec3[6]_mux_32_OUT12)
     LUT6:I3->O            1   0.205   0.000  f_dis/Mmux_cathode_temp[6]_vec3[6]_mux_32_OUT25 (f_dis/cathode_temp[6]_vec3[6]_mux_32_OUT<1>)
     FD:D                      0.102          f_dis/cathode_temp_1
    ----------------------------------------
    Total                      3.134ns (0.959ns logic, 2.175ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'counting/adj_clk'
  Total number of paths / destination ports: 42 / 24
-------------------------------------------------------------------------
Offset:              3.921ns (Levels of Logic = 3)
  Source:            adj (PAD)
  Destination:       counting/seconds_temp_3 (FF)
  Destination Clock: counting/adj_clk rising

  Data Path: adj to counting/seconds_temp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  adj_IBUF (adj_IBUF)
     LUT4:I1->O            1   0.205   0.827  counting/Mmux_seconds_temp[5]_seconds_temp[5]_mux_17_OUT_rs_xor<4>11_SW0 (N36)
     LUT6:I2->O            1   0.203   0.000  counting/Mmux_seconds_temp[5]_seconds_temp[5]_mux_17_OUT_rs_xor<4>11 (counting/seconds_temp[5]_seconds_temp[5]_mux_17_OUT<4>)
     FDCE:D                    0.102          counting/seconds_temp_4
    ----------------------------------------
    Total                      3.921ns (1.732ns logic, 2.189ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 83 / 83
-------------------------------------------------------------------------
Offset:              3.423ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk_div/oneHz_counter_25 (FF)
  Destination Clock: clk rising

  Data Path: rst to clk_div/oneHz_counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            84   1.222   1.771  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          clk_div/one_hz_temp
    ----------------------------------------
    Total                      3.423ns (1.652ns logic, 1.771ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div/hundred_hz_temp'
  Total number of paths / destination ports: 16 / 9
-------------------------------------------------------------------------
Offset:              3.972ns (Levels of Logic = 3)
  Source:            adj (PAD)
  Destination:       f_dis/cathode_temp_1 (FF)
  Destination Clock: clk_div/hundred_hz_temp rising

  Data Path: adj to f_dis/cathode_temp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.238  adj_IBUF (adj_IBUF)
     LUT4:I2->O            7   0.203   1.002  f_dis/Mmux_cathode_temp[6]_vec3[6]_mux_32_OUT121 (f_dis/Mmux_cathode_temp[6]_vec3[6]_mux_32_OUT12)
     LUT6:I3->O            1   0.205   0.000  f_dis/Mmux_cathode_temp[6]_vec3[6]_mux_32_OUT25 (f_dis/cathode_temp[6]_vec3[6]_mux_32_OUT<1>)
     FD:D                      0.102          f_dis/cathode_temp_1
    ----------------------------------------
    Total                      3.972ns (1.732ns logic, 2.240ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/hundred_hz_temp'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            f_dis/anode_temp_3 (FF)
  Destination:       anode<3> (PAD)
  Source Clock:      clk_div/hundred_hz_temp rising

  Data Path: f_dis/anode_temp_3 to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  f_dis/anode_temp_3 (f_dis/anode_temp_3)
     OBUF:I->O                 2.571          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.998|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/hundred_hz_temp
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk                    |    2.806|         |         |         |
clk_div/hundred_hz_temp|    3.134|         |         |         |
counting/adj_clk       |    5.854|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock counting/adj_clk
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk_div/hundred_hz_temp|    2.672|         |         |         |
counting/adj_clk       |    4.020|         |         |         |
deb_pause              |    2.597|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock deb_pause
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
deb_pause      |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.20 secs
 
--> 

Total memory usage is 258716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :   13 (   0 filtered)

