<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART_Test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="baud_rate.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="baud_rate.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="baud_rate.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rx_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rx_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="uart_rx.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="uart_rx.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_rx.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="uart_rx.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="uart_rx.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="uart_rx.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_tx.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="uart_tx.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="uart_tx.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_tx_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_tx_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="uart_tx_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_tx_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1636916468" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1636916468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637412359" xil_pn:in_ck="-4571720712642960102" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1637412359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="vsource/baud_rate.v"/>
      <outfile xil_pn:name="vsource/uart_rx.v"/>
      <outfile xil_pn:name="vsource/uart_test_top.v"/>
      <outfile xil_pn:name="vsource/uart_tx.v"/>
      <outfile xil_pn:name="vtest/rx_tb.v"/>
      <outfile xil_pn:name="vtest/tx_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1637412365" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5162138705753191779" xil_pn:start_ts="1637412365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637412365" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4662348048163734437" xil_pn:start_ts="1637412365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637412365" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3481211246374480382" xil_pn:start_ts="1637412365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637412365" xil_pn:in_ck="-4571720712642960102" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1637412365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="vsource/baud_rate.v"/>
      <outfile xil_pn:name="vsource/uart_rx.v"/>
      <outfile xil_pn:name="vsource/uart_test_top.v"/>
      <outfile xil_pn:name="vsource/uart_tx.v"/>
      <outfile xil_pn:name="vtest/rx_tb.v"/>
      <outfile xil_pn:name="vtest/tx_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1637412370" xil_pn:in_ck="-4571720712642960102" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2044785933825949063" xil_pn:start_ts="1637412365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="uart_tx_test_beh.prj"/>
      <outfile xil_pn:name="uart_tx_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1637412371" xil_pn:in_ck="1124445868994241955" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1129166327675446204" xil_pn:start_ts="1637412370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="uart_tx_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1636911895" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1636911895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636911895" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3239763968361466554" xil_pn:start_ts="1636911895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1636911895" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3481211246374480382" xil_pn:start_ts="1636911895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1636911895" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1636911895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636911895" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8011460776835363964" xil_pn:start_ts="1636911895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1636911895" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1636911895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1636911895" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1822529904393349260" xil_pn:start_ts="1636911895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1636911901" xil_pn:in_ck="4852289114320050599" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4764033625786040017" xil_pn:start_ts="1636911895">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="uart_rx.lso"/>
      <outfile xil_pn:name="uart_rx.prj"/>
      <outfile xil_pn:name="uart_rx.syr"/>
      <outfile xil_pn:name="uart_rx.xst"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
