
Panel_release.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800200  000004de  00000552  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000004de  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000556  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000588  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000a8  00000000  00000000  000005c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001232  00000000  00000000  00000670  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ec6  00000000  00000000  000018a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000893  00000000  00000000  00002768  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000140  00000000  00000000  00002ffc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000695  00000000  00000000  0000313c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003b9  00000000  00000000  000037d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000078  00000000  00000000  00003b8a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	91 c0       	rjmp	.+290    	; 0x124 <__ctors_end>
   2:	00 00       	nop
   4:	de c1       	rjmp	.+956    	; 0x3c2 <__vector_1>
   6:	00 00       	nop
   8:	a4 c0       	rjmp	.+328    	; 0x152 <__bad_interrupt>
   a:	00 00       	nop
   c:	a2 c0       	rjmp	.+324    	; 0x152 <__bad_interrupt>
   e:	00 00       	nop
  10:	a0 c0       	rjmp	.+320    	; 0x152 <__bad_interrupt>
  12:	00 00       	nop
  14:	9e c0       	rjmp	.+316    	; 0x152 <__bad_interrupt>
  16:	00 00       	nop
  18:	9c c0       	rjmp	.+312    	; 0x152 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	9a c0       	rjmp	.+308    	; 0x152 <__bad_interrupt>
  1e:	00 00       	nop
  20:	98 c0       	rjmp	.+304    	; 0x152 <__bad_interrupt>
  22:	00 00       	nop
  24:	96 c0       	rjmp	.+300    	; 0x152 <__bad_interrupt>
  26:	00 00       	nop
  28:	94 c0       	rjmp	.+296    	; 0x152 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	92 c0       	rjmp	.+292    	; 0x152 <__bad_interrupt>
  2e:	00 00       	nop
  30:	90 c0       	rjmp	.+288    	; 0x152 <__bad_interrupt>
  32:	00 00       	nop
  34:	8e c0       	rjmp	.+284    	; 0x152 <__bad_interrupt>
  36:	00 00       	nop
  38:	8c c0       	rjmp	.+280    	; 0x152 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	8a c0       	rjmp	.+276    	; 0x152 <__bad_interrupt>
  3e:	00 00       	nop
  40:	88 c0       	rjmp	.+272    	; 0x152 <__bad_interrupt>
  42:	00 00       	nop
  44:	86 c0       	rjmp	.+268    	; 0x152 <__bad_interrupt>
  46:	00 00       	nop
  48:	84 c0       	rjmp	.+264    	; 0x152 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	82 c0       	rjmp	.+260    	; 0x152 <__bad_interrupt>
  4e:	00 00       	nop
  50:	80 c0       	rjmp	.+256    	; 0x152 <__bad_interrupt>
  52:	00 00       	nop
  54:	7e c0       	rjmp	.+252    	; 0x152 <__bad_interrupt>
  56:	00 00       	nop
  58:	7c c0       	rjmp	.+248    	; 0x152 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	7a c0       	rjmp	.+244    	; 0x152 <__bad_interrupt>
  5e:	00 00       	nop
  60:	78 c0       	rjmp	.+240    	; 0x152 <__bad_interrupt>
  62:	00 00       	nop
  64:	76 c0       	rjmp	.+236    	; 0x152 <__bad_interrupt>
  66:	00 00       	nop
  68:	74 c0       	rjmp	.+232    	; 0x152 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	72 c0       	rjmp	.+228    	; 0x152 <__bad_interrupt>
  6e:	00 00       	nop
  70:	70 c0       	rjmp	.+224    	; 0x152 <__bad_interrupt>
  72:	00 00       	nop
  74:	6e c0       	rjmp	.+220    	; 0x152 <__bad_interrupt>
  76:	00 00       	nop
  78:	6c c0       	rjmp	.+216    	; 0x152 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	6a c0       	rjmp	.+212    	; 0x152 <__bad_interrupt>
  7e:	00 00       	nop
  80:	68 c0       	rjmp	.+208    	; 0x152 <__bad_interrupt>
  82:	00 00       	nop
  84:	66 c0       	rjmp	.+204    	; 0x152 <__bad_interrupt>
  86:	00 00       	nop
  88:	64 c0       	rjmp	.+200    	; 0x152 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	62 c0       	rjmp	.+196    	; 0x152 <__bad_interrupt>
  8e:	00 00       	nop
  90:	60 c0       	rjmp	.+192    	; 0x152 <__bad_interrupt>
  92:	00 00       	nop
  94:	5e c0       	rjmp	.+188    	; 0x152 <__bad_interrupt>
  96:	00 00       	nop
  98:	5c c0       	rjmp	.+184    	; 0x152 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	5a c0       	rjmp	.+180    	; 0x152 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	58 c0       	rjmp	.+176    	; 0x152 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	56 c0       	rjmp	.+172    	; 0x152 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	54 c0       	rjmp	.+168    	; 0x152 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	52 c0       	rjmp	.+164    	; 0x152 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	50 c0       	rjmp	.+160    	; 0x152 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	4e c0       	rjmp	.+156    	; 0x152 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	4c c0       	rjmp	.+152    	; 0x152 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	4a c0       	rjmp	.+148    	; 0x152 <__bad_interrupt>
  be:	00 00       	nop
  c0:	48 c0       	rjmp	.+144    	; 0x152 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	46 c0       	rjmp	.+140    	; 0x152 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	44 c0       	rjmp	.+136    	; 0x152 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	42 c0       	rjmp	.+132    	; 0x152 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	40 c0       	rjmp	.+128    	; 0x152 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	3e c0       	rjmp	.+124    	; 0x152 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	3c c0       	rjmp	.+120    	; 0x152 <__bad_interrupt>
  da:	00 00       	nop
  dc:	3a c0       	rjmp	.+116    	; 0x152 <__bad_interrupt>
  de:	00 00       	nop
  e0:	38 c0       	rjmp	.+112    	; 0x152 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	05 01       	movw	r0, r10
  e6:	09 01       	movw	r0, r18
  e8:	0d 01       	movw	r0, r26
  ea:	11 01       	movw	r2, r2
  ec:	15 01       	movw	r2, r10
  ee:	19 01       	movw	r2, r18
  f0:	1d 01       	movw	r2, r26
  f2:	21 01       	movw	r4, r2
  f4:	3d 01       	movw	r6, r26
  f6:	41 01       	movw	r8, r2
  f8:	45 01       	movw	r8, r10
  fa:	49 01       	movw	r8, r18
  fc:	4d 01       	movw	r8, r26
  fe:	51 01       	movw	r10, r2
 100:	55 01       	movw	r10, r10
 102:	59 01       	movw	r10, r18
 104:	7a 01       	movw	r14, r20
 106:	7e 01       	movw	r14, r28
 108:	82 01       	movw	r16, r4
 10a:	86 01       	movw	r16, r12
 10c:	8a 01       	movw	r16, r20
 10e:	8e 01       	movw	r16, r28
 110:	92 01       	movw	r18, r4
 112:	96 01       	movw	r18, r12
 114:	b2 01       	movw	r22, r4
 116:	b6 01       	movw	r22, r12
 118:	ba 01       	movw	r22, r20
 11a:	be 01       	movw	r22, r28
 11c:	c2 01       	movw	r24, r4
 11e:	c6 01       	movw	r24, r12
 120:	ca 01       	movw	r24, r20
 122:	ce 01       	movw	r24, r28

00000124 <__ctors_end>:
 124:	11 24       	eor	r1, r1
 126:	1f be       	out	0x3f, r1	; 63
 128:	cf ef       	ldi	r28, 0xFF	; 255
 12a:	d1 e2       	ldi	r29, 0x21	; 33
 12c:	de bf       	out	0x3e, r29	; 62
 12e:	cd bf       	out	0x3d, r28	; 61
 130:	00 e0       	ldi	r16, 0x00	; 0
 132:	0c bf       	out	0x3c, r16	; 60

00000134 <__do_copy_data>:
 134:	12 e0       	ldi	r17, 0x02	; 2
 136:	a0 e0       	ldi	r26, 0x00	; 0
 138:	b2 e0       	ldi	r27, 0x02	; 2
 13a:	ee ed       	ldi	r30, 0xDE	; 222
 13c:	f4 e0       	ldi	r31, 0x04	; 4
 13e:	00 e0       	ldi	r16, 0x00	; 0
 140:	0b bf       	out	0x3b, r16	; 59
 142:	02 c0       	rjmp	.+4      	; 0x148 <__do_copy_data+0x14>
 144:	07 90       	elpm	r0, Z+
 146:	0d 92       	st	X+, r0
 148:	a4 30       	cpi	r26, 0x04	; 4
 14a:	b1 07       	cpc	r27, r17
 14c:	d9 f7       	brne	.-10     	; 0x144 <__do_copy_data+0x10>
 14e:	02 d0       	rcall	.+4      	; 0x154 <main>
 150:	c4 c1       	rjmp	.+904    	; 0x4da <_exit>

00000152 <__bad_interrupt>:
 152:	56 cf       	rjmp	.-340    	; 0x0 <__vectors>

00000154 <main>:

int main(void)
{
	char input = 'B';
	initPorts();
	initInterrupt();
 154:	19 d0       	rcall	.+50     	; 0x188 <initPorts>
 156:	31 d0       	rcall	.+98     	; 0x1ba <initInterrupt>
	InitUART(9600, 8, 'N');
 158:	2e e4       	ldi	r18, 0x4E	; 78
 15a:	48 e0       	ldi	r20, 0x08	; 8
 15c:	60 e8       	ldi	r22, 0x80	; 128
 15e:	75 e2       	ldi	r23, 0x25	; 37
 160:	80 e0       	ldi	r24, 0x00	; 0
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	45 d1       	rcall	.+650    	; 0x3f0 <InitUART>
	//sei () ; // Enable the Global Interrupt Enable flag so that interrupts can be processed
	
	while (1)
	{
		// Wait for new character received
		while ( (UCSR0A & (1<<7)) == 0 )
 166:	c0 ec       	ldi	r28, 0xC0	; 192
 168:	d0 e0       	ldi	r29, 0x00	; 0
		{
			setInitials("H", "H", 'A');
		}
		// Then return it
		input = UDR0;
 16a:	06 ec       	ldi	r16, 0xC6	; 198
 16c:	10 e0       	ldi	r17, 0x00	; 0
 16e:	05 c0       	rjmp	.+10     	; 0x17a <main+0x26>
	while (1)
	{
		// Wait for new character received
		while ( (UCSR0A & (1<<7)) == 0 )
		{
			setInitials("H", "H", 'A');
 170:	41 e4       	ldi	r20, 0x41	; 65
 172:	61 e0       	ldi	r22, 0x01	; 1
 174:	72 e0       	ldi	r23, 0x02	; 2
 176:	cb 01       	movw	r24, r22
 178:	2a d0       	rcall	.+84     	; 0x1ce <setInitials>
	//sei () ; // Enable the Global Interrupt Enable flag so that interrupts can be processed
	
	while (1)
	{
		// Wait for new character received
		while ( (UCSR0A & (1<<7)) == 0 )
 17a:	88 81       	ld	r24, Y
 17c:	88 23       	and	r24, r24
		{
			setInitials("H", "H", 'A');
		}
		// Then return it
		input = UDR0;
 17e:	c4 f7       	brge	.-16     	; 0x170 <main+0x1c>
 180:	f8 01       	movw	r30, r16
		setLED(input);
 182:	80 81       	ld	r24, Z
 184:	0b d0       	rcall	.+22     	; 0x19c <setLED>
	}
 186:	f9 cf       	rjmp	.-14     	; 0x17a <main+0x26>

00000188 <initPorts>:
#include "Panel.h"

void initPorts()
{
	DDRG |= (1 << PING0) | (1 << PING1) | (1 << PING2) | (1 << PING3);	//Using portB {0,1}
 188:	83 b3       	in	r24, 0x13	; 19
 18a:	8f 60       	ori	r24, 0x0F	; 15
 18c:	83 bb       	out	0x13, r24	; 19
	DDRA = 0xFF;
 18e:	8f ef       	ldi	r24, 0xFF	; 255
 190:	81 b9       	out	0x01, r24	; 1
	DDRC = 0xFF;
 192:	87 b9       	out	0x07, r24	; 7
	DDRB |= (1 << PINB0) | (1 << PINB1);
 194:	84 b1       	in	r24, 0x04	; 4
 196:	83 60       	ori	r24, 0x03	; 3
 198:	84 b9       	out	0x04, r24	; 4
 19a:	08 95       	ret

0000019c <setLED>:

}

void setLED(char input)
{
	switch (input)
 19c:	82 34       	cpi	r24, 0x42	; 66
 19e:	39 f0       	breq	.+14     	; 0x1ae <setLED+0x12>
 1a0:	86 34       	cpi	r24, 0x46	; 70
 1a2:	41 f0       	breq	.+16     	; 0x1b4 <setLED+0x18>
 1a4:	81 34       	cpi	r24, 0x41	; 65
 1a6:	41 f4       	brne	.+16     	; 0x1b8 <setLED+0x1c>
	{
		case 'A':
		PORTG &= ~(1 << 0);
 1a8:	a0 98       	cbi	0x14, 0	; 20
		PORTG &= ~(1 << 1);
 1aa:	a1 98       	cbi	0x14, 1	; 20
		break;
 1ac:	08 95       	ret
		case 'B':
		PORTG |= (1 << 0);
 1ae:	a0 9a       	sbi	0x14, 0	; 20
		PORTG |= (1 << 1);
 1b0:	a1 9a       	sbi	0x14, 1	; 20
		break;
 1b2:	08 95       	ret
		case 'F':
		PORTG &= ~(1 << 0);
 1b4:	a0 98       	cbi	0x14, 0	; 20
		PORTG |= (1 << 1);
 1b6:	a1 9a       	sbi	0x14, 1	; 20
 1b8:	08 95       	ret

000001ba <initInterrupt>:
	}
}

void initInterrupt()
{
	DDRD &= ~(1 << 0);
 1ba:	50 98       	cbi	0x0a, 0	; 10
	// PD2 (PCINT0 pin) is now an input
	PORTD |= (1 << 0);
 1bc:	58 9a       	sbi	0x0b, 0	; 11
	// PD2 is now an input with pull-up enabled
	//EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	EICRA = 0b00000011;
 1be:	83 e0       	ldi	r24, 0x03	; 3
 1c0:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	EIMSK |= (1 << INT0);
 1c4:	e8 9a       	sbi	0x1d, 0	; 29

	////Making the zero-cross
	//DDRC |= (1 << 0);

	//Initializing
	UCSR0B = 0;
 1c6:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	// Global interrupt enable
	sei();
 1ca:	78 94       	sei
 1cc:	08 95       	ret

000001ce <setInitials>:
}

void setInitials(char* fN, char* lN, char portLetter)
{
 1ce:	cf 93       	push	r28
 1d0:	df 93       	push	r29
 1d2:	9c 01       	movw	r18, r24
 1d4:	eb 01       	movw	r28, r22
	condition = '1';
 1d6:	81 e3       	ldi	r24, 0x31	; 49
 1d8:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__data_start>
	do{
		condition = 0;
 1dc:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__data_start>
		if (portLetter == 'A') //Hvis man ønsker at ændre navnet på første initial på en lektor connected til portA
 1e0:	41 34       	cpi	r20, 0x41	; 65
 1e2:	09 f0       	breq	.+2      	; 0x1e6 <setInitials+0x18>
 1e4:	72 c0       	rjmp	.+228    	; 0x2ca <setInitials+0xfc>
		{
			PORTB |= 0b11111101;
 1e6:	85 b1       	in	r24, 0x05	; 5
 1e8:	8d 6f       	ori	r24, 0xFD	; 253
 1ea:	85 b9       	out	0x05, r24	; 5
			switch(fN[0]) //Hvis det første bogstav i fornavnet er:
 1ec:	d9 01       	movw	r26, r18
 1ee:	ec 91       	ld	r30, X
 1f0:	8e 2f       	mov	r24, r30
 1f2:	90 e0       	ldi	r25, 0x00	; 0
 1f4:	fc 01       	movw	r30, r24
 1f6:	e1 54       	subi	r30, 0x41	; 65
 1f8:	f1 09       	sbc	r31, r1
 1fa:	e8 30       	cpi	r30, 0x08	; 8
 1fc:	f1 05       	cpc	r31, r1
 1fe:	20 f5       	brcc	.+72     	; 0x248 <setInitials+0x7a>
 200:	88 27       	eor	r24, r24
 202:	ee 58       	subi	r30, 0x8E	; 142
 204:	ff 4f       	sbci	r31, 0xFF	; 255
 206:	8f 4f       	sbci	r24, 0xFF	; 255
 208:	60 c1       	rjmp	.+704    	; 0x4ca <__tablejump2__>
			{
				case 'A':		//A
				PORTA |= 0b11111010;
 20a:	82 b1       	in	r24, 0x02	; 2
 20c:	8a 6f       	ori	r24, 0xFA	; 250
 20e:	82 b9       	out	0x02, r24	; 2
				break;
 210:	1b c0       	rjmp	.+54     	; 0x248 <setInitials+0x7a>
				case 'B':		//b
				PORTA |= 0b00111110;
 212:	82 b1       	in	r24, 0x02	; 2
 214:	8e 63       	ori	r24, 0x3E	; 62
 216:	82 b9       	out	0x02, r24	; 2
				break;
 218:	17 c0       	rjmp	.+46     	; 0x248 <setInitials+0x7a>
				case 'C':		//C
				PORTA |= 0b01100110;
 21a:	82 b1       	in	r24, 0x02	; 2
 21c:	86 66       	ori	r24, 0x66	; 102
 21e:	82 b9       	out	0x02, r24	; 2
				break;
 220:	13 c0       	rjmp	.+38     	; 0x248 <setInitials+0x7a>
				case 'D':
				PORTA |= 0b11101110;
 222:	82 b1       	in	r24, 0x02	; 2
 224:	8e 6e       	ori	r24, 0xEE	; 238
 226:	82 b9       	out	0x02, r24	; 2
				break;
 228:	0f c0       	rjmp	.+30     	; 0x248 <setInitials+0x7a>
				case 'E':
				PORTA |= 0b11101110;
 22a:	82 b1       	in	r24, 0x02	; 2
 22c:	8e 6e       	ori	r24, 0xEE	; 238
 22e:	82 b9       	out	0x02, r24	; 2
				break;
 230:	0b c0       	rjmp	.+22     	; 0x248 <setInitials+0x7a>
				case 'F':
				PORTA |= 0b01110010;
 232:	82 b1       	in	r24, 0x02	; 2
 234:	82 67       	ori	r24, 0x72	; 114
 236:	82 b9       	out	0x02, r24	; 2
				break;
 238:	07 c0       	rjmp	.+14     	; 0x248 <setInitials+0x7a>
				case 'G':
				PORTA |= 0b11111100;
 23a:	82 b1       	in	r24, 0x02	; 2
 23c:	8c 6f       	ori	r24, 0xFC	; 252
 23e:	82 b9       	out	0x02, r24	; 2
				break;
 240:	03 c0       	rjmp	.+6      	; 0x248 <setInitials+0x7a>
				case 'H':
				PORTA |= 0b10111010;
 242:	82 b1       	in	r24, 0x02	; 2
 244:	8a 6b       	ori	r24, 0xBA	; 186
 246:	82 b9       	out	0x02, r24	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 248:	b5 e3       	ldi	r27, 0x35	; 53
 24a:	ba 95       	dec	r27
 24c:	f1 f7       	brne	.-4      	; 0x24a <setInitials+0x7c>
 24e:	00 00       	nop
				break;
			}
			
			_delay_us(10);		// Delay på 10us
			PORTA = 0b00000000; // Reset PORTA
 250:	12 b8       	out	0x02, r1	; 2
			PORTB &= 0b0000100; // Reset PORTB
 252:	85 b1       	in	r24, 0x05	; 5
 254:	84 70       	andi	r24, 0x04	; 4
 256:	85 b9       	out	0x05, r24	; 5
			PORTB |= 0b1111110; // Sætter pin 3 til udgang
 258:	85 b1       	in	r24, 0x05	; 5
 25a:	8e 67       	ori	r24, 0x7E	; 126
 25c:	85 b9       	out	0x05, r24	; 5
			
			switch(lN[0])
 25e:	e8 81       	ld	r30, Y
 260:	8e 2f       	mov	r24, r30
 262:	90 e0       	ldi	r25, 0x00	; 0
 264:	fc 01       	movw	r30, r24
 266:	e1 54       	subi	r30, 0x41	; 65
 268:	f1 09       	sbc	r31, r1
 26a:	e8 30       	cpi	r30, 0x08	; 8
 26c:	f1 05       	cpc	r31, r1
 26e:	20 f5       	brcc	.+72     	; 0x2b8 <setInitials+0xea>
 270:	88 27       	eor	r24, r24
 272:	e6 58       	subi	r30, 0x86	; 134
 274:	ff 4f       	sbci	r31, 0xFF	; 255
 276:	8f 4f       	sbci	r24, 0xFF	; 255
 278:	28 c1       	rjmp	.+592    	; 0x4ca <__tablejump2__>
			{
				case 'A':
				PORTA |= 0b11111010;
 27a:	82 b1       	in	r24, 0x02	; 2
 27c:	8a 6f       	ori	r24, 0xFA	; 250
 27e:	82 b9       	out	0x02, r24	; 2
				break;
 280:	1b c0       	rjmp	.+54     	; 0x2b8 <setInitials+0xea>
				case 'B':
				PORTA |= 0b00111110;
 282:	82 b1       	in	r24, 0x02	; 2
 284:	8e 63       	ori	r24, 0x3E	; 62
 286:	82 b9       	out	0x02, r24	; 2
				break;
 288:	17 c0       	rjmp	.+46     	; 0x2b8 <setInitials+0xea>
				case 'C':
				PORTA |= 0b01100110;
 28a:	82 b1       	in	r24, 0x02	; 2
 28c:	86 66       	ori	r24, 0x66	; 102
 28e:	82 b9       	out	0x02, r24	; 2
				break;
 290:	13 c0       	rjmp	.+38     	; 0x2b8 <setInitials+0xea>
				case 'D':
				PORTA |= 0b11101110;
 292:	82 b1       	in	r24, 0x02	; 2
 294:	8e 6e       	ori	r24, 0xEE	; 238
 296:	82 b9       	out	0x02, r24	; 2
				break;
 298:	0f c0       	rjmp	.+30     	; 0x2b8 <setInitials+0xea>
				case 'E':
				PORTA |= 0b01110110;
 29a:	82 b1       	in	r24, 0x02	; 2
 29c:	86 67       	ori	r24, 0x76	; 118
 29e:	82 b9       	out	0x02, r24	; 2
				break;
 2a0:	0b c0       	rjmp	.+22     	; 0x2b8 <setInitials+0xea>
				case 'F':
				PORTA |= 0b01110010;
 2a2:	82 b1       	in	r24, 0x02	; 2
 2a4:	82 67       	ori	r24, 0x72	; 114
 2a6:	82 b9       	out	0x02, r24	; 2
				break;
 2a8:	07 c0       	rjmp	.+14     	; 0x2b8 <setInitials+0xea>
				case 'G':
				PORTA |= 0b11111100;
 2aa:	82 b1       	in	r24, 0x02	; 2
 2ac:	8c 6f       	ori	r24, 0xFC	; 252
 2ae:	82 b9       	out	0x02, r24	; 2
				break;
 2b0:	03 c0       	rjmp	.+6      	; 0x2b8 <setInitials+0xea>
				case 'H':
				PORTA |= 0b10111010;
 2b2:	82 b1       	in	r24, 0x02	; 2
 2b4:	8a 6b       	ori	r24, 0xBA	; 186
 2b6:	82 b9       	out	0x02, r24	; 2
 2b8:	85 e3       	ldi	r24, 0x35	; 53
 2ba:	8a 95       	dec	r24
 2bc:	f1 f7       	brne	.-4      	; 0x2ba <setInitials+0xec>
 2be:	00 00       	nop
				break;
			}
			
			_delay_us(10);
			PORTA = 0b00000000; // Reset PORTA
 2c0:	12 b8       	out	0x02, r1	; 2
			PORTB &= 0b0001000; // Reset PORTB
 2c2:	85 b1       	in	r24, 0x05	; 5
 2c4:	88 70       	andi	r24, 0x08	; 8
 2c6:	85 b9       	out	0x05, r24	; 5
 2c8:	74 c0       	rjmp	.+232    	; 0x3b2 <setInitials+0x1e4>
		}
		else if (portLetter == 'C')
 2ca:	43 34       	cpi	r20, 0x43	; 67
 2cc:	09 f0       	breq	.+2      	; 0x2d0 <setInitials+0x102>
 2ce:	71 c0       	rjmp	.+226    	; 0x3b2 <setInitials+0x1e4>
		{
			PORTB |= 0b11110111;
 2d0:	85 b1       	in	r24, 0x05	; 5
 2d2:	87 6f       	ori	r24, 0xF7	; 247
 2d4:	85 b9       	out	0x05, r24	; 5
			switch(fN[0])
 2d6:	d9 01       	movw	r26, r18
 2d8:	ec 91       	ld	r30, X
 2da:	8e 2f       	mov	r24, r30
 2dc:	90 e0       	ldi	r25, 0x00	; 0
 2de:	fc 01       	movw	r30, r24
 2e0:	e1 54       	subi	r30, 0x41	; 65
 2e2:	f1 09       	sbc	r31, r1
 2e4:	e8 30       	cpi	r30, 0x08	; 8
 2e6:	f1 05       	cpc	r31, r1
 2e8:	20 f5       	brcc	.+72     	; 0x332 <setInitials+0x164>
 2ea:	88 27       	eor	r24, r24
 2ec:	ee 57       	subi	r30, 0x7E	; 126
 2ee:	ff 4f       	sbci	r31, 0xFF	; 255
 2f0:	8f 4f       	sbci	r24, 0xFF	; 255
 2f2:	eb c0       	rjmp	.+470    	; 0x4ca <__tablejump2__>
			{
				case 'A':
				PORTC |= 0b11111010;
 2f4:	88 b1       	in	r24, 0x08	; 8
 2f6:	8a 6f       	ori	r24, 0xFA	; 250
 2f8:	88 b9       	out	0x08, r24	; 8
				break;
 2fa:	1b c0       	rjmp	.+54     	; 0x332 <setInitials+0x164>
				case 'B':
				PORTC |= 0b00111110;
 2fc:	88 b1       	in	r24, 0x08	; 8
 2fe:	8e 63       	ori	r24, 0x3E	; 62
 300:	88 b9       	out	0x08, r24	; 8
				break;
 302:	17 c0       	rjmp	.+46     	; 0x332 <setInitials+0x164>
				case 'C':
				PORTC |= 0b01100110;
 304:	88 b1       	in	r24, 0x08	; 8
 306:	86 66       	ori	r24, 0x66	; 102
 308:	88 b9       	out	0x08, r24	; 8
				break;
 30a:	13 c0       	rjmp	.+38     	; 0x332 <setInitials+0x164>
				case 'D':
				PORTC |= 0b11101110;
 30c:	88 b1       	in	r24, 0x08	; 8
 30e:	8e 6e       	ori	r24, 0xEE	; 238
 310:	88 b9       	out	0x08, r24	; 8
				break;
 312:	0f c0       	rjmp	.+30     	; 0x332 <setInitials+0x164>
				case 'E':
				PORTC |= 0b11101110;
 314:	88 b1       	in	r24, 0x08	; 8
 316:	8e 6e       	ori	r24, 0xEE	; 238
 318:	88 b9       	out	0x08, r24	; 8
				break;
 31a:	0b c0       	rjmp	.+22     	; 0x332 <setInitials+0x164>
				case 'F':
				PORTC |= 0b01110010;
 31c:	88 b1       	in	r24, 0x08	; 8
 31e:	82 67       	ori	r24, 0x72	; 114
 320:	88 b9       	out	0x08, r24	; 8
				break;
 322:	07 c0       	rjmp	.+14     	; 0x332 <setInitials+0x164>
				case 'G':
				PORTC |= 0b11111100;
 324:	88 b1       	in	r24, 0x08	; 8
 326:	8c 6f       	ori	r24, 0xFC	; 252
 328:	88 b9       	out	0x08, r24	; 8
				break;
 32a:	03 c0       	rjmp	.+6      	; 0x332 <setInitials+0x164>
				case 'H':
				PORTC |= 0b10111010;
 32c:	88 b1       	in	r24, 0x08	; 8
 32e:	8a 6b       	ori	r24, 0xBA	; 186
 330:	88 b9       	out	0x08, r24	; 8
 332:	b5 e3       	ldi	r27, 0x35	; 53
 334:	ba 95       	dec	r27
 336:	f1 f7       	brne	.-4      	; 0x334 <setInitials+0x166>
 338:	00 00       	nop
				break;
			}
			_delay_us(10);
			PORTC = 0b00000000; // Reset PORTA
 33a:	18 b8       	out	0x08, r1	; 8
			PORTB &= 0b0001000; // Reset PORTB
 33c:	85 b1       	in	r24, 0x05	; 5
 33e:	88 70       	andi	r24, 0x08	; 8
 340:	85 b9       	out	0x05, r24	; 5
			PORTB |= 0b1111011; // Sætter PORTB som udgang
 342:	85 b1       	in	r24, 0x05	; 5
 344:	8b 67       	ori	r24, 0x7B	; 123
 346:	85 b9       	out	0x05, r24	; 5
			
			switch(lN[0])
 348:	e8 81       	ld	r30, Y
 34a:	8e 2f       	mov	r24, r30
 34c:	90 e0       	ldi	r25, 0x00	; 0
 34e:	fc 01       	movw	r30, r24
 350:	e1 54       	subi	r30, 0x41	; 65
 352:	f1 09       	sbc	r31, r1
 354:	e8 30       	cpi	r30, 0x08	; 8
 356:	f1 05       	cpc	r31, r1
 358:	20 f5       	brcc	.+72     	; 0x3a2 <setInitials+0x1d4>
 35a:	88 27       	eor	r24, r24
 35c:	e6 57       	subi	r30, 0x76	; 118
 35e:	ff 4f       	sbci	r31, 0xFF	; 255
 360:	8f 4f       	sbci	r24, 0xFF	; 255
 362:	b3 c0       	rjmp	.+358    	; 0x4ca <__tablejump2__>
			{
				case 'A':
				PORTC |= 0b11111010;
 364:	88 b1       	in	r24, 0x08	; 8
 366:	8a 6f       	ori	r24, 0xFA	; 250
 368:	88 b9       	out	0x08, r24	; 8
				break;
 36a:	1b c0       	rjmp	.+54     	; 0x3a2 <setInitials+0x1d4>
				case 'B':
				PORTC |= 0b00111110;
 36c:	88 b1       	in	r24, 0x08	; 8
 36e:	8e 63       	ori	r24, 0x3E	; 62
 370:	88 b9       	out	0x08, r24	; 8
				break;
 372:	17 c0       	rjmp	.+46     	; 0x3a2 <setInitials+0x1d4>
				case 'C':
				PORTC |= 0b01100110;
 374:	88 b1       	in	r24, 0x08	; 8
 376:	86 66       	ori	r24, 0x66	; 102
 378:	88 b9       	out	0x08, r24	; 8
				break;
 37a:	13 c0       	rjmp	.+38     	; 0x3a2 <setInitials+0x1d4>
				case 'D':
				PORTC |= 0b11101110;
 37c:	88 b1       	in	r24, 0x08	; 8
 37e:	8e 6e       	ori	r24, 0xEE	; 238
 380:	88 b9       	out	0x08, r24	; 8
				break;
 382:	0f c0       	rjmp	.+30     	; 0x3a2 <setInitials+0x1d4>
				case 'E':
				PORTC |= 0b01110110;
 384:	88 b1       	in	r24, 0x08	; 8
 386:	86 67       	ori	r24, 0x76	; 118
 388:	88 b9       	out	0x08, r24	; 8
				break;
 38a:	0b c0       	rjmp	.+22     	; 0x3a2 <setInitials+0x1d4>
				case 'F':
				PORTC |= 0b01110010;
 38c:	88 b1       	in	r24, 0x08	; 8
 38e:	82 67       	ori	r24, 0x72	; 114
 390:	88 b9       	out	0x08, r24	; 8
				break;
 392:	07 c0       	rjmp	.+14     	; 0x3a2 <setInitials+0x1d4>
				case 'G':
				PORTC |= 0b11111100;
 394:	88 b1       	in	r24, 0x08	; 8
 396:	8c 6f       	ori	r24, 0xFC	; 252
 398:	88 b9       	out	0x08, r24	; 8
				break;
 39a:	03 c0       	rjmp	.+6      	; 0x3a2 <setInitials+0x1d4>
				case 'H':
				PORTC |= 0b10111010;
 39c:	88 b1       	in	r24, 0x08	; 8
 39e:	8a 6b       	ori	r24, 0xBA	; 186
 3a0:	88 b9       	out	0x08, r24	; 8
 3a2:	85 e3       	ldi	r24, 0x35	; 53
 3a4:	8a 95       	dec	r24
 3a6:	f1 f7       	brne	.-4      	; 0x3a4 <setInitials+0x1d6>
 3a8:	00 00       	nop
				break;
			}

			_delay_us(10);
			PORTC = 0b00000000; // Reset PORTC
 3aa:	18 b8       	out	0x08, r1	; 8
			PORTB &= 0b0000100; // Reset PORTB
 3ac:	85 b1       	in	r24, 0x05	; 5
 3ae:	84 70       	andi	r24, 0x04	; 4
 3b0:	85 b9       	out	0x05, r24	; 5
		}
	} while(condition == '1');
 3b2:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
 3b6:	81 33       	cpi	r24, 0x31	; 49
 3b8:	09 f4       	brne	.+2      	; 0x3bc <setInitials+0x1ee>
 3ba:	10 cf       	rjmp	.-480    	; 0x1dc <setInitials+0xe>
}
 3bc:	df 91       	pop	r29
 3be:	cf 91       	pop	r28
 3c0:	08 95       	ret

000003c2 <__vector_1>:

ISR (INT0_vect)
{
 3c2:	1f 92       	push	r1
 3c4:	0f 92       	push	r0
 3c6:	0f b6       	in	r0, 0x3f	; 63
 3c8:	0f 92       	push	r0
 3ca:	11 24       	eor	r1, r1
 3cc:	8f 93       	push	r24
	if (condition == '1')
 3ce:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
 3d2:	81 33       	cpi	r24, 0x31	; 49
 3d4:	21 f4       	brne	.+8      	; 0x3de <__vector_1+0x1c>
	{
		condition = '0';
 3d6:	80 e3       	ldi	r24, 0x30	; 48
 3d8:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__data_start>
 3dc:	03 c0       	rjmp	.+6      	; 0x3e4 <__vector_1+0x22>
	}
	else
	{
		condition = '1';
 3de:	81 e3       	ldi	r24, 0x31	; 49
 3e0:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__data_start>
	}
 3e4:	8f 91       	pop	r24
 3e6:	0f 90       	pop	r0
 3e8:	0f be       	out	0x3f, r0	; 63
 3ea:	0f 90       	pop	r0
 3ec:	1f 90       	pop	r1
 3ee:	18 95       	reti

000003f0 <InitUART>:
	BaudRate: Wanted Baud Rate (300-115200).
	Databits: Wanted number of Data Bits (5-8).
	Parity: 'E' (Even parity), 'O' (Odd parity), otherwise No Parity.
*************************************************************************/
void InitUART(unsigned long BaudRate, unsigned char DataBit, char Parity)
{
 3f0:	0f 93       	push	r16
 3f2:	1f 93       	push	r17
 3f4:	52 2f       	mov	r21, r18
  if ((BaudRate >= 300) && (BaudRate <= 115200) && (DataBit >=5) && (DataBit <= 8))
 3f6:	8b 01       	movw	r16, r22
 3f8:	9c 01       	movw	r18, r24
 3fa:	0c 52       	subi	r16, 0x2C	; 44
 3fc:	11 40       	sbci	r17, 0x01	; 1
 3fe:	21 09       	sbc	r18, r1
 400:	31 09       	sbc	r19, r1
 402:	05 3d       	cpi	r16, 0xD5	; 213
 404:	10 4c       	sbci	r17, 0xC0	; 192
 406:	21 40       	sbci	r18, 0x01	; 1
 408:	31 05       	cpc	r19, r1
 40a:	d0 f5       	brcc	.+116    	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
 40c:	45 50       	subi	r20, 0x05	; 5
 40e:	44 30       	cpi	r20, 0x04	; 4
 410:	b8 f5       	brcc	.+110    	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
  { 
    // "Normal" clock, no multiprocessor mode (= default)
    UCSR0A = 0b00100000;
 412:	20 e2       	ldi	r18, 0x20	; 32
 414:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7000c0>
    // No interrupts enabled
    // Receiver enabled
    // Transmitter enabled
    // No 9 bit operation
    UCSR0B = 0b00011000;	
 418:	28 e1       	ldi	r18, 0x18	; 24
 41a:	20 93 c1 00 	sts	0x00C1, r18	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
    // Asynchronous operation, 1 stop bit
    // Bit 2 and bit 1 controls the number of data bits
    UCSR0C = (DataBit-5)<<1;
 41e:	44 0f       	add	r20, r20
 420:	40 93 c2 00 	sts	0x00C2, r20	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	// Set parity bits (if parity used)
	if (Parity == 'E')
 424:	55 34       	cpi	r21, 0x45	; 69
 426:	31 f4       	brne	.+12     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
      UCSR0C |= 0b00100000;
 428:	e2 ec       	ldi	r30, 0xC2	; 194
 42a:	f0 e0       	ldi	r31, 0x00	; 0
 42c:	20 81       	ld	r18, Z
 42e:	20 62       	ori	r18, 0x20	; 32
 430:	20 83       	st	Z, r18
 432:	07 c0       	rjmp	.+14     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
    else if (Parity == 'O')	  
 434:	5f 34       	cpi	r21, 0x4F	; 79
 436:	29 f4       	brne	.+10     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
      UCSR0C |= 0b00110000;	
 438:	e2 ec       	ldi	r30, 0xC2	; 194
 43a:	f0 e0       	ldi	r31, 0x00	; 0
 43c:	20 81       	ld	r18, Z
 43e:	20 63       	ori	r18, 0x30	; 48
 440:	20 83       	st	Z, r18
    // Set Baud Rate according to the parameter BaudRate:
    UBRR0 = XTAL/(16*BaudRate) - 1;
 442:	dc 01       	movw	r26, r24
 444:	cb 01       	movw	r24, r22
 446:	88 0f       	add	r24, r24
 448:	99 1f       	adc	r25, r25
 44a:	aa 1f       	adc	r26, r26
 44c:	bb 1f       	adc	r27, r27
 44e:	88 0f       	add	r24, r24
 450:	99 1f       	adc	r25, r25
 452:	aa 1f       	adc	r26, r26
 454:	bb 1f       	adc	r27, r27
 456:	9c 01       	movw	r18, r24
 458:	ad 01       	movw	r20, r26
 45a:	22 0f       	add	r18, r18
 45c:	33 1f       	adc	r19, r19
 45e:	44 1f       	adc	r20, r20
 460:	55 1f       	adc	r21, r21
 462:	22 0f       	add	r18, r18
 464:	33 1f       	adc	r19, r19
 466:	44 1f       	adc	r20, r20
 468:	55 1f       	adc	r21, r21
 46a:	60 e0       	ldi	r22, 0x00	; 0
 46c:	74 e2       	ldi	r23, 0x24	; 36
 46e:	84 ef       	ldi	r24, 0xF4	; 244
 470:	90 e0       	ldi	r25, 0x00	; 0
 472:	09 d0       	rcall	.+18     	; 0x486 <__udivmodsi4>
 474:	21 50       	subi	r18, 0x01	; 1
 476:	31 09       	sbc	r19, r1
 478:	30 93 c5 00 	sts	0x00C5, r19	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
 47c:	20 93 c4 00 	sts	0x00C4, r18	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
  }  
}
 480:	1f 91       	pop	r17
 482:	0f 91       	pop	r16
 484:	08 95       	ret

00000486 <__udivmodsi4>:
 486:	a1 e2       	ldi	r26, 0x21	; 33
 488:	1a 2e       	mov	r1, r26
 48a:	aa 1b       	sub	r26, r26
 48c:	bb 1b       	sub	r27, r27
 48e:	fd 01       	movw	r30, r26
 490:	0d c0       	rjmp	.+26     	; 0x4ac <__udivmodsi4_ep>

00000492 <__udivmodsi4_loop>:
 492:	aa 1f       	adc	r26, r26
 494:	bb 1f       	adc	r27, r27
 496:	ee 1f       	adc	r30, r30
 498:	ff 1f       	adc	r31, r31
 49a:	a2 17       	cp	r26, r18
 49c:	b3 07       	cpc	r27, r19
 49e:	e4 07       	cpc	r30, r20
 4a0:	f5 07       	cpc	r31, r21
 4a2:	20 f0       	brcs	.+8      	; 0x4ac <__udivmodsi4_ep>
 4a4:	a2 1b       	sub	r26, r18
 4a6:	b3 0b       	sbc	r27, r19
 4a8:	e4 0b       	sbc	r30, r20
 4aa:	f5 0b       	sbc	r31, r21

000004ac <__udivmodsi4_ep>:
 4ac:	66 1f       	adc	r22, r22
 4ae:	77 1f       	adc	r23, r23
 4b0:	88 1f       	adc	r24, r24
 4b2:	99 1f       	adc	r25, r25
 4b4:	1a 94       	dec	r1
 4b6:	69 f7       	brne	.-38     	; 0x492 <__udivmodsi4_loop>
 4b8:	60 95       	com	r22
 4ba:	70 95       	com	r23
 4bc:	80 95       	com	r24
 4be:	90 95       	com	r25
 4c0:	9b 01       	movw	r18, r22
 4c2:	ac 01       	movw	r20, r24
 4c4:	bd 01       	movw	r22, r26
 4c6:	cf 01       	movw	r24, r30
 4c8:	08 95       	ret

000004ca <__tablejump2__>:
 4ca:	ee 0f       	add	r30, r30
 4cc:	ff 1f       	adc	r31, r31
 4ce:	88 1f       	adc	r24, r24
 4d0:	8b bf       	out	0x3b, r24	; 59
 4d2:	07 90       	elpm	r0, Z+
 4d4:	f6 91       	elpm	r31, Z
 4d6:	e0 2d       	mov	r30, r0
 4d8:	19 94       	eijmp

000004da <_exit>:
 4da:	f8 94       	cli

000004dc <__stop_program>:
 4dc:	ff cf       	rjmp	.-2      	; 0x4dc <__stop_program>
