LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY Bidir_shift_reg is port
	(
   CLK				: in	std_logic	:= '0';
	RESET_n			: in	std_logic	:= '0';
	CLK_EN			: in	std_logic	:= '0';
 	LEFT0_RIGHT1	: in	std_logic	:= '0';
	REG_BITS			: out	std_logic_vector(7 downto 0)							
	);
END Entity;