{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762377818330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762377818330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 05 16:23:38 2025 " "Processing started: Wed Nov 05 16:23:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762377818330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377818330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_kg -c lab6_kg " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_kg -c lab6_kg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377818330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762377818859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762377818859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377826775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377826775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377826777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377826777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377826779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377826779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377826781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377826781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377826785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377826785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memtoreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_memtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memtoreg " "Found entity 1: mux_memtoreg" {  } { { "mux_memtoreg.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/mux_memtoreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377826787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377826787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_alusrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alusrc " "Found entity 1: mux_alusrc" {  } { { "mux_alusrc.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/mux_alusrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377826789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377826789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdst.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_regdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_regdst " "Found entity 1: mux_regdst" {  } { { "mux_regdst.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/mux_regdst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377826791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377826791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377826793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377826793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762377826827 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.sv(20) " "Verilog HDL Case Statement information at top.sv(20): all case item expressions in this case statement are onehot" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1762377826829 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:u_se " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:u_se\"" {  } { { "top.sv" "u_se" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377826844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regdst mux_regdst:u_mux_regdst " "Elaborating entity \"mux_regdst\" for hierarchy \"mux_regdst:u_mux_regdst\"" {  } { { "top.sv" "u_mux_regdst" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377826846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:u_rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:u_rf\"" {  } { { "top.sv" "u_rf" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377826851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alusrc mux_alusrc:u_mux_alusrc " "Elaborating entity \"mux_alusrc\" for hierarchy \"mux_alusrc:u_mux_alusrc\"" {  } { { "top.sv" "u_mux_alusrc" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377826859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:u_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:u_alu\"" {  } { { "top.sv" "u_alu" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377826864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:u_dm " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:u_dm\"" {  } { { "top.sv" "u_dm" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377826866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_memtoreg mux_memtoreg:u_mux_m2r " "Elaborating entity \"mux_memtoreg\" for hierarchy \"mux_memtoreg:u_mux_m2r\"" {  } { { "top.sv" "u_mux_m2r" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377826912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u_disp " "Elaborating entity \"display\" for hierarchy \"display:u_disp\"" {  } { { "top.sv" "u_disp" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377826918 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[3\] GND " "Pin \"ALUResult\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[4\] GND " "Pin \"ALUResult\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[5\] GND " "Pin \"ALUResult\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[6\] GND " "Pin \"ALUResult\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[7\] GND " "Pin \"ALUResult\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[8\] GND " "Pin \"ALUResult\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[9\] GND " "Pin \"ALUResult\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[10\] GND " "Pin \"ALUResult\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[11\] GND " "Pin \"ALUResult\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[12\] GND " "Pin \"ALUResult\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[13\] GND " "Pin \"ALUResult\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[14\] GND " "Pin \"ALUResult\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[15\] GND " "Pin \"ALUResult\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[16\] GND " "Pin \"ALUResult\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[17\] GND " "Pin \"ALUResult\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[18\] GND " "Pin \"ALUResult\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[19\] GND " "Pin \"ALUResult\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[20\] GND " "Pin \"ALUResult\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[21\] GND " "Pin \"ALUResult\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[22\] GND " "Pin \"ALUResult\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[23\] GND " "Pin \"ALUResult\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[24\] GND " "Pin \"ALUResult\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[25\] GND " "Pin \"ALUResult\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[26\] GND " "Pin \"ALUResult\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[27\] GND " "Pin \"ALUResult\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[28\] GND " "Pin \"ALUResult\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[29\] GND " "Pin \"ALUResult\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[30\] GND " "Pin \"ALUResult\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResult\[31\] GND " "Pin \"ALUResult\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|ALUResult[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[0\] GND " "Pin \"RD1\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[1\] GND " "Pin \"RD1\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[2\] GND " "Pin \"RD1\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[3\] GND " "Pin \"RD1\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[4\] GND " "Pin \"RD1\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[5\] GND " "Pin \"RD1\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[6\] GND " "Pin \"RD1\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[7\] GND " "Pin \"RD1\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[8\] GND " "Pin \"RD1\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[9\] GND " "Pin \"RD1\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[10\] GND " "Pin \"RD1\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[11\] GND " "Pin \"RD1\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[12\] GND " "Pin \"RD1\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[13\] GND " "Pin \"RD1\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[14\] GND " "Pin \"RD1\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[15\] GND " "Pin \"RD1\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[16\] GND " "Pin \"RD1\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[17\] GND " "Pin \"RD1\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[18\] GND " "Pin \"RD1\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[19\] GND " "Pin \"RD1\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[20\] GND " "Pin \"RD1\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[21\] GND " "Pin \"RD1\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[22\] GND " "Pin \"RD1\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[23\] GND " "Pin \"RD1\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[24\] GND " "Pin \"RD1\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[25\] GND " "Pin \"RD1\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[26\] GND " "Pin \"RD1\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[27\] GND " "Pin \"RD1\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[28\] GND " "Pin \"RD1\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[29\] GND " "Pin \"RD1\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[30\] GND " "Pin \"RD1\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD1\[31\] GND " "Pin \"RD1\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762377831315 "|top|RD1[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762377831315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762377831385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3000 " "3000 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762377831784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762377832052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377832050 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762377832281 "|top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762377832281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762377832281 ""} { "Info" "ICUT_CUT_TM_OPINS" "167 " "Implemented 167 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762377832281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762377832281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762377832281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762377832317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 05 16:23:52 2025 " "Processing ended: Wed Nov 05 16:23:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762377832317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762377832317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762377832317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377832317 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1762377834134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762377834136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 05 16:23:53 2025 " "Processing started: Wed Nov 05 16:23:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762377834136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1762377834136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6_kg -c lab6_kg " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6_kg -c lab6_kg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1762377834136 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1762377834320 ""}
{ "Info" "0" "" "Project  = lab6_kg" {  } {  } 0 0 "Project  = lab6_kg" 0 0 "Fitter" 0 0 1762377834320 ""}
{ "Info" "0" "" "Revision = lab6_kg" {  } {  } 0 0 "Revision = lab6_kg" 0 0 "Fitter" 0 0 1762377834320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762377834386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762377834386 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6_kg EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab6_kg\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762377834394 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1762377834445 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1762377834445 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762377834791 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762377834799 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762377835010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762377835010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762377835010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762377835010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762377835010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762377835010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762377835010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762377835010 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762377835010 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1762377835010 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762377835014 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762377835014 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762377835014 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762377835014 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1762377835014 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1762377835014 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762377835016 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "171 171 " "No exact pin location assignment(s) for 171 pins of 171 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1762377835665 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6_kg.sdc " "Synopsys Design Constraints File file not found: 'lab6_kg.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1762377835962 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762377835962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1762377835964 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1762377835964 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1762377835966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1762377835986 ""}  } { { "top.sv" "" { Text "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762377835986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762377836259 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762377836261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762377836261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762377836261 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762377836261 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1762377836263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1762377836263 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762377836263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762377836265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1762377836265 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762377836265 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "170 unused 2.5V 3 167 0 " "Number of I/O pins in group: 170 (unused VREF, 2.5V VCCIO, 3 input, 167 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1762377836268 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1762377836268 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1762377836268 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1762377836268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1762377836268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1762377836268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1762377836268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1762377836268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1762377836268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1762377836268 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1762377836268 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1762377836268 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1762377836268 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762377836426 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1762377836428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762377838579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762377838703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762377838748 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762377846002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762377846002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762377846311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 12 { 0 ""} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762377848941 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762377848941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1762377849756 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762377849756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762377849761 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762377849890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762377849902 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762377850187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762377850188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762377850473 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762377850958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/lab6_kg.fit.smsg " "Generated suppressed messages file C:/Users/Clanka/Documents/School/Fall2025/DSD/Lab/DSDLab6/lab6_kg/lab6_kg.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762377851467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5702 " "Peak virtual memory: 5702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762377851829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 05 16:24:11 2025 " "Processing ended: Wed Nov 05 16:24:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762377851829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762377851829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762377851829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762377851829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1762377853038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762377853038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 05 16:24:12 2025 " "Processing started: Wed Nov 05 16:24:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762377853038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1762377853038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab6_kg -c lab6_kg " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab6_kg -c lab6_kg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1762377853038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1762377853511 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1762377856371 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1762377856493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762377856863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 05 16:24:16 2025 " "Processing ended: Wed Nov 05 16:24:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762377856863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762377856863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762377856863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1762377856863 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1762377857488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1762377858362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762377858363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 05 16:24:17 2025 " "Processing started: Wed Nov 05 16:24:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762377858363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762377858363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6_kg -c lab6_kg " "Command: quartus_sta lab6_kg -c lab6_kg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762377858363 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762377858584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762377858829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762377858829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377858892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377858892 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab6_kg.sdc " "Synopsys Design Constraints File file not found: 'lab6_kg.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1762377859348 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377859348 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762377859348 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762377859348 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1762377859350 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762377859350 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762377859352 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762377859368 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762377859383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762377859383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.570 " "Worst-case setup slack is -0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570              -6.743 clk  " "   -0.570              -6.743 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377859384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 clk  " "    0.448               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377859388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762377859392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762377859394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.695 clk  " "   -3.000             -37.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377859396 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762377859414 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762377859434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762377859760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762377859794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762377859800 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762377859800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.409 " "Worst-case setup slack is -0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409              -4.285 clk  " "   -0.409              -4.285 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377859802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.413 " "Worst-case hold slack is 0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 clk  " "    0.413               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377859804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762377859808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762377859811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.695 clk  " "   -3.000             -37.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377859814 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762377859833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762377859918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.226 " "Worst-case setup slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 clk  " "    0.226               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377859921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.198 " "Worst-case hold slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377859928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762377859934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762377859936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762377859937 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762377859937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.674 clk  " "   -3.000             -31.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762377859939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762377859939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762377860498 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762377860500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762377860572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 05 16:24:20 2025 " "Processing ended: Wed Nov 05 16:24:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762377860572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762377860572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762377860572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762377860572 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus Prime Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762377861276 ""}
