Source Block: oh/elink/hdl/erx_io.v@71:81@HdlIdDef
   reg 		 rx_access;
   reg [PW-1:0]  rx_packet;
   reg 		 rx_burst;
   wire [8:0] 	 rxi_delay_in;
   wire [8:0] 	 rxi_delay_out;
   reg 		 burst_detect;
   
    //#####################
   //#CREATE 112 BIT PACKET 
   //#####################
   

Diff Content:
+ 76    reg 		 rx_frame;
+ 76    reg [15:0] 	 rx_word;
+ 76    always @ (posedge rx_lclk)
+ 76      begin
+ 76 	rx_frame      <= rx_frame_iddr;
+ 76 	rx_word[15:0] <= rx_word_iddr[15:0];	
+ 76      end

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/erx_io.v@70:80
   reg [PW-1:0]  rx_packet_lclk;
   reg 		 rx_access;
   reg [PW-1:0]  rx_packet;
   reg 		 rx_burst;
   wire [8:0] 	 rxi_delay_in;
   wire [8:0] 	 rxi_delay_out;
   reg 		 burst_detect;
   
    //#####################
   //#CREATE 112 BIT PACKET 
   //#####################

Clone Blocks 2:
oh/elink/hdl/erx_io.v@69:79
   reg 		 burst;
   reg [PW-1:0]  rx_packet_lclk;
   reg 		 rx_access;
   reg [PW-1:0]  rx_packet;
   reg 		 rx_burst;
   wire [8:0] 	 rxi_delay_in;
   wire [8:0] 	 rxi_delay_out;
   reg 		 burst_detect;
   
    //#####################
   //#CREATE 112 BIT PACKET 

