Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:29:28 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : LU64PEEng
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 compBlock/conBlock/msIdxCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/curReadAddrDelay1_reg[7]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.088ns (37.107%)  route 0.149ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.747ns (routing 0.698ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.764ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.747     2.604    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X48Y100                                                     r  compBlock/conBlock/msIdxCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_FDRE_C_Q)         0.088     2.692 r  compBlock/conBlock/msIdxCounter_reg[7]/Q
                         net (fo=3, estimated)        0.149     2.841    compBlock/conBlock/msIdxCounter_reg__0[7]
    SLICE_X48Y101        SRL16E                                       r  compBlock/conBlock/curReadAddrDelay1_reg[7]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.964     2.983    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X48Y101                                                     r  compBlock/conBlock/curReadAddrDelay1_reg[7]_srl11/CLK
                         clock pessimism             -0.322     2.660    
    SLICE_X48Y101        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.252     2.912    compBlock/conBlock/curReadAddrDelay1_reg[7]_srl11
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.039ns  (arrival time - required time)
  Source:                 compBlock/conBlock/msIdxCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/curReadAddrDelay1_reg[0]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.087ns (35.280%)  route 0.160ns (64.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Net Delay (Source):      1.748ns (routing 0.698ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.764ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.748     2.605    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X47Y101                                                     r  compBlock/conBlock/msIdxCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_FDRE_C_Q)         0.087     2.692 r  compBlock/conBlock/msIdxCounter_reg[0]/Q
                         net (fo=10, estimated)       0.160     2.851    compBlock/conBlock/msIdxCounter_reg__0[0]
    SLICE_X48Y101        SRL16E                                       r  compBlock/conBlock/curReadAddrDelay1_reg[0]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.964     2.983    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X48Y101                                                     r  compBlock/conBlock/curReadAddrDelay1_reg[0]_srl11/CLK
                         clock pessimism             -0.283     2.699    
    SLICE_X48Y101        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.191     2.890    compBlock/conBlock/curReadAddrDelay1_reg[0]_srl11
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[504]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.051ns (34.730%)  route 0.096ns (65.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.074ns (routing 0.478ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.540ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.074     1.672    compBlock/clk_IBUF_BUFG
    SLICE_X47Y60                                                      r  compBlock/curWriteData0Reg0_reg[504]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_FDRE_C_Q)         0.051     1.723 r  compBlock/curWriteData0Reg0_reg[504]/Q
                         net (fo=1, estimated)        0.096     1.819    compBlock/n_0_curWriteData0Reg0_reg[504]
    SLICE_X47Y58         FDRE                                         r  compBlock/curWriteData0Reg1_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.261     2.017    compBlock/clk_IBUF_BUFG
    SLICE_X47Y58                                                      r  compBlock/curWriteData0Reg1_reg[504]/C
                         clock pessimism             -0.220     1.797    
    SLICE_X47Y58         FDRE (Hold_FDRE_C_D)         0.056     1.853    compBlock/curWriteData0Reg1_reg[504]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 compBlock/conBlock/msIdxCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/curReadAddrDelay1_reg[5]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.087ns (34.098%)  route 0.168ns (65.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Net Delay (Source):      1.746ns (routing 0.698ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.764ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.746     2.603    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X47Y101                                                     r  compBlock/conBlock/msIdxCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_FDRE_C_Q)         0.087     2.690 r  compBlock/conBlock/msIdxCounter_reg[5]/Q
                         net (fo=4, estimated)        0.168     2.858    compBlock/conBlock/msIdxCounter_reg__0[5]
    SLICE_X48Y101        SRL16E                                       r  compBlock/conBlock/curReadAddrDelay1_reg[5]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.964     2.983    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X48Y101                                                     r  compBlock/conBlock/curReadAddrDelay1_reg[5]_srl11/CLK
                         clock pessimism             -0.283     2.699    
    SLICE_X48Y101        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.191     2.890    compBlock/conBlock/curReadAddrDelay1_reg[5]_srl11
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[374]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[374]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.052ns (35.736%)  route 0.094ns (64.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.062ns (routing 0.478ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.540ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.062     1.660    compBlock/clk_IBUF_BUFG
    SLICE_X35Y60                                                      r  compBlock/curWriteData0Reg0_reg[374]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_FDRE_C_Q)         0.052     1.712 r  compBlock/curWriteData0Reg0_reg[374]/Q
                         net (fo=1, estimated)        0.094     1.806    compBlock/n_0_curWriteData0Reg0_reg[374]
    SLICE_X34Y59         FDRE                                         r  compBlock/curWriteData0Reg1_reg[374]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.242     1.998    compBlock/clk_IBUF_BUFG
    SLICE_X34Y59                                                      r  compBlock/curWriteData0Reg1_reg[374]/C
                         clock pessimism             -0.220     1.778    
    SLICE_X34Y59         FDRE (Hold_FDRE_C_D)         0.056     1.834    compBlock/curWriteData0Reg1_reg[374]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 compBlock/conBlock/msIdxCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/conBlock/curReadAddrDelay1_reg[6]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.088ns (39.480%)  route 0.135ns (60.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.747ns (routing 0.698ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.764ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.747     2.604    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X48Y100                                                     r  compBlock/conBlock/msIdxCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_FDRE_C_Q)         0.088     2.692 r  compBlock/conBlock/msIdxCounter_reg[6]/Q
                         net (fo=5, estimated)        0.135     2.826    compBlock/conBlock/msIdxCounter_reg__0[6]
    SLICE_X48Y101        SRL16E                                       r  compBlock/conBlock/curReadAddrDelay1_reg[6]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.964     2.983    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X48Y101                                                     r  compBlock/conBlock/curReadAddrDelay1_reg[6]_srl11/CLK
                         clock pessimism             -0.322     2.660    
    SLICE_X48Y101        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.191     2.851    compBlock/conBlock/curReadAddrDelay1_reg[6]_srl11
  -------------------------------------------------------------------
                         required time                         -2.851    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[446]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.051ns (32.157%)  route 0.108ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.070ns (routing 0.478ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.540ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.070     1.668    compBlock/clk_IBUF_BUFG
    SLICE_X42Y60                                                      r  compBlock/curWriteData0Reg0_reg[446]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_FDRE_C_Q)         0.051     1.719 r  compBlock/curWriteData0Reg0_reg[446]/Q
                         net (fo=1, estimated)        0.108     1.827    compBlock/n_0_curWriteData0Reg0_reg[446]
    SLICE_X42Y58         FDRE                                         r  compBlock/curWriteData0Reg1_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.255     2.011    compBlock/clk_IBUF_BUFG
    SLICE_X42Y58                                                      r  compBlock/curWriteData0Reg1_reg[446]/C
                         clock pessimism             -0.220     1.791    
    SLICE_X42Y58         FDRE (Hold_FDRE_C_D)         0.056     1.847    compBlock/curWriteData0Reg1_reg[446]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[417]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[417]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.051ns (31.922%)  route 0.109ns (68.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.061ns (routing 0.478ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.540ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.061     1.659    compBlock/clk_IBUF_BUFG
    SLICE_X35Y60                                                      r  compBlock/curWriteData0Reg0_reg[417]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_FDRE_C_Q)         0.051     1.710 r  compBlock/curWriteData0Reg0_reg[417]/Q
                         net (fo=1, estimated)        0.109     1.819    compBlock/n_0_curWriteData0Reg0_reg[417]
    SLICE_X35Y59         FDRE                                         r  compBlock/curWriteData0Reg1_reg[417]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.245     2.001    compBlock/clk_IBUF_BUFG
    SLICE_X35Y59                                                      r  compBlock/curWriteData0Reg1_reg[417]/C
                         clock pessimism             -0.220     1.781    
    SLICE_X35Y59         FDRE (Hold_FDRE_C_D)         0.056     1.837    compBlock/curWriteData0Reg1_reg[417]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[387]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.051ns (32.707%)  route 0.105ns (67.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.037ns (routing 0.478ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.540ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.037     1.635    compBlock/clk_IBUF_BUFG
    SLICE_X28Y60                                                      r  compBlock/leftWriteData0Reg0_reg[387]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_FDRE_C_Q)         0.051     1.686 r  compBlock/leftWriteData0Reg0_reg[387]/Q
                         net (fo=1, estimated)        0.105     1.791    compBlock/n_0_leftWriteData0Reg0_reg[387]
    SLICE_X28Y58         FDRE                                         r  compBlock/leftWriteData0Reg1_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.217     1.973    compBlock/clk_IBUF_BUFG
    SLICE_X28Y58                                                      r  compBlock/leftWriteData0Reg1_reg[387]/C
                         clock pessimism             -0.220     1.753    
    SLICE_X28Y58         FDRE (Hold_FDRE_C_D)         0.056     1.809    compBlock/leftWriteData0Reg1_reg[387]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.017ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.051ns (32.056%)  route 0.108ns (67.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.065ns (routing 0.478ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.540ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.065     1.663    compBlock/clk_IBUF_BUFG
    SLICE_X36Y60                                                      r  compBlock/leftWriteData0Reg0_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_FDRE_C_Q)         0.051     1.714 r  compBlock/leftWriteData0Reg0_reg[390]/Q
                         net (fo=1, estimated)        0.108     1.822    compBlock/n_0_leftWriteData0Reg0_reg[390]
    SLICE_X36Y59         FDRE                                         r  compBlock/leftWriteData0Reg1_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=30944, estimated)    1.247     2.003    compBlock/clk_IBUF_BUFG
    SLICE_X36Y59                                                      r  compBlock/leftWriteData0Reg1_reg[390]/C
                         clock pessimism             -0.220     1.783    
    SLICE_X36Y59         FDRE (Hold_FDRE_C_D)         0.056     1.839    compBlock/leftWriteData0Reg1_reg[390]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                 -0.017    




