Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 12:46:31 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.338        0.000                      0                 1484        0.048        0.000                      0                 1484       54.305        0.000                       0                   546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.338        0.000                      0                 1480        0.048        0.000                      0                 1480       54.305        0.000                       0                   546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.864        0.000                      0                    4        1.252        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.630ns  (logic 60.555ns (58.434%)  route 43.075ns (41.566%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.199     8.803    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           1.074    10.001    sm/D_states_q[0]_i_10_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.125 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.303    10.429    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.798    11.351    sm/M_sm_bsel[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.296    12.771    sm/M_alum_b[0]
    SLICE_X53Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.895 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.895    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.427 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.427    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.541    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.655    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.769 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.769    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.997 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.997    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.111 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.009    14.120    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.919    15.424    alum/temp_out0[31]
    SLICE_X48Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.253 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.253    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.367    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.490    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.604 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.604    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.718 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.217 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.064    18.281    alum/temp_out0[30]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.610 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.610    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.143 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.260 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.260    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.377 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.386    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.620    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.737    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.854    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.971    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.128 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.090    21.219    alum/temp_out0[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.007 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.007    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.121    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.244    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.358 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.358    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.472    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.586    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.700    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.814    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.971 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.136    24.107    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.436    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.969 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.969    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.086 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.086    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.203 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.212    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.329 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.329    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.446 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.563 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.563    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.680 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.680    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.797 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.797    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.954 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.923    alum/temp_out0[27]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.255 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.255    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.805 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.805    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.928    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.042    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.156    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.270    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.384    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.498 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.498    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.612    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.769 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    29.836    alum/temp_out0[26]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.621 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.621    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.735 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.744    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.428 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.428    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.585 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.932    32.517    alum/temp_out0[25]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.846 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.379 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.496 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.207 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.207    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.364 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.363    alum/temp_out0[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    35.695 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.695    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.245 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.245    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.359 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.368    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.482    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.596 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.596    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.710 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.710    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.824 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.824    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.938 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.938    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.052    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.209 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.114    38.323    alum/temp_out0[23]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.652 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.202 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.325    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.439 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.439    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.553 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.553    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.667 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.667    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.781 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.895 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.009 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.009    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.166 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.122    41.288    alum/temp_out0[22]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.617 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.617    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.167 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.404    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.974 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.974    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.131 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.053    44.184    alum/temp_out0[21]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    44.513 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.513    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.063 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.414    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.528 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.528    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.642 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.642    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.756 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.756    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.870 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.027 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    47.134    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.463 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.463    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.996 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.996    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.113 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.113    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.230 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.347 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.356    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.473 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.473    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.590 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.590    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.707 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.824 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.824    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.981 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    50.005    alum/temp_out0[19]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    50.337 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.887 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.001    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.115    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.229    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.466    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.580 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.580    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.694 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.694    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.851 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.055    52.906    alum/temp_out0[18]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.691 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.691    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.805 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.805    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.919 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.033 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.033    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.147 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.147    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.261 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.261    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.375 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.375    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.489 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.498    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.655 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.097    55.752    alum/temp_out0[17]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.081 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.081    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.614 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.614    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.731 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.731    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.848 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.965 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.965    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.082 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.082    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.199 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.199    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.316 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.316    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.433 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.433    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.590 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    58.689    alum/temp_out0[16]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.021 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.021    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.571 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.571    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.685 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.685    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.799 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.913 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.913    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.027 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.027    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.141 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.141    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.255    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.526 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.858    61.384    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.713 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.713    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.263 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.263    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.377 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.491 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.491    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.605 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.605    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.719 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.719    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.833 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.833    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.947 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.947    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.061    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.218 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    64.278    alum/temp_out0[14]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.607 r  alum/D_registers_q[7][13]_i_59/O
                         net (fo=1, routed)           0.000    64.607    alum/D_registers_q[7][13]_i_59_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.008 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.008    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.122 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.122    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.236    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.350    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.464    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.578    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.692    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.806    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.963 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    66.864    alum/temp_out0[13]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.193 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.193    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.743 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.743    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.971 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.971    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.085 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.698 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.019    69.716    alum/temp_out0[12]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.045 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.045    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.595 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.595    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.709 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.709    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.823 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.823    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.937 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.937    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.051 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.051    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.165 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.279 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.279    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.393 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.393    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.550 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.052    72.602    alum/temp_out0[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.931 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.931    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.464 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.464    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.581 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.581    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.815 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.932 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.166 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.283 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.440 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    75.388    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.720 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.720    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.270 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.270    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.384 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.384    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.498 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.498    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.612 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.612    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.726 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.726    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.840 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.840    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.954 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.954    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.068 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.068    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.225 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.893    78.118    alum/temp_out0[9]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.447 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.980 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.980    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.097 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.214 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.214    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.331 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.565 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.565    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.682 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.682    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.799 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.799    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.956 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.025    80.981    alum/temp_out0[8]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.313 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.313    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.863 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.977 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.977    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.091 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.205 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.205    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.319    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.433 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.818 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    83.922    alum/temp_out0[7]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.251 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.652 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.652    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.766 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.766    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.880 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.880    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.994 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.994    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.108 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.108    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.222 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.222    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.336 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.336    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.450 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.450    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.607 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.115    86.722    alum/temp_out0[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.051 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.051    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.601 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.601    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.715    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.829 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.829    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.943 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.943    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.057 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.057    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.171 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.171    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.285 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.285    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.399 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.556 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.994    89.550    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.879 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.879    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.412 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.529 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.529    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.646 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.646    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.763 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.880 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.880    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.997 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.997    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.114 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.114    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.231 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.231    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.388 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    92.466    alum/temp_out0[4]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.798 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.798    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.331 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.331    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.448 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.565 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.565    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.682 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.682    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.799 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.799    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.916 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.916    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.033 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.033    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.150 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.150    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.307 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.936    95.243    alum/temp_out0[3]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.575 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.575    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.125 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.125    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.239 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.239    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.353 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.353    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.467 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.467    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.581 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.581    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.695 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.695    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.809 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.809    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.923 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.923    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.080 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    98.018    alum/temp_out0[2]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    98.347 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.880 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.880    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.997 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.997    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.114 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.231 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.231    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.348 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.348    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.465 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.582 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.699 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.699    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.856 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.005   100.861    alum/temp_out0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.649 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.649    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.763    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.877    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.105    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.219    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.333    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.447    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.917   103.520    sm/temp_out0[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.849 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.849    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   104.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.579   104.641    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.299   104.940 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.874   105.814    sm/M_alum_out[0]
    SLICE_X32Y9          LUT4 (Prop_lut4_I1_O)        0.150   105.964 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           1.039   107.003    sm/D_states_q[4]_i_21_n_0
    SLICE_X32Y9          LUT3 (Prop_lut3_I0_O)        0.361   107.364 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.496   107.860    sm/D_states_q[4]_i_5_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.327   108.187 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.591   108.778    sm/D_states_d__0[4]
    SLICE_X33Y9          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X33Y9          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X33Y9          FDSE (Setup_fdse_C_D)       -0.081   116.117    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.117    
                         arrival time                        -108.779    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.992ns  (logic 60.089ns (58.343%)  route 42.903ns (41.657%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=27 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.199     8.803    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           1.074    10.001    sm/D_states_q[0]_i_10_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.125 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.303    10.429    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.798    11.351    sm/M_sm_bsel[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.296    12.771    sm/M_alum_b[0]
    SLICE_X53Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.895 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.895    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.427 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.427    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.541    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.655    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.769 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.769    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.997 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.997    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.111 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.009    14.120    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.919    15.424    alum/temp_out0[31]
    SLICE_X48Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.253 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.253    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.367    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.490    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.604 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.604    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.718 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.217 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.064    18.281    alum/temp_out0[30]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.610 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.610    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.143 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.260 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.260    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.377 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.386    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.620    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.737    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.854    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.971    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.128 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.090    21.219    alum/temp_out0[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.007 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.007    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.121    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.244    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.358 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.358    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.472    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.586    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.700    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.814    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.971 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.136    24.107    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.436    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.969 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.969    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.086 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.086    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.203 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.212    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.329 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.329    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.446 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.563 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.563    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.680 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.680    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.797 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.797    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.954 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.923    alum/temp_out0[27]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.255 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.255    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.805 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.805    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.928    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.042    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.156    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.270    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.384    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.498 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.498    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.612    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.769 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    29.836    alum/temp_out0[26]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.621 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.621    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.735 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.744    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.428 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.428    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.585 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.932    32.517    alum/temp_out0[25]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.846 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.379 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.496 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.207 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.207    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.364 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.363    alum/temp_out0[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    35.695 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.695    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.245 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.245    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.359 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.368    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.482    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.596 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.596    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.710 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.710    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.824 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.824    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.938 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.938    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.052    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.209 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.114    38.323    alum/temp_out0[23]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.652 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.202 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.325    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.439 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.439    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.553 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.553    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.667 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.667    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.781 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.895 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.009 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.009    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.166 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.122    41.288    alum/temp_out0[22]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.617 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.617    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.167 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.404    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.974 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.974    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.131 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.053    44.184    alum/temp_out0[21]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    44.513 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.513    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.063 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.414    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.528 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.528    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.642 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.642    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.756 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.756    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.870 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.027 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    47.134    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.463 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.463    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.996 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.996    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.113 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.113    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.230 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.347 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.356    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.473 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.473    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.590 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.590    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.707 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.824 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.824    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.981 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    50.005    alum/temp_out0[19]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    50.337 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.887 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.001    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.115    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.229    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.466    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.580 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.580    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.694 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.694    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.851 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.055    52.906    alum/temp_out0[18]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.691 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.691    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.805 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.805    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.919 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.033 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.033    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.147 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.147    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.261 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.261    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.375 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.375    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.489 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.498    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.655 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.097    55.752    alum/temp_out0[17]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.081 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.081    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.614 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.614    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.731 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.731    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.848 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.965 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.965    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.082 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.082    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.199 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.199    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.316 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.316    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.433 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.433    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.590 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    58.689    alum/temp_out0[16]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.021 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.021    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.571 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.571    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.685 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.685    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.799 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.913 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.913    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.027 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.027    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.141 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.141    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.255    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.526 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.858    61.384    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.713 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.713    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.263 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.263    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.377 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.491 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.491    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.605 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.605    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.719 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.719    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.833 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.833    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.947 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.947    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.061    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.218 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    64.278    alum/temp_out0[14]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.607 r  alum/D_registers_q[7][13]_i_59/O
                         net (fo=1, routed)           0.000    64.607    alum/D_registers_q[7][13]_i_59_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.008 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.008    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.122 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.122    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.236    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.350    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.464    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.578    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.692    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.806    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.963 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    66.864    alum/temp_out0[13]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.193 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.193    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.743 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.743    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.971 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.971    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.085 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.698 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.019    69.716    alum/temp_out0[12]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.045 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.045    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.595 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.595    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.709 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.709    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.823 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.823    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.937 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.937    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.051 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.051    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.165 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.279 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.279    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.393 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.393    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.550 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.052    72.602    alum/temp_out0[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.931 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.931    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.464 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.464    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.581 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.581    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.815 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.932 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.166 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.283 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.440 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    75.388    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.720 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.720    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.270 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.270    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.384 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.384    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.498 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.498    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.612 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.612    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.726 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.726    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.840 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.840    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.954 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.954    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.068 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.068    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.225 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.893    78.118    alum/temp_out0[9]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.447 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.980 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.980    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.097 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.214 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.214    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.331 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.565 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.565    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.682 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.682    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.799 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.799    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.956 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.025    80.981    alum/temp_out0[8]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.313 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.313    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.863 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.977 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.977    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.091 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.205 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.205    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.319    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.433 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.818 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    83.922    alum/temp_out0[7]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.251 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.652 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.652    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.766 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.766    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.880 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.880    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.994 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.994    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.108 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.108    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.222 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.222    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.336 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.336    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.450 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.450    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.607 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.115    86.722    alum/temp_out0[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.051 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.051    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.601 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.601    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.715    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.829 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.829    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.943 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.943    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.057 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.057    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.171 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.171    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.285 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.285    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.399 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.556 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.994    89.550    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.879 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.879    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.412 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.529 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.529    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.646 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.646    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.763 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.880 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.880    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.997 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.997    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.114 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.114    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.231 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.231    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.388 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    92.466    alum/temp_out0[4]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.798 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.798    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.331 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.331    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.448 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.565 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.565    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.682 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.682    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.799 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.799    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.916 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.916    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.033 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.033    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.150 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.150    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.307 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.936    95.243    alum/temp_out0[3]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.575 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.575    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.125 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.125    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.239 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.239    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.353 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.353    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.467 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.467    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.581 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.581    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.695 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.695    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.809 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.809    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.923 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.923    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.080 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    98.018    alum/temp_out0[2]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    98.347 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.880 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.880    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.997 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.997    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.114 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.231 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.231    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.348 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.348    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.465 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.582 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.699 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.699    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.856 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.005   100.861    alum/temp_out0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.649 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.649    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.763    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.877    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.105    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.219    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.333    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.447    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.917   103.520    sm/temp_out0[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.849 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.849    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   104.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.579   104.641    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.299   104.940 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.545   105.484    sm/M_alum_out[0]
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124   105.608 r  sm/ram_reg_i_24/O
                         net (fo=1, routed)           0.406   106.015    display/M_sm_bra[0]
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124   106.139 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.059   107.198    display/override_address
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.124   107.322 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.818   108.140    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -108.140    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.937ns  (logic 60.089ns (58.374%)  route 42.848ns (41.626%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.199     8.803    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           1.074    10.001    sm/D_states_q[0]_i_10_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.125 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.303    10.429    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.798    11.351    sm/M_sm_bsel[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.296    12.771    sm/M_alum_b[0]
    SLICE_X53Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.895 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.895    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.427 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.427    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.541    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.655    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.769 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.769    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.997 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.997    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.111 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.009    14.120    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.919    15.424    alum/temp_out0[31]
    SLICE_X48Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.253 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.253    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.367    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.490    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.604 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.604    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.718 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.217 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.064    18.281    alum/temp_out0[30]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.610 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.610    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.143 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.260 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.260    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.377 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.386    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.620    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.737    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.854    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.971    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.128 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.090    21.219    alum/temp_out0[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.007 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.007    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.121    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.244    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.358 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.358    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.472    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.586    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.700    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.814    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.971 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.136    24.107    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.436    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.969 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.969    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.086 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.086    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.203 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.212    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.329 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.329    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.446 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.563 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.563    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.680 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.680    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.797 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.797    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.954 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.923    alum/temp_out0[27]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.255 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.255    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.805 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.805    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.928    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.042    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.156    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.270    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.384    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.498 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.498    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.612    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.769 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    29.836    alum/temp_out0[26]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.621 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.621    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.735 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.744    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.428 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.428    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.585 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.932    32.517    alum/temp_out0[25]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.846 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.379 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.496 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.207 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.207    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.364 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.363    alum/temp_out0[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    35.695 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.695    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.245 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.245    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.359 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.368    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.482    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.596 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.596    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.710 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.710    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.824 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.824    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.938 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.938    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.052    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.209 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.114    38.323    alum/temp_out0[23]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.652 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.202 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.325    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.439 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.439    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.553 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.553    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.667 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.667    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.781 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.895 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.009 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.009    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.166 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.122    41.288    alum/temp_out0[22]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.617 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.617    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.167 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.404    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.974 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.974    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.131 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.053    44.184    alum/temp_out0[21]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    44.513 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.513    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.063 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.414    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.528 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.528    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.642 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.642    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.756 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.756    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.870 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.027 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    47.134    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.463 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.463    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.996 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.996    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.113 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.113    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.230 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.347 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.356    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.473 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.473    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.590 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.590    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.707 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.824 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.824    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.981 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    50.005    alum/temp_out0[19]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    50.337 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.887 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.001    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.115    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.229    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.466    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.580 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.580    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.694 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.694    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.851 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.055    52.906    alum/temp_out0[18]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.691 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.691    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.805 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.805    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.919 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.033 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.033    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.147 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.147    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.261 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.261    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.375 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.375    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.489 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.498    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.655 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.097    55.752    alum/temp_out0[17]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.081 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.081    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.614 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.614    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.731 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.731    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.848 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.965 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.965    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.082 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.082    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.199 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.199    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.316 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.316    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.433 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.433    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.590 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    58.689    alum/temp_out0[16]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.021 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.021    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.571 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.571    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.685 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.685    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.799 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.913 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.913    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.027 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.027    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.141 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.141    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.255    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.526 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.858    61.384    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.713 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.713    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.263 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.263    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.377 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.491 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.491    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.605 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.605    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.719 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.719    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.833 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.833    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.947 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.947    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.061    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.218 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    64.278    alum/temp_out0[14]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.607 r  alum/D_registers_q[7][13]_i_59/O
                         net (fo=1, routed)           0.000    64.607    alum/D_registers_q[7][13]_i_59_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.008 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.008    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.122 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.122    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.236    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.350    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.464    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.578    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.692    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.806    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.963 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    66.864    alum/temp_out0[13]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.193 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.193    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.743 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.743    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.971 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.971    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.085 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.698 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.019    69.716    alum/temp_out0[12]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.045 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.045    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.595 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.595    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.709 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.709    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.823 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.823    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.937 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.937    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.051 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.051    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.165 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.279 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.279    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.393 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.393    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.550 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.052    72.602    alum/temp_out0[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.931 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.931    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.464 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.464    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.581 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.581    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.815 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.932 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.166 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.283 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.440 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    75.388    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.720 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.720    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.270 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.270    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.384 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.384    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.498 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.498    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.612 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.612    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.726 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.726    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.840 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.840    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.954 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.954    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.068 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.068    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.225 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.893    78.118    alum/temp_out0[9]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.447 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.980 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.980    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.097 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.214 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.214    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.331 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.565 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.565    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.682 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.682    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.799 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.799    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.956 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.025    80.981    alum/temp_out0[8]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.313 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.313    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.863 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.977 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.977    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.091 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.205 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.205    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.319    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.433 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.818 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    83.922    alum/temp_out0[7]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.251 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.652 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.652    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.766 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.766    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.880 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.880    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.994 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.994    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.108 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.108    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.222 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.222    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.336 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.336    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.450 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.450    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.607 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.115    86.722    alum/temp_out0[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.051 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.051    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.601 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.601    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.715    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.829 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.829    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.943 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.943    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.057 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.057    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.171 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.171    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.285 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.285    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.399 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.556 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.994    89.550    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.879 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.879    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.412 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.529 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.529    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.646 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.646    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.763 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.880 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.880    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.997 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.997    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.114 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.114    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.231 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.231    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.388 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    92.466    alum/temp_out0[4]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.798 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.798    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.331 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.331    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.448 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.565 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.565    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.682 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.682    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.799 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.799    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.916 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.916    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.033 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.033    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.150 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.150    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.307 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.936    95.243    alum/temp_out0[3]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.575 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.575    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.125 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.125    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.239 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.239    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.353 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.353    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.467 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.467    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.581 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.581    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.695 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.695    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.809 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.809    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.923 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.923    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.080 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    98.018    alum/temp_out0[2]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    98.347 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.880 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.880    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.997 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.997    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.114 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.231 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.231    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.348 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.348    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.465 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.582 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.699 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.699    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.856 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.005   100.861    alum/temp_out0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.649 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.649    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.763    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.877    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.105    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.219    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.333    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.447    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.917   103.520    sm/temp_out0[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.849 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.849    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   104.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.579   104.641    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.299   104.940 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.545   105.484    sm/M_alum_out[0]
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124   105.608 r  sm/ram_reg_i_24/O
                         net (fo=1, routed)           0.406   106.015    display/M_sm_bra[0]
    SLICE_X33Y14         LUT6 (Prop_lut6_I5_O)        0.124   106.139 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.005   107.143    sm/override_address
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124   107.267 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.818   108.085    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -108.086    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             8.067ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.917ns  (logic 60.089ns (58.386%)  route 42.828ns (41.614%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.199     8.803    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           1.074    10.001    sm/D_states_q[0]_i_10_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.125 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.303    10.429    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.798    11.351    sm/M_sm_bsel[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.296    12.771    sm/M_alum_b[0]
    SLICE_X53Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.895 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.895    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.427 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.427    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.541    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.655    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.769 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.769    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.997 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.997    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.111 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.009    14.120    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.919    15.424    alum/temp_out0[31]
    SLICE_X48Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.253 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.253    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.367    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.490    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.604 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.604    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.718 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.217 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.064    18.281    alum/temp_out0[30]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.610 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.610    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.143 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.260 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.260    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.377 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.386    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.620    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.737    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.854    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.971    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.128 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.090    21.219    alum/temp_out0[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.007 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.007    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.121    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.244    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.358 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.358    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.472    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.586    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.700    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.814    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.971 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.136    24.107    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.436    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.969 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.969    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.086 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.086    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.203 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.212    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.329 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.329    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.446 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.563 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.563    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.680 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.680    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.797 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.797    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.954 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.923    alum/temp_out0[27]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.255 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.255    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.805 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.805    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.928    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.042    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.156    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.270    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.384    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.498 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.498    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.612    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.769 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    29.836    alum/temp_out0[26]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.621 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.621    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.735 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.744    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.428 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.428    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.585 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.932    32.517    alum/temp_out0[25]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.846 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.379 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.496 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.207 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.207    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.364 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.363    alum/temp_out0[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    35.695 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.695    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.245 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.245    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.359 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.368    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.482    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.596 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.596    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.710 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.710    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.824 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.824    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.938 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.938    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.052    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.209 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.114    38.323    alum/temp_out0[23]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.652 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.202 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.325    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.439 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.439    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.553 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.553    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.667 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.667    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.781 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.895 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.009 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.009    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.166 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.122    41.288    alum/temp_out0[22]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.617 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.617    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.167 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.404    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.974 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.974    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.131 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.053    44.184    alum/temp_out0[21]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    44.513 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.513    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.063 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.414    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.528 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.528    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.642 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.642    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.756 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.756    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.870 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.027 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    47.134    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.463 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.463    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.996 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.996    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.113 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.113    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.230 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.347 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.356    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.473 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.473    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.590 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.590    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.707 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.824 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.824    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.981 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    50.005    alum/temp_out0[19]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    50.337 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.887 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.001    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.115    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.229    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.466    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.580 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.580    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.694 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.694    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.851 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.055    52.906    alum/temp_out0[18]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.691 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.691    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.805 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.805    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.919 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.033 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.033    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.147 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.147    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.261 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.261    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.375 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.375    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.489 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.498    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.655 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.097    55.752    alum/temp_out0[17]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.081 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.081    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.614 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.614    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.731 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.731    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.848 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.965 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.965    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.082 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.082    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.199 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.199    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.316 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.316    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.433 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.433    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.590 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    58.689    alum/temp_out0[16]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.021 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.021    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.571 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.571    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.685 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.685    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.799 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.913 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.913    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.027 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.027    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.141 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.141    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.255    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.526 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.858    61.384    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.713 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.713    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.263 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.263    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.377 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.491 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.491    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.605 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.605    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.719 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.719    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.833 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.833    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.947 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.947    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.061    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.218 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    64.278    alum/temp_out0[14]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.607 r  alum/D_registers_q[7][13]_i_59/O
                         net (fo=1, routed)           0.000    64.607    alum/D_registers_q[7][13]_i_59_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.008 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.008    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.122 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.122    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.236    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.350    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.464    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.578    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.692    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.806    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.963 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    66.864    alum/temp_out0[13]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.193 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.193    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.743 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.743    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.971 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.971    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.085 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.698 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.019    69.716    alum/temp_out0[12]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.045 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.045    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.595 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.595    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.709 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.709    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.823 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.823    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.937 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.937    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.051 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.051    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.165 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.279 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.279    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.393 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.393    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.550 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.052    72.602    alum/temp_out0[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.931 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.931    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.464 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.464    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.581 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.581    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.815 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.932 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.166 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.283 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.440 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    75.388    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.720 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.720    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.270 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.270    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.384 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.384    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.498 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.498    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.612 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.612    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.726 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.726    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.840 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.840    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.954 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.954    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.068 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.068    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.225 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.893    78.118    alum/temp_out0[9]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.447 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.980 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.980    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.097 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.214 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.214    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.331 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.565 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.565    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.682 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.682    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.799 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.799    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.956 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.025    80.981    alum/temp_out0[8]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.313 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.313    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.863 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.977 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.977    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.091 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.205 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.205    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.319    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.433 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.818 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    83.922    alum/temp_out0[7]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.251 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.652 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.652    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.766 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.766    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.880 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.880    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.994 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.994    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.108 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.108    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.222 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.222    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.336 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.336    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.450 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.450    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.607 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.115    86.722    alum/temp_out0[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.051 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.051    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.601 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.601    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.715    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.829 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.829    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.943 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.943    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.057 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.057    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.171 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.171    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.285 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.285    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.399 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.556 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.994    89.550    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.879 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.879    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.412 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.529 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.529    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.646 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.646    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.763 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.880 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.880    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.997 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.997    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.114 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.114    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.231 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.231    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.388 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    92.466    alum/temp_out0[4]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.798 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.798    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.331 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.331    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.448 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.565 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.565    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.682 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.682    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.799 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.799    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.916 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.916    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.033 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.033    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.150 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.150    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.307 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.936    95.243    alum/temp_out0[3]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.575 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.575    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.125 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.125    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.239 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.239    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.353 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.353    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.467 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.467    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.581 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.581    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.695 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.695    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.809 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.809    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.923 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.923    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.080 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    98.018    alum/temp_out0[2]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    98.347 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.880 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.880    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.997 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.997    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.114 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.231 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.231    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.348 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.348    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.465 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.582 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.699 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.699    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.856 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.005   100.861    alum/temp_out0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.649 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.649    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.763    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.877    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.105    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.219    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.333    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.447    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.917   103.520    sm/temp_out0[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.849 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.849    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   104.061 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.579   104.641    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.299   104.940 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.882   105.821    sm/M_alum_out[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I1_O)        0.124   105.945 r  sm/D_states_q[2]_i_13/O
                         net (fo=1, routed)           0.781   106.726    sm/D_states_q[2]_i_13_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124   106.850 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.620   107.470    sm/D_states_q[2]_i_3_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.124   107.594 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.471   108.065    sm/D_states_d__0[2]
    SLICE_X31Y8          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X31Y8          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X31Y8          FDRE (Setup_fdre_C_D)       -0.067   116.132    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.132    
                         arrival time                        -108.065    
  -------------------------------------------------------------------
                         slack                                  8.067    

Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.728ns  (logic 60.089ns (58.493%)  route 42.639ns (41.507%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.199     8.803    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           1.074    10.001    sm/D_states_q[0]_i_10_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.125 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.303    10.429    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.798    11.351    sm/M_sm_bsel[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.296    12.771    sm/M_alum_b[0]
    SLICE_X53Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.895 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.895    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.427 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.427    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.541    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.655    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.769 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.769    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.997 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.997    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.111 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.009    14.120    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.919    15.424    alum/temp_out0[31]
    SLICE_X48Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.253 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.253    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.367    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.490    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.604 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.604    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.718 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.217 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.064    18.281    alum/temp_out0[30]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.610 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.610    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.143 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.260 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.260    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.377 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.386    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.620    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.737    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.854    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.971    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.128 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.090    21.219    alum/temp_out0[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.007 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.007    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.121    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.244    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.358 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.358    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.472    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.586    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.700    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.814    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.971 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.136    24.107    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.436    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.969 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.969    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.086 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.086    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.203 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.212    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.329 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.329    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.446 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.563 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.563    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.680 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.680    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.797 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.797    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.954 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.923    alum/temp_out0[27]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.255 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.255    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.805 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.805    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.928    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.042    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.156    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.270    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.384    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.498 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.498    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.612    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.769 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    29.836    alum/temp_out0[26]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.621 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.621    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.735 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.744    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.428 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.428    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.585 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.932    32.517    alum/temp_out0[25]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.846 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.379 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.496 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.207 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.207    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.364 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.363    alum/temp_out0[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    35.695 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.695    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.245 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.245    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.359 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.368    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.482    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.596 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.596    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.710 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.710    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.824 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.824    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.938 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.938    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.052    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.209 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.114    38.323    alum/temp_out0[23]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.652 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.202 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.325    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.439 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.439    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.553 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.553    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.667 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.667    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.781 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.895 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.009 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.009    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.166 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.122    41.288    alum/temp_out0[22]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.617 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.617    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.167 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.404    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.974 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.974    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.131 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.053    44.184    alum/temp_out0[21]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    44.513 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.513    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.063 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.414    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.528 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.528    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.642 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.642    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.756 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.756    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.870 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.027 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    47.134    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.463 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.463    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.996 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.996    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.113 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.113    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.230 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.347 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.356    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.473 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.473    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.590 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.590    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.707 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.824 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.824    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.981 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    50.005    alum/temp_out0[19]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    50.337 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.887 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.001    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.115    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.229    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.466    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.580 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.580    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.694 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.694    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.851 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.055    52.906    alum/temp_out0[18]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.691 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.691    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.805 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.805    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.919 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.033 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.033    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.147 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.147    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.261 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.261    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.375 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.375    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.489 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.498    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.655 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.097    55.752    alum/temp_out0[17]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.081 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.081    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.614 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.614    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.731 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.731    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.848 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.965 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.965    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.082 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.082    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.199 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.199    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.316 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.316    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.433 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.433    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.590 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    58.689    alum/temp_out0[16]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.021 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.021    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.571 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.571    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.685 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.685    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.799 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.913 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.913    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.027 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.027    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.141 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.141    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.255    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.526 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.858    61.384    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.713 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.713    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.263 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.263    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.377 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.491 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.491    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.605 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.605    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.719 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.719    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.833 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.833    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.947 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.947    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.061    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.218 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    64.278    alum/temp_out0[14]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.607 r  alum/D_registers_q[7][13]_i_59/O
                         net (fo=1, routed)           0.000    64.607    alum/D_registers_q[7][13]_i_59_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.008 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.008    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.122 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.122    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.236    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.350    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.464    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.578    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.692    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.806    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.963 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    66.864    alum/temp_out0[13]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.193 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.193    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.743 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.743    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.971 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.971    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.085 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.698 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.019    69.716    alum/temp_out0[12]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.045 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.045    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.595 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.595    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.709 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.709    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.823 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.823    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.937 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.937    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.051 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.051    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.165 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.279 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.279    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.393 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.393    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.550 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.052    72.602    alum/temp_out0[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.931 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.931    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.464 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.464    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.581 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.581    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.815 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.932 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.166 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.283 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.440 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    75.388    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.720 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.720    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.270 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.270    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.384 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.384    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.498 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.498    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.612 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.612    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.726 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.726    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.840 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.840    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.954 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.954    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.068 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.068    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.225 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.893    78.118    alum/temp_out0[9]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.447 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.980 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.980    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.097 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.214 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.214    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.331 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.565 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.565    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.682 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.682    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.799 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.799    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.956 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.025    80.981    alum/temp_out0[8]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.313 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.313    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.863 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.977 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.977    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.091 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.205 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.205    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.319    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.433 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.818 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    83.922    alum/temp_out0[7]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.251 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.652 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.652    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.766 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.766    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.880 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.880    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.994 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.994    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.108 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.108    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.222 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.222    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.336 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.336    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.450 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.450    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.607 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.115    86.722    alum/temp_out0[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.051 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.051    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.601 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.601    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.715    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.829 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.829    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.943 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.943    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.057 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.057    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.171 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.171    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.285 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.285    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.399 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.556 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.994    89.550    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.879 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.879    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.412 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.529 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.529    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.646 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.646    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.763 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.880 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.880    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.997 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.997    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.114 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.114    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.231 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.231    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.388 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    92.466    alum/temp_out0[4]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.798 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.798    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.331 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.331    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.448 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.565 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.565    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.682 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.682    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.799 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.799    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.916 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.916    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.033 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.033    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.150 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.150    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.307 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.936    95.243    alum/temp_out0[3]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.575 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.575    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.125 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.125    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.239 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.239    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.353 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.353    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.467 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.467    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.581 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.581    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.695 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.695    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.809 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.809    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.923 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.923    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.080 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    98.018    alum/temp_out0[2]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    98.347 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.880 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.880    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.997 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.997    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.114 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.231 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.231    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.348 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.348    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.465 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.582 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.699 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.699    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.856 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.005   100.861    alum/temp_out0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.649 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.649    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.763    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.877    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.105    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.219    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.333    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.447    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.917   103.520    sm/temp_out0[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.849 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.849    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   104.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.579   104.641    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.299   104.940 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.752   105.691    sm/M_alum_out[0]
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.815 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.495   106.310    sm/D_states_q[3]_i_13_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I2_O)        0.124   106.434 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.801   107.235    sm/D_states_q[3]_i_4_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I2_O)        0.124   107.359 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.517   107.876    sm/D_states_d__0[3]
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.299   116.259    
                         clock uncertainty           -0.035   116.224    
    SLICE_X32Y8          FDSE (Setup_fdse_C_D)       -0.067   116.157    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.157    
                         arrival time                        -107.877    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.698ns  (logic 60.292ns (58.708%)  route 42.406ns (41.292%))
  Logic Levels:           325  (CARRY4=288 LUT2=3 LUT3=26 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.199     8.803    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           1.074    10.001    sm/D_states_q[0]_i_10_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.125 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.303    10.429    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.798    11.351    sm/M_sm_bsel[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.296    12.771    sm/M_alum_b[0]
    SLICE_X53Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.895 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.895    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.427 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.427    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.541    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.655    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.769 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.769    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.997 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.997    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.111 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.009    14.120    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.919    15.424    alum/temp_out0[31]
    SLICE_X48Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.253 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.253    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.367    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.490    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.604 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.604    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.718 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.217 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.064    18.281    alum/temp_out0[30]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.610 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.610    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.143 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.260 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.260    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.377 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.386    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.620    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.737    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.854    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.971    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.128 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.090    21.219    alum/temp_out0[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.007 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.007    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.121    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.244    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.358 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.358    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.472    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.586    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.700    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.814    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.971 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.136    24.107    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.436    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.969 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.969    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.086 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.086    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.203 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.212    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.329 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.329    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.446 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.563 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.563    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.680 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.680    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.797 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.797    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.954 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.923    alum/temp_out0[27]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.255 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.255    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.805 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.805    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.928    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.042    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.156    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.270    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.384    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.498 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.498    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.612    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.769 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    29.836    alum/temp_out0[26]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.621 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.621    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.735 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.744    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.428 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.428    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.585 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.932    32.517    alum/temp_out0[25]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.846 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.379 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.496 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.207 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.207    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.364 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.363    alum/temp_out0[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    35.695 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.695    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.245 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.245    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.359 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.368    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.482    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.596 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.596    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.710 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.710    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.824 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.824    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.938 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.938    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.052    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.209 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.114    38.323    alum/temp_out0[23]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.652 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.202 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.325    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.439 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.439    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.553 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.553    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.667 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.667    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.781 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.895 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.009 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.009    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.166 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.122    41.288    alum/temp_out0[22]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.617 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.617    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.167 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.404    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.974 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.974    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.131 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.053    44.184    alum/temp_out0[21]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    44.513 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.513    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.063 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.414    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.528 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.528    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.642 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.642    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.756 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.756    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.870 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.027 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    47.134    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.463 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.463    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.996 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.996    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.113 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.113    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.230 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.347 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.356    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.473 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.473    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.590 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.590    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.707 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.824 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.824    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.981 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    50.005    alum/temp_out0[19]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    50.337 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.887 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.001    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.115    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.229    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.466    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.580 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.580    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.694 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.694    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.851 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.055    52.906    alum/temp_out0[18]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.691 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.691    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.805 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.805    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.919 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.033 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.033    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.147 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.147    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.261 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.261    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.375 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.375    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.489 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.498    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.655 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.097    55.752    alum/temp_out0[17]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.081 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.081    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.614 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.614    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.731 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.731    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.848 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.965 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.965    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.082 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.082    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.199 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.199    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.316 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.316    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.433 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.433    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.590 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    58.689    alum/temp_out0[16]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.021 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.021    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.571 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.571    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.685 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.685    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.799 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.913 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.913    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.027 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.027    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.141 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.141    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.255    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.526 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.858    61.384    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.713 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.713    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.263 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.263    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.377 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.491 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.491    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.605 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.605    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.719 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.719    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.833 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.833    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.947 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.947    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.061    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.218 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    64.278    alum/temp_out0[14]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.607 r  alum/D_registers_q[7][13]_i_59/O
                         net (fo=1, routed)           0.000    64.607    alum/D_registers_q[7][13]_i_59_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.008 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.008    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.122 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.122    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.236    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.350    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.464    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.578    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.692    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.806    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.963 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    66.864    alum/temp_out0[13]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.193 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.193    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.743 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.743    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.971 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.971    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.085 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.698 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.019    69.716    alum/temp_out0[12]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.045 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.045    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.595 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.595    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.709 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.709    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.823 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.823    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.937 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.937    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.051 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.051    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.165 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.279 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.279    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.393 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.393    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.550 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.052    72.602    alum/temp_out0[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.931 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.931    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.464 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.464    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.581 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.581    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.815 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.932 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.166 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.283 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.440 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    75.388    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.720 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.720    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.270 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.270    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.384 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.384    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.498 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.498    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.612 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.612    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.726 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.726    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.840 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.840    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.954 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.954    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.068 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.068    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.225 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.893    78.118    alum/temp_out0[9]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.447 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.980 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.980    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.097 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.214 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.214    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.331 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.565 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.565    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.682 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.682    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.799 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.799    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.956 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.025    80.981    alum/temp_out0[8]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.313 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.313    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.863 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.977 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.977    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.091 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.205 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.205    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.319    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.433 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.818 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    83.922    alum/temp_out0[7]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.251 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.652 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.652    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.766 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.766    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.880 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.880    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.994 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.994    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.108 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.108    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.222 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.222    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.336 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.336    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.450 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.450    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.607 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.115    86.722    alum/temp_out0[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.051 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.051    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.601 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.601    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.715    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.829 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.829    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.943 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.943    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.057 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.057    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.171 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.171    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.285 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.285    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.399 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.556 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.994    89.550    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.879 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.879    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.412 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.529 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.529    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.646 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.646    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.763 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.880 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.880    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.997 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.997    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.114 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.114    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.231 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.231    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.388 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    92.466    alum/temp_out0[4]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.798 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.798    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.331 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.331    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.448 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.565 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.565    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.682 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.682    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.799 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.799    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.916 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.916    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.033 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.033    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.150 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.150    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.307 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.936    95.243    alum/temp_out0[3]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.575 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.575    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.125 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.125    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.239 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.239    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.353 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.353    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.467 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.467    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.581 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.581    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.695 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.695    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.809 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.809    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.923 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.923    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.080 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    98.018    alum/temp_out0[2]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    98.347 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.880 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.880    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.997 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.997    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.114 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.231 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.231    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.348 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.348    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.465 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.582 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.699 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.699    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.856 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.005   100.861    alum/temp_out0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.649 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.649    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.763    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.877    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.105    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.219    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.333    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.447    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.917   103.520    sm/temp_out0[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.849 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.849    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   104.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.579   104.641    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.299   104.940 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.966   105.905    sm/M_alum_out[0]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.119   106.024 f  sm/D_states_q[4]_i_24/O
                         net (fo=2, routed)           0.590   106.614    sm/D_states_q[4]_i_24_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.332   106.946 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.305   107.251    sm/D_states_q[1]_i_6_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I4_O)        0.124   107.375 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.471   107.846    sm/D_states_d__0[1]
    SLICE_X33Y9          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X33Y9          FDRE (Setup_fdre_C_D)       -0.067   116.131    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.131    
                         arrival time                        -107.847    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.346ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.447ns  (logic 60.187ns (58.750%)  route 42.260ns (41.251%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=26 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.199     8.803    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           1.074    10.001    sm/D_states_q[0]_i_10_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.125 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.303    10.429    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.798    11.351    sm/M_sm_bsel[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.296    12.771    sm/M_alum_b[0]
    SLICE_X53Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.895 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.895    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.427 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.427    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.541    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.655    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.769 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.769    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.997 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.997    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.111 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.009    14.120    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.919    15.424    alum/temp_out0[31]
    SLICE_X48Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.253 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.253    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.367    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.490    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.604 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.604    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.718 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.217 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.064    18.281    alum/temp_out0[30]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.610 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.610    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.143 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.260 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.260    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.377 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.386    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.620    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.737    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.854    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.971    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.128 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.090    21.219    alum/temp_out0[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.007 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.007    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.121    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.244    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.358 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.358    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.472    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.586    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.700    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.814    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.971 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.136    24.107    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.436    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.969 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.969    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.086 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.086    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.203 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.212    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.329 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.329    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.446 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.563 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.563    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.680 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.680    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.797 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.797    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.954 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.923    alum/temp_out0[27]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.255 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.255    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.805 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.805    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.928    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.042    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.156    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.270    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.384    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.498 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.498    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.612    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.769 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    29.836    alum/temp_out0[26]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.621 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.621    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.735 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.744    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.428 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.428    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.585 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.932    32.517    alum/temp_out0[25]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.846 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.379 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.496 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.207 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.207    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.364 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.363    alum/temp_out0[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    35.695 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.695    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.245 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.245    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.359 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.368    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.482    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.596 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.596    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.710 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.710    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.824 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.824    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.938 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.938    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.052    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.209 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.114    38.323    alum/temp_out0[23]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.652 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.202 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.325    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.439 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.439    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.553 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.553    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.667 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.667    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.781 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.895 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.009 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.009    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.166 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.122    41.288    alum/temp_out0[22]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.617 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.617    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.167 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.404    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.974 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.974    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.131 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.053    44.184    alum/temp_out0[21]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    44.513 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.513    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.063 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.414    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.528 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.528    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.642 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.642    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.756 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.756    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.870 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.027 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    47.134    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.463 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.463    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.996 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.996    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.113 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.113    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.230 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.347 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.356    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.473 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.473    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.590 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.590    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.707 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.824 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.824    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.981 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    50.005    alum/temp_out0[19]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    50.337 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.887 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.001    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.115    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.229    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.466    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.580 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.580    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.694 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.694    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.851 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.055    52.906    alum/temp_out0[18]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.691 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.691    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.805 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.805    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.919 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.033 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.033    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.147 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.147    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.261 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.261    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.375 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.375    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.489 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.498    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.655 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.097    55.752    alum/temp_out0[17]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.081 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.081    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.614 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.614    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.731 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.731    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.848 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.965 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.965    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.082 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.082    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.199 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.199    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.316 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.316    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.433 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.433    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.590 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    58.689    alum/temp_out0[16]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.021 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.021    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.571 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.571    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.685 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.685    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.799 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.913 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.913    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.027 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.027    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.141 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.141    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.255    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.526 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.858    61.384    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.713 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.713    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.263 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.263    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.377 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.491 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.491    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.605 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.605    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.719 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.719    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.833 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.833    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.947 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.947    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.061    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.218 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    64.278    alum/temp_out0[14]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.607 r  alum/D_registers_q[7][13]_i_59/O
                         net (fo=1, routed)           0.000    64.607    alum/D_registers_q[7][13]_i_59_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.008 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.008    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.122 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.122    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.236    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.350    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.464    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.578    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.692    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.806    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.963 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    66.864    alum/temp_out0[13]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.193 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.193    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.743 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.743    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.971 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.971    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.085 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.698 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.019    69.716    alum/temp_out0[12]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.045 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.045    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.595 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.595    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.709 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.709    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.823 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.823    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.937 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.937    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.051 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.051    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.165 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.279 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.279    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.393 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.393    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.550 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.052    72.602    alum/temp_out0[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.931 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.931    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.464 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.464    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.581 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.581    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.815 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.932 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.166 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.283 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.440 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    75.388    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.720 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.720    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.270 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.270    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.384 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.384    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.498 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.498    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.612 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.612    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.726 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.726    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.840 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.840    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.954 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.954    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.068 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.068    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.225 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.893    78.118    alum/temp_out0[9]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.447 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.980 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.980    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.097 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.214 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.214    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.331 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.565 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.565    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.682 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.682    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.799 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.799    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.956 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.025    80.981    alum/temp_out0[8]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.313 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.313    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.863 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.977 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.977    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.091 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.205 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.205    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.319    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.433 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.818 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    83.922    alum/temp_out0[7]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.251 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.652 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.652    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.766 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.766    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.880 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.880    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.994 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.994    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.108 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.108    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.222 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.222    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.336 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.336    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.450 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.450    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.607 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.115    86.722    alum/temp_out0[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.051 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.051    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.601 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.601    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.715    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.829 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.829    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.943 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.943    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.057 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.057    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.171 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.171    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.285 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.285    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.399 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.556 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.994    89.550    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.879 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.879    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.412 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.529 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.529    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.646 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.646    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.763 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.880 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.880    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.997 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.997    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.114 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.114    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.231 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.231    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.388 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    92.466    alum/temp_out0[4]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.798 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.798    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.331 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.331    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.448 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.565 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.565    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.682 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.682    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.799 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.799    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.916 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.916    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.033 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.033    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.150 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.150    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.307 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.936    95.243    alum/temp_out0[3]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.575 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.575    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.125 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.125    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.239 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.239    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.353 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.353    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.467 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.467    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.581 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.581    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.695 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.695    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.809 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.809    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.923 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.923    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.080 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    98.018    alum/temp_out0[2]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    98.347 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.880 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.880    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.997 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.997    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.114 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.231 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.231    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.348 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.348    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.465 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.582 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.699 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.699    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.856 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.005   100.861    alum/temp_out0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.649 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.649    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.763    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.877    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.105    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.219    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.333    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.447    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.917   103.520    sm/temp_out0[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.849 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.849    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   104.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.579   104.641    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.299   104.940 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.018   105.957    sm/M_alum_out[0]
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.118   106.075 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.596   106.671    sm/D_states_q[7]_i_11_n_0
    SLICE_X32Y8          LUT4 (Prop_lut4_I0_O)        0.352   107.023 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.572   107.595    sm/D_states_d__0[6]
    SLICE_X32Y8          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.299   116.259    
                         clock uncertainty           -0.035   116.224    
    SLICE_X32Y8          FDRE (Setup_fdre_C_D)       -0.283   115.941    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.941    
                         arrival time                        -107.595    
  -------------------------------------------------------------------
                         slack                                  8.346    

Slack (MET) :             8.499ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.368ns  (logic 59.841ns (58.457%)  route 42.527ns (41.543%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.199     8.803    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           1.074    10.001    sm/D_states_q[0]_i_10_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.125 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.303    10.429    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.798    11.351    sm/M_sm_bsel[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.296    12.771    sm/M_alum_b[0]
    SLICE_X53Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.895 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.895    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.427 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.427    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.541    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.655    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.769 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.769    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.997 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.997    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.111 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.009    14.120    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.919    15.424    alum/temp_out0[31]
    SLICE_X48Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.253 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.253    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.367    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.490    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.604 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.604    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.718 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.217 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.064    18.281    alum/temp_out0[30]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.610 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.610    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.143 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.260 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.260    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.377 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.386    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.620    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.737    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.854    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.971    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.128 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.090    21.219    alum/temp_out0[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.007 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.007    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.121    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.244    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.358 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.358    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.472    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.586    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.700    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.814    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.971 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.136    24.107    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.436    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.969 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.969    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.086 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.086    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.203 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.212    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.329 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.329    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.446 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.563 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.563    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.680 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.680    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.797 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.797    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.954 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.923    alum/temp_out0[27]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.255 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.255    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.805 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.805    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.928    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.042    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.156    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.270    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.384    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.498 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.498    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.612    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.769 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    29.836    alum/temp_out0[26]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.621 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.621    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.735 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.744    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.428 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.428    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.585 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.932    32.517    alum/temp_out0[25]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.846 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.379 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.496 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.207 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.207    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.364 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.363    alum/temp_out0[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    35.695 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.695    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.245 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.245    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.359 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.368    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.482    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.596 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.596    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.710 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.710    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.824 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.824    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.938 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.938    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.052    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.209 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.114    38.323    alum/temp_out0[23]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.652 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.202 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.325    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.439 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.439    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.553 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.553    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.667 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.667    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.781 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.895 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.009 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.009    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.166 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.122    41.288    alum/temp_out0[22]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.617 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.617    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.167 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.404    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.974 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.974    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.131 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.053    44.184    alum/temp_out0[21]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    44.513 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.513    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.063 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.414    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.528 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.528    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.642 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.642    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.756 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.756    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.870 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.027 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    47.134    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.463 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.463    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.996 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.996    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.113 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.113    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.230 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.347 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.356    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.473 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.473    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.590 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.590    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.707 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.824 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.824    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.981 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    50.005    alum/temp_out0[19]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    50.337 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.887 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.001    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.115    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.229    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.466    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.580 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.580    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.694 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.694    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.851 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.055    52.906    alum/temp_out0[18]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.691 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.691    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.805 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.805    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.919 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.033 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.033    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.147 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.147    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.261 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.261    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.375 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.375    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.489 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.498    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.655 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.097    55.752    alum/temp_out0[17]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.081 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.081    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.614 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.614    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.731 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.731    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.848 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.965 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.965    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.082 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.082    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.199 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.199    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.316 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.316    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.433 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.433    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.590 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    58.689    alum/temp_out0[16]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.021 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.021    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.571 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.571    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.685 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.685    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.799 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.913 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.913    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.027 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.027    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.141 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.141    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.255    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.526 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.858    61.384    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.713 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.713    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.263 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.263    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.377 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.491 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.491    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.605 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.605    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.719 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.719    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.833 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.833    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.947 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.947    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.061    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.218 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    64.278    alum/temp_out0[14]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.607 r  alum/D_registers_q[7][13]_i_59/O
                         net (fo=1, routed)           0.000    64.607    alum/D_registers_q[7][13]_i_59_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.008 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.008    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.122 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.122    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.236    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.350    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.464    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.578    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.692    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.806    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.963 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    66.864    alum/temp_out0[13]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.193 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.193    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.743 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.743    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.971 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.971    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.085 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.698 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.019    69.716    alum/temp_out0[12]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.045 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.045    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.595 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.595    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.709 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.709    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.823 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.823    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.937 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.937    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.051 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.051    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.165 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.279 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.279    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.393 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.393    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.550 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.052    72.602    alum/temp_out0[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.931 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.931    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.464 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.464    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.581 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.581    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.815 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.932 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.166 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.283 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.440 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    75.388    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.720 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.720    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.270 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.270    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.384 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.384    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.498 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.498    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.612 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.612    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.726 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.726    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.840 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.840    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.954 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.954    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.068 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.068    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.225 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.893    78.118    alum/temp_out0[9]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.447 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.980 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.980    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.097 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.214 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.214    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.331 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.565 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.565    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.682 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.682    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.799 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.799    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.956 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.025    80.981    alum/temp_out0[8]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.313 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.313    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.863 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.977 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.977    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.091 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.205 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.205    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.319    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.433 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.818 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    83.922    alum/temp_out0[7]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.251 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.652 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.652    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.766 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.766    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.880 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.880    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.994 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.994    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.108 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.108    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.222 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.222    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.336 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.336    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.450 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.450    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.607 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.115    86.722    alum/temp_out0[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.051 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.051    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.601 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.601    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.715    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.829 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.829    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.943 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.943    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.057 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.057    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.171 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.171    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.285 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.285    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.399 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.556 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.994    89.550    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.879 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.879    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.412 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.529 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.529    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.646 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.646    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.763 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.880 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.880    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.997 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.997    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.114 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.114    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.231 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.231    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.388 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    92.466    alum/temp_out0[4]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.798 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.798    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.331 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.331    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.448 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.565 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.565    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.682 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.682    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.799 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.799    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.916 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.916    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.033 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.033    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.150 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.150    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.307 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.936    95.243    alum/temp_out0[3]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.575 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.575    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.125 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.125    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.239 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.239    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.353 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.353    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.467 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.467    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.581 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.581    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.695 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.695    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.809 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.809    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.923 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.923    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.080 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    98.018    alum/temp_out0[2]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    98.347 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.880 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.880    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.997 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.997    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.114 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.231 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.231    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.348 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.348    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.465 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.582 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.699 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.699    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.856 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.005   100.861    alum/temp_out0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.649 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.649    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.763    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.877    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.105    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.219    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.333    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.447    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.917   103.520    sm/temp_out0[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.849 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.849    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   104.061 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.579   104.641    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.299   104.940 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.870   105.810    sm/M_alum_out[0]
    SLICE_X40Y5          LUT6 (Prop_lut6_I4_O)        0.124   105.934 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.582   107.516    L_reg/D[0]
    SLICE_X57Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.451   115.967    L_reg/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][0]/C
                         clock pessimism              0.187   116.154    
                         clock uncertainty           -0.035   116.119    
    SLICE_X57Y9          FDRE (Setup_fdre_C_D)       -0.103   116.016    L_reg/D_registers_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                        116.016    
                         arrival time                        -107.517    
  -------------------------------------------------------------------
                         slack                                  8.499    

Slack (MET) :             8.895ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.107ns  (logic 60.089ns (58.849%)  route 42.018ns (41.151%))
  Logic Levels:           325  (CARRY4=288 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.199     8.803    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           1.074    10.001    sm/D_states_q[0]_i_10_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.125 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.303    10.429    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.798    11.351    sm/M_sm_bsel[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.296    12.771    sm/M_alum_b[0]
    SLICE_X53Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.895 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.895    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.427 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.427    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.541    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.655    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.769 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.769    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.997 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.997    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.111 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.009    14.120    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.919    15.424    alum/temp_out0[31]
    SLICE_X48Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.253 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.253    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.367    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.490    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.604 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.604    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.718 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.217 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.064    18.281    alum/temp_out0[30]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.610 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.610    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.143 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.260 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.260    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.377 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.386    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.620    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.737    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.854    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.971    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.128 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.090    21.219    alum/temp_out0[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.007 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.007    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.121    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.244    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.358 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.358    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.472    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.586    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.700    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.814    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.971 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.136    24.107    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.436    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.969 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.969    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.086 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.086    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.203 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.212    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.329 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.329    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.446 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.563 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.563    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.680 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.680    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.797 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.797    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.954 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.923    alum/temp_out0[27]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.255 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.255    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.805 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.805    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.928    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.042    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.156    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.270    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.384    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.498 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.498    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.612    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.769 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    29.836    alum/temp_out0[26]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.621 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.621    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.735 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.744    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.428 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.428    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.585 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.932    32.517    alum/temp_out0[25]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.846 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.379 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.496 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.207 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.207    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.364 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.363    alum/temp_out0[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    35.695 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.695    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.245 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.245    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.359 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.368    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.482    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.596 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.596    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.710 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.710    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.824 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.824    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.938 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.938    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.052    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.209 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.114    38.323    alum/temp_out0[23]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.652 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.202 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.325    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.439 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.439    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.553 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.553    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.667 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.667    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.781 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.895 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.009 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.009    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.166 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.122    41.288    alum/temp_out0[22]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.617 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.617    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.167 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.404    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.974 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.974    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.131 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.053    44.184    alum/temp_out0[21]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    44.513 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.513    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.063 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.414    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.528 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.528    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.642 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.642    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.756 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.756    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.870 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.027 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    47.134    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.463 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.463    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.996 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.996    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.113 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.113    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.230 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.347 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.356    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.473 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.473    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.590 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.590    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.707 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.824 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.824    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.981 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    50.005    alum/temp_out0[19]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    50.337 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.887 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.001    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.115    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.229    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.466    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.580 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.580    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.694 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.694    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.851 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.055    52.906    alum/temp_out0[18]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.691 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.691    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.805 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.805    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.919 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.033 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.033    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.147 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.147    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.261 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.261    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.375 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.375    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.489 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.498    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.655 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.097    55.752    alum/temp_out0[17]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.081 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.081    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.614 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.614    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.731 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.731    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.848 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.965 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.965    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.082 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.082    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.199 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.199    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.316 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.316    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.433 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.433    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.590 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    58.689    alum/temp_out0[16]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.021 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.021    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.571 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.571    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.685 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.685    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.799 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.913 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.913    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.027 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.027    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.141 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.141    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.255    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.526 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.858    61.384    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.713 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.713    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.263 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.263    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.377 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.491 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.491    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.605 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.605    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.719 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.719    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.833 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.833    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.947 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.947    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.061    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.218 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    64.278    alum/temp_out0[14]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.607 r  alum/D_registers_q[7][13]_i_59/O
                         net (fo=1, routed)           0.000    64.607    alum/D_registers_q[7][13]_i_59_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.008 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.008    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.122 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.122    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.236    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.350    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.464    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.578    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.692    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.806    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.963 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    66.864    alum/temp_out0[13]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.193 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.193    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.743 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.743    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.971 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.971    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.085 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.698 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.019    69.716    alum/temp_out0[12]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.045 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.045    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.595 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.595    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.709 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.709    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.823 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.823    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.937 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.937    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.051 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.051    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.165 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.279 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.279    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.393 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.393    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.550 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.052    72.602    alum/temp_out0[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.931 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.931    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.464 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.464    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.581 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.581    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.815 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.932 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.166 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.283 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.440 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    75.388    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.720 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.720    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.270 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.270    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.384 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.384    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.498 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.498    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.612 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.612    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.726 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.726    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.840 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.840    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.954 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.954    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.068 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.068    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.225 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.893    78.118    alum/temp_out0[9]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.447 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.980 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.980    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.097 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.214 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.214    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.331 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.565 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.565    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.682 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.682    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.799 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.799    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.956 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.025    80.981    alum/temp_out0[8]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.313 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.313    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.863 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.977 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.977    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.091 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.205 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.205    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.319    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.433 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.818 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    83.922    alum/temp_out0[7]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.251 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.652 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.652    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.766 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.766    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.880 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.880    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.994 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.994    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.108 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.108    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.222 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.222    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.336 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.336    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.450 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.450    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.607 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.115    86.722    alum/temp_out0[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.051 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.051    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.601 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.601    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.715    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.829 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.829    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.943 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.943    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.057 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.057    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.171 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.171    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.285 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.285    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.399 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.556 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.994    89.550    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.879 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.879    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.412 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.529 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.529    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.646 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.646    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.763 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.880 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.880    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.997 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.997    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.114 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.114    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.231 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.231    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.388 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    92.466    alum/temp_out0[4]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.798 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.798    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.331 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.331    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.448 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.565 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.565    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.682 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.682    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.799 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.799    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.916 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.916    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.033 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.033    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.150 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.150    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.307 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.936    95.243    alum/temp_out0[3]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.575 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.575    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.125 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.125    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.239 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.239    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.353 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.353    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.467 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.467    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.581 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.581    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.695 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.695    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.809 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.809    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.923 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.923    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.080 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    98.018    alum/temp_out0[2]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    98.347 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.880 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.880    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.997 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.997    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.114 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.231 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.231    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.348 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.348    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.465 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.582 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.699 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.699    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.856 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.005   100.861    alum/temp_out0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.649 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.649    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.763    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.877    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.105    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.219    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.333    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.447    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.917   103.520    sm/temp_out0[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.849 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.849    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   104.061 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.579   104.641    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.299   104.940 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.371   105.311    sm/M_alum_out[0]
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.124   105.435 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.596   106.030    sm/D_states_q[0]_i_15_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I4_O)        0.124   106.154 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.433   106.588    sm/D_states_q[0]_i_7_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I5_O)        0.124   106.712 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.544   107.255    sm/D_states_d__0[0]
    SLICE_X34Y10         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.442   115.958    sm/clk_IBUF_BUFG
    SLICE_X34Y10         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X34Y10         FDSE (Setup_fdse_C_D)       -0.031   116.151    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.151    
                         arrival time                        -107.256    
  -------------------------------------------------------------------
                         slack                                  8.895    

Slack (MET) :             8.958ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.012ns  (logic 60.161ns (58.975%)  route 41.851ns (41.025%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=26 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.199     8.803    sm/D_states_q[3]
    SLICE_X32Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.927 r  sm/D_states_q[0]_i_10/O
                         net (fo=5, routed)           1.074    10.001    sm/D_states_q[0]_i_10_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.125 f  sm/D_registers_q[7][31]_i_141/O
                         net (fo=1, routed)           0.303    10.429    sm/D_registers_q[7][31]_i_141_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124    10.553 r  sm/D_registers_q[7][31]_i_108/O
                         net (fo=32, routed)          0.798    11.351    sm/M_sm_bsel[0]
    SLICE_X49Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         1.296    12.771    sm/M_alum_b[0]
    SLICE_X53Y18         LUT2 (Prop_lut2_I0_O)        0.124    12.895 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.895    alum/S[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.427 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.427    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.541 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.541    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.655 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.655    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.769 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.769    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.883 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.883    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.997 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.997    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.111 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.009    14.120    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.919    15.424    alum/temp_out0[31]
    SLICE_X48Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    16.253 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.253    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.367 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    16.367    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.481 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.009    16.490    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.604 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.604    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.718 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.718    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.832 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.946 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.946    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.060 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.060    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.217 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.064    18.281    alum/temp_out0[30]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    18.610 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    18.610    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.143 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.260 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.260    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.377 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.386    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.503 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.503    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.620 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.620    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.737    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.854 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.854    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.971 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.971    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.128 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.090    21.219    alum/temp_out0[29]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.007 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.007    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.121 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.121    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.235 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.244    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.358 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.358    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.472 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.472    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.586 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.586    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.700 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.700    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.814 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.814    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.971 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.136    24.107    alum/temp_out0[28]
    SLICE_X46Y22         LUT3 (Prop_lut3_I0_O)        0.329    24.436 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.436    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.969 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.969    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.086 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.086    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.203 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.009    25.212    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.329 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.329    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.446 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.446    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.563 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.563    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.680 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.680    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.797 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.797    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.954 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.969    26.923    alum/temp_out0[27]
    SLICE_X44Y23         LUT3 (Prop_lut3_I0_O)        0.332    27.255 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.255    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.805 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.805    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.009    27.928    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.042    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.156    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.270    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.384    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.498 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.498    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.612    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.769 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.067    29.836    alum/temp_out0[26]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.621 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.621    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.735 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.744    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.428 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.428    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.585 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.932    32.517    alum/temp_out0[25]
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.846 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.379 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.496 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.622 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.622    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.739 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.739    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.973 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.973    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.090 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.090    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.207 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.207    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.364 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.999    35.363    alum/temp_out0[24]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.332    35.695 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.695    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.245 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.245    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.359 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.368    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.482 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.482    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.596 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.596    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.710 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.710    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.824 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.824    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.938 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.938    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.052 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.052    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.209 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.114    38.323    alum/temp_out0[23]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.652 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.202 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.202    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.316 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.325    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.439 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.439    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.553 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.553    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.667 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.667    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.781 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.781    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.895 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.895    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.009 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.009    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.166 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.122    41.288    alum/temp_out0[22]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.617 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.617    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.167 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.404    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.518 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.518    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.632 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.632    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.746 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.746    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.860 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.860    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.974 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.974    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.131 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.053    44.184    alum/temp_out0[21]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    44.513 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.513    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.063 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.063    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.177 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.177    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.291 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.291    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.405 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    45.414    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.528 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.528    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.642 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.642    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.756 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.756    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.870 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.870    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.027 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.107    47.134    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.463 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.463    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.996 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.996    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.113 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.113    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.230 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.230    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.347 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.356    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.473 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.473    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.590 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.590    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.707 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.707    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.824 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.824    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.981 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.025    50.005    alum/temp_out0[19]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.332    50.337 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.337    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.887 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.887    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.001    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.115    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.229    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    51.466    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.580 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.580    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.694 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.694    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.851 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.055    52.906    alum/temp_out0[18]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.691 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.691    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.805 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.805    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.919 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.919    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.033 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.033    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.147 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.147    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.261 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.261    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.375 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.375    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.489 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.498    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.655 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.097    55.752    alum/temp_out0[17]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.081 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.081    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.614 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.614    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.731 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.731    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.848 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.848    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.965 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.965    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.082 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.082    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.199 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.199    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.316 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.316    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.433 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.433    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.590 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.099    58.689    alum/temp_out0[16]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.332    59.021 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.021    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.571 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.571    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.685 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.685    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.799 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.913 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.913    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.027 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.027    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.141 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.141    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.255 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.255    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.369 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.369    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.526 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.858    61.384    alum/temp_out0[15]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.713 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.713    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.263 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.263    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.377 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.377    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.491 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.491    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.605 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.605    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.719 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.719    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.833 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.833    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.947 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.947    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.061    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.218 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.060    64.278    alum/temp_out0[14]
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.607 r  alum/D_registers_q[7][13]_i_59/O
                         net (fo=1, routed)           0.000    64.607    alum/D_registers_q[7][13]_i_59_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.008 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.008    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.122 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.122    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.236 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.236    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.350 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.350    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.464 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.464    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.578 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.578    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.692 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.692    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.806 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.806    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.963 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.900    66.864    alum/temp_out0[13]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.329    67.193 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.193    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.743 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.743    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.971 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.971    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.085 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.698 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.019    69.716    alum/temp_out0[12]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    70.045 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.045    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.595 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.595    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.709 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.709    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.823 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.823    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.937 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.937    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.051 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.051    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.165 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.165    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.279 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.279    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.393 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.393    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.550 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.052    72.602    alum/temp_out0[11]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.931 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.931    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.464 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.464    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.581 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.581    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.698 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.698    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.815 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.815    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.932 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.932    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.166 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.283 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.283    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.440 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.948    75.388    alum/temp_out0[10]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    75.720 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.720    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.270 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.270    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.384 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.384    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.498 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.498    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.612 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.612    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.726 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.726    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.840 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.840    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.954 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.954    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.068 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.068    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.225 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.893    78.118    alum/temp_out0[9]
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.447 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.447    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.980 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.980    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.097 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.097    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.214 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.214    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.331 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.331    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.448 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.448    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.565 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.565    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.682 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.682    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.799 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.799    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.956 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.025    80.981    alum/temp_out0[8]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    81.313 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.313    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.863 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.863    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.977 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.977    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.091 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.091    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.205 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.205    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.319 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.319    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.433 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.433    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.547 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.547    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.661 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.661    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.818 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.104    83.922    alum/temp_out0[7]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    84.251 r  alum/D_registers_q[7][3]_i_176/O
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q[7][3]_i_176_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    84.652 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.652    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.766 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.766    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.880 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.880    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.994 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.994    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.108 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.108    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.222 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.222    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.336 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.336    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.450 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.450    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.607 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.115    86.722    alum/temp_out0[6]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    87.051 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.051    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.601 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.601    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.715 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.715    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.829 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.829    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.943 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.943    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.057 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.057    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.171 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.171    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.285 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.285    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.399 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.399    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.556 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.994    89.550    alum/temp_out0[5]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.879 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.879    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.412 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.412    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.529 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.529    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.646 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.646    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.763 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.880 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.880    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.997 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.997    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.114 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.114    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.231 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.231    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.388 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    92.466    alum/temp_out0[4]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.798 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.798    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.331 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.331    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.448 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.448    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.565 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.565    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.682 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.682    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.799 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.799    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.916 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.916    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.033 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.033    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.150 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.150    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.307 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.936    95.243    alum/temp_out0[3]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.575 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.575    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.125 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.125    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.239 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.239    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.353 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.353    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.467 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.467    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.581 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.581    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.695 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.695    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.809 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.809    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.923 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.923    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.080 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    98.018    alum/temp_out0[2]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.329    98.347 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.347    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.880 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.880    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.997 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.997    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.114 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.231 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.231    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.348 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.348    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.465 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.465    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.582 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.582    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.699 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.699    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.856 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.005   100.861    alum/temp_out0[1]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.649 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.649    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.763 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.763    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.877 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.877    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.991 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.105 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.105    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.219 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.219    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.333 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.333    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.447 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.447    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.604 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.917   103.520    sm/temp_out0[0]
    SLICE_X41Y11         LUT5 (Prop_lut5_I4_O)        0.329   103.849 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.849    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y11         MUXF7 (Prop_muxf7_I0_O)      0.212   104.061 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.579   104.641    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I0_O)        0.299   104.940 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.018   105.957    sm/M_alum_out[0]
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.118   106.075 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.379   106.455    sm/D_states_q[7]_i_11_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I4_O)        0.326   106.781 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.379   107.160    sm/D_states_d__0[7]
    SLICE_X31Y8          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X31Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X31Y8          FDSE (Setup_fdse_C_D)       -0.081   116.118    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -107.160    
  -------------------------------------------------------------------
                         slack                                  8.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.877    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.877    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.877    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.877    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            gameclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.445%)  route 0.268ns (65.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.563     1.507    gamecounter/clk_IBUF_BUFG
    SLICE_X36Y5          FDRE                                         r  gamecounter/D_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  gamecounter/D_ctr_q_reg[20]/Q
                         net (fo=5, routed)           0.268     1.916    gameclk/M_gamecounter_value[0]
    SLICE_X35Y8          FDRE                                         r  gameclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.830     2.020    gameclk/clk_IBUF_BUFG
    SLICE_X35Y8          FDRE                                         r  gameclk/D_last_q_reg/C
                         clock pessimism             -0.251     1.769    
    SLICE_X35Y8          FDRE (Hold_fdre_C_D)         0.070     1.839    gameclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.975%)  route 0.314ns (69.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.314     1.963    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.975%)  route 0.314ns (69.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.314     1.963    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.975%)  route 0.314ns (69.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.314     1.963    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.975%)  route 0.314ns (69.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.314     1.963    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.554     1.498    forLoop_idx_0_324093908[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.696    forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.822     2.012    forLoop_idx_0_324093908[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.071     1.569    forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y12   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y13   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y13   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y15   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y15   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y15   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y2    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.864ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.704ns (14.635%)  route 4.106ns (85.365%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X31Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.883     7.487    sm/D_states_q[7]
    SLICE_X33Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.611 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.465     9.076    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I2_O)        0.124     9.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.759     9.959    fifo_reset_cond/AS[0]
    SLICE_X34Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y3          FDPE (Recov_fdpe_C_PRE)     -0.361   115.823    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.823    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                105.864    

Slack (MET) :             105.864ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.704ns (14.635%)  route 4.106ns (85.365%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X31Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.883     7.487    sm/D_states_q[7]
    SLICE_X33Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.611 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.465     9.076    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I2_O)        0.124     9.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.759     9.959    fifo_reset_cond/AS[0]
    SLICE_X34Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y3          FDPE (Recov_fdpe_C_PRE)     -0.361   115.823    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.823    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                105.864    

Slack (MET) :             105.864ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.704ns (14.635%)  route 4.106ns (85.365%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X31Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.883     7.487    sm/D_states_q[7]
    SLICE_X33Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.611 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.465     9.076    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I2_O)        0.124     9.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.759     9.959    fifo_reset_cond/AS[0]
    SLICE_X34Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y3          FDPE (Recov_fdpe_C_PRE)     -0.361   115.823    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.823    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                105.864    

Slack (MET) :             105.864ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.704ns (14.635%)  route 4.106ns (85.365%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X31Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.883     7.487    sm/D_states_q[7]
    SLICE_X33Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.611 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.465     9.076    sm/D_stage_q[3]_i_2_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I2_O)        0.124     9.200 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.759     9.959    fifo_reset_cond/AS[0]
    SLICE_X34Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y3          FDPE (Recov_fdpe_C_PRE)     -0.361   115.823    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.823    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                105.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.296%)  route 1.030ns (84.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.759     2.405    sm/D_states_q[6]
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.450 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.272     2.722    fifo_reset_cond/AS[0]
    SLICE_X34Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.296%)  route 1.030ns (84.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.759     2.405    sm/D_states_q[6]
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.450 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.272     2.722    fifo_reset_cond/AS[0]
    SLICE_X34Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.296%)  route 1.030ns (84.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.759     2.405    sm/D_states_q[6]
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.450 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.272     2.722    fifo_reset_cond/AS[0]
    SLICE_X34Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.186ns (15.296%)  route 1.030ns (84.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.759     2.405    sm/D_states_q[6]
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.450 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.272     2.722    fifo_reset_cond/AS[0]
    SLICE_X34Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  1.252    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.986ns  (logic 11.827ns (31.975%)  route 25.160ns (68.025%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=6 LUT4=3 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.319     7.988    L_reg/M_sm_timer[9]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.150     8.138 r  L_reg/L_03f69c37_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.452     8.591    L_reg/L_03f69c37_remainder0_carry_i_26__1_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.328     8.919 f  L_reg/L_03f69c37_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.835     9.754    L_reg/L_03f69c37_remainder0_carry_i_13__1_n_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.904 f  L_reg/L_03f69c37_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.588    L_reg/L_03f69c37_remainder0_carry_i_19__1_n_0
    SLICE_X50Y1          LUT5 (Prop_lut5_I3_O)        0.374    10.962 r  L_reg/L_03f69c37_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.017    11.979    L_reg/L_03f69c37_remainder0_carry_i_10__1_n_0
    SLICE_X53Y0          LUT4 (Prop_lut4_I1_O)        0.328    12.307 r  L_reg/L_03f69c37_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.857    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.971    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.210 f  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.082    14.292    L_reg/L_03f69c37_remainder0_3[10]
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.302    14.594 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.189    15.783    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.907 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.617    16.524    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.648 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.965    17.613    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I2_O)        0.152    17.765 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.965    18.730    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y3          LUT3 (Prop_lut3_I1_O)        0.354    19.084 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.888    19.972    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.298 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.703    21.001    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.521 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.521    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.740 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.857    22.597    L_reg/L_03f69c37_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X57Y2          LUT3 (Prop_lut3_I2_O)        0.323    22.920 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.413    24.333    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.326    24.659 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.704    25.364    L_reg/i__carry_i_13__3_0
    SLICE_X60Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.488 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.946    26.434    L_reg/i__carry_i_18__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.558 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.673    27.231    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.146    27.377 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.733    28.110    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.328    28.438 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.438    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.988 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.988    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.102 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.102    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.216 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.216    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.438 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.736    30.174    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.473 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.624    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.748 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.564    31.312    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y3          LUT3 (Prop_lut3_I1_O)        0.124    31.436 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.827    32.264    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I4_O)        0.124    32.388 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.986    33.374    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I0_O)        0.150    33.524 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.852    38.375    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.138 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.138    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.927ns  (logic 11.839ns (32.060%)  route 25.088ns (67.940%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.319     7.988    L_reg/M_sm_timer[9]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.150     8.138 r  L_reg/L_03f69c37_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.452     8.591    L_reg/L_03f69c37_remainder0_carry_i_26__1_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.328     8.919 f  L_reg/L_03f69c37_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.835     9.754    L_reg/L_03f69c37_remainder0_carry_i_13__1_n_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.904 f  L_reg/L_03f69c37_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.588    L_reg/L_03f69c37_remainder0_carry_i_19__1_n_0
    SLICE_X50Y1          LUT5 (Prop_lut5_I3_O)        0.374    10.962 r  L_reg/L_03f69c37_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.017    11.979    L_reg/L_03f69c37_remainder0_carry_i_10__1_n_0
    SLICE_X53Y0          LUT4 (Prop_lut4_I1_O)        0.328    12.307 r  L_reg/L_03f69c37_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.857    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.971    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.210 f  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.082    14.292    L_reg/L_03f69c37_remainder0_3[10]
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.302    14.594 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.189    15.783    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.907 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.617    16.524    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.648 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.965    17.613    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I2_O)        0.152    17.765 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.965    18.730    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y3          LUT3 (Prop_lut3_I1_O)        0.354    19.084 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.888    19.972    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.298 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.703    21.001    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.521 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.521    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.740 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.857    22.597    L_reg/L_03f69c37_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X57Y2          LUT3 (Prop_lut3_I2_O)        0.323    22.920 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.413    24.333    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.326    24.659 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.704    25.364    L_reg/i__carry_i_13__3_0
    SLICE_X60Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.488 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.946    26.434    L_reg/i__carry_i_18__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.558 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.673    27.231    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.146    27.377 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.733    28.110    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.328    28.438 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.438    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.988 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.988    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.102 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.102    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.216 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.216    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.438 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.736    30.174    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.473 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.624    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.748 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.655    31.403    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.527 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.810    32.337    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.461 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.964    33.425    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I3_O)        0.152    33.577 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.729    38.305    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.078 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.078    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.698ns  (logic 11.594ns (31.591%)  route 25.105ns (68.409%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.319     7.988    L_reg/M_sm_timer[9]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.150     8.138 r  L_reg/L_03f69c37_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.452     8.591    L_reg/L_03f69c37_remainder0_carry_i_26__1_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.328     8.919 f  L_reg/L_03f69c37_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.835     9.754    L_reg/L_03f69c37_remainder0_carry_i_13__1_n_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.904 f  L_reg/L_03f69c37_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.588    L_reg/L_03f69c37_remainder0_carry_i_19__1_n_0
    SLICE_X50Y1          LUT5 (Prop_lut5_I3_O)        0.374    10.962 r  L_reg/L_03f69c37_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.017    11.979    L_reg/L_03f69c37_remainder0_carry_i_10__1_n_0
    SLICE_X53Y0          LUT4 (Prop_lut4_I1_O)        0.328    12.307 r  L_reg/L_03f69c37_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.857    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.971    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.210 f  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.082    14.292    L_reg/L_03f69c37_remainder0_3[10]
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.302    14.594 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.189    15.783    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.907 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.617    16.524    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.648 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.965    17.613    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I2_O)        0.152    17.765 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.965    18.730    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y3          LUT3 (Prop_lut3_I1_O)        0.354    19.084 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.888    19.972    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.298 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.703    21.001    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.521 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.521    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.740 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.857    22.597    L_reg/L_03f69c37_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X57Y2          LUT3 (Prop_lut3_I2_O)        0.323    22.920 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.413    24.333    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.326    24.659 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.704    25.364    L_reg/i__carry_i_13__3_0
    SLICE_X60Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.488 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.946    26.434    L_reg/i__carry_i_18__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.558 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.673    27.231    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.146    27.377 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.733    28.110    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.328    28.438 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.438    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.988 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.988    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.102 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.102    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.216 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.216    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.438 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.736    30.174    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.473 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.624    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.748 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.655    31.403    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.527 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.810    32.337    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.461 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.782    33.243    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I3_O)        0.124    33.367 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.927    38.294    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.850 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.850    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.548ns  (logic 12.002ns (32.840%)  route 24.545ns (67.160%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.515     7.122    L_reg/M_sm_pbc[9]
    SLICE_X58Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.246 r  L_reg/L_03f69c37_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.933     8.179    L_reg/L_03f69c37_remainder0_carry__1_i_8__0_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.303 f  L_reg/L_03f69c37_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.104     9.408    L_reg/L_03f69c37_remainder0_carry__1_i_7__0_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.558 f  L_reg/L_03f69c37_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.242    L_reg/L_03f69c37_remainder0_carry_i_20__0_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I4_O)        0.374    10.616 r  L_reg/L_03f69c37_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.437    L_reg/L_03f69c37_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    11.765 r  L_reg/L_03f69c37_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.765    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.315 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.315    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.429    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.763 f  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.402    14.164    L_reg/L_03f69c37_remainder0_1[9]
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.303    14.467 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.012    15.479    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.603 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.004    16.607    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.731 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.768    17.500    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I2_O)        0.150    17.650 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.586    18.235    L_reg/i__carry_i_20__2_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.354    18.589 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.298    19.887    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.332    20.219 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.639    20.858    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.365 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.365    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.479 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.479    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    22.797    L_reg/L_03f69c37_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.303    23.100 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.566    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.690 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.649    25.339    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.149    25.488 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.844    26.332    L_reg/i__carry_i_13__1_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.360    26.692 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.286    26.977    L_reg/i__carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.348    27.325 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.577    27.903    L_reg/i__carry_i_13__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.153    28.056 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.821    28.876    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    29.586 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.586    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.700 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.700    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.013 f  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.865    30.878    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.306    31.184 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    31.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.959 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.882    32.841    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.965 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.762    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.886 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.846    34.732    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I3_O)        0.153    34.885 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.112    37.998    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.699 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.699    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.477ns  (logic 11.582ns (31.752%)  route 24.895ns (68.248%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.319     7.988    L_reg/M_sm_timer[9]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.150     8.138 r  L_reg/L_03f69c37_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.452     8.591    L_reg/L_03f69c37_remainder0_carry_i_26__1_n_0
    SLICE_X54Y5          LUT6 (Prop_lut6_I4_O)        0.328     8.919 f  L_reg/L_03f69c37_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.835     9.754    L_reg/L_03f69c37_remainder0_carry_i_13__1_n_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.904 f  L_reg/L_03f69c37_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.684    10.588    L_reg/L_03f69c37_remainder0_carry_i_19__1_n_0
    SLICE_X50Y1          LUT5 (Prop_lut5_I3_O)        0.374    10.962 r  L_reg/L_03f69c37_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.017    11.979    L_reg/L_03f69c37_remainder0_carry_i_10__1_n_0
    SLICE_X53Y0          LUT4 (Prop_lut4_I1_O)        0.328    12.307 r  L_reg/L_03f69c37_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.307    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.857 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.857    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.971    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.210 f  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.082    14.292    L_reg/L_03f69c37_remainder0_3[10]
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.302    14.594 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.189    15.783    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X52Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.907 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.617    16.524    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.648 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.965    17.613    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I2_O)        0.152    17.765 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.965    18.730    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y3          LUT3 (Prop_lut3_I1_O)        0.354    19.084 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.888    19.972    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.326    20.298 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.703    21.001    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.521 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.521    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.740 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.857    22.597    L_reg/L_03f69c37_remainder0_inferred__1/i__carry__1_1[0]
    SLICE_X57Y2          LUT3 (Prop_lut3_I2_O)        0.323    22.920 r  L_reg/i__carry__0_i_9__3/O
                         net (fo=11, routed)          1.413    24.333    timerseg_driver/decimal_renderer/i__carry_i_23__3
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.326    24.659 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.704    25.364    L_reg/i__carry_i_13__3_0
    SLICE_X60Y0          LUT5 (Prop_lut5_I1_O)        0.124    25.488 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.946    26.434    L_reg/i__carry_i_18__3_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.558 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.673    27.231    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.146    27.377 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.733    28.110    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.328    28.438 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.438    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.988 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.988    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.102 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.102    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.216 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.216    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.438 r  timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.736    30.174    timerseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I5_O)        0.299    30.473 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.624    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.748 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.655    31.403    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.527 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.810    32.337    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.461 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.964    33.425    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y1          LUT4 (Prop_lut4_I3_O)        0.124    33.549 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.536    38.085    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.629 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.629    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.322ns  (logic 11.782ns (32.437%)  route 24.540ns (67.563%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.515     7.122    L_reg/M_sm_pbc[9]
    SLICE_X58Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.246 r  L_reg/L_03f69c37_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.933     8.179    L_reg/L_03f69c37_remainder0_carry__1_i_8__0_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.303 f  L_reg/L_03f69c37_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.104     9.408    L_reg/L_03f69c37_remainder0_carry__1_i_7__0_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.558 f  L_reg/L_03f69c37_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.242    L_reg/L_03f69c37_remainder0_carry_i_20__0_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I4_O)        0.374    10.616 r  L_reg/L_03f69c37_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.437    L_reg/L_03f69c37_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    11.765 r  L_reg/L_03f69c37_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.765    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.315 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.315    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.429    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.763 f  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.402    14.164    L_reg/L_03f69c37_remainder0_1[9]
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.303    14.467 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.012    15.479    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.603 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.004    16.607    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.731 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.768    17.500    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I2_O)        0.150    17.650 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.586    18.235    L_reg/i__carry_i_20__2_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.354    18.589 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.298    19.887    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.332    20.219 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.639    20.858    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.365 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.365    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.479 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.479    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    22.797    L_reg/L_03f69c37_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.303    23.100 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.566    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.690 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.649    25.339    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.149    25.488 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.844    26.332    L_reg/i__carry_i_13__1_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.360    26.692 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.286    26.977    L_reg/i__carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.348    27.325 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.577    27.903    L_reg/i__carry_i_13__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.153    28.056 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.821    28.876    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    29.586 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.586    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.700 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.700    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.013 f  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.865    30.878    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.306    31.184 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    31.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.959 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.882    32.841    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.965 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.762    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.886 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.865    34.751    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I2_O)        0.124    34.875 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.088    37.963    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.473 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.473    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.988ns  (logic 12.007ns (33.363%)  route 23.982ns (66.637%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.515     7.122    L_reg/M_sm_pbc[9]
    SLICE_X58Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.246 r  L_reg/L_03f69c37_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.933     8.179    L_reg/L_03f69c37_remainder0_carry__1_i_8__0_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.303 f  L_reg/L_03f69c37_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.104     9.408    L_reg/L_03f69c37_remainder0_carry__1_i_7__0_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.558 f  L_reg/L_03f69c37_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.242    L_reg/L_03f69c37_remainder0_carry_i_20__0_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I4_O)        0.374    10.616 r  L_reg/L_03f69c37_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.437    L_reg/L_03f69c37_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    11.765 r  L_reg/L_03f69c37_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.765    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.315 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.315    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.429    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.763 f  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.402    14.164    L_reg/L_03f69c37_remainder0_1[9]
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.303    14.467 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.012    15.479    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.603 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.004    16.607    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.731 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.768    17.500    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I2_O)        0.150    17.650 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.586    18.235    L_reg/i__carry_i_20__2_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.354    18.589 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.298    19.887    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.332    20.219 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.639    20.858    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.365 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.365    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.479 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.479    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    22.797    L_reg/L_03f69c37_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.303    23.100 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.566    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.690 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.649    25.339    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.149    25.488 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.844    26.332    L_reg/i__carry_i_13__1_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.360    26.692 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.286    26.977    L_reg/i__carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.348    27.325 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.577    27.903    L_reg/i__carry_i_13__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.153    28.056 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.821    28.876    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    29.586 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.586    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.700 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.700    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.013 f  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.865    30.878    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.306    31.184 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    31.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.959 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.882    32.841    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.965 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.762    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.886 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.697    34.583    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I3_O)        0.148    34.731 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.698    37.429    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    41.140 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.140    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.944ns  (logic 11.817ns (32.877%)  route 24.127ns (67.123%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.515     7.122    L_reg/M_sm_pbc[9]
    SLICE_X58Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.246 r  L_reg/L_03f69c37_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.933     8.179    L_reg/L_03f69c37_remainder0_carry__1_i_8__0_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.303 f  L_reg/L_03f69c37_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.104     9.408    L_reg/L_03f69c37_remainder0_carry__1_i_7__0_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.558 f  L_reg/L_03f69c37_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.242    L_reg/L_03f69c37_remainder0_carry_i_20__0_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I4_O)        0.374    10.616 r  L_reg/L_03f69c37_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.437    L_reg/L_03f69c37_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    11.765 r  L_reg/L_03f69c37_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.765    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.315 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.315    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.429    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.763 f  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.402    14.164    L_reg/L_03f69c37_remainder0_1[9]
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.303    14.467 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.012    15.479    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.603 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.004    16.607    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.731 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.768    17.500    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I2_O)        0.150    17.650 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.586    18.235    L_reg/i__carry_i_20__2_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.354    18.589 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.298    19.887    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.332    20.219 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.639    20.858    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.365 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.365    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.479 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.479    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    22.797    L_reg/L_03f69c37_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.303    23.100 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.566    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.690 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.649    25.339    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.149    25.488 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.844    26.332    L_reg/i__carry_i_13__1_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.360    26.692 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.286    26.977    L_reg/i__carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.348    27.325 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.577    27.903    L_reg/i__carry_i_13__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.153    28.056 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.821    28.876    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    29.586 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.586    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.700 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.700    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.013 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.865    30.878    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.306    31.184 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    31.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.959 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.882    32.841    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124    32.965 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.797    33.762    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.886 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.846    34.732    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I3_O)        0.124    34.856 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.694    37.550    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    41.095 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.095    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.924ns  (logic 11.786ns (32.808%)  route 24.138ns (67.192%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.515     7.122    L_reg/M_sm_pbc[9]
    SLICE_X58Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.246 r  L_reg/L_03f69c37_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.933     8.179    L_reg/L_03f69c37_remainder0_carry__1_i_8__0_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.303 f  L_reg/L_03f69c37_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.104     9.408    L_reg/L_03f69c37_remainder0_carry__1_i_7__0_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.558 f  L_reg/L_03f69c37_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.242    L_reg/L_03f69c37_remainder0_carry_i_20__0_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I4_O)        0.374    10.616 r  L_reg/L_03f69c37_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.437    L_reg/L_03f69c37_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    11.765 r  L_reg/L_03f69c37_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.765    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.315 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.315    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.429    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.763 f  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.402    14.164    L_reg/L_03f69c37_remainder0_1[9]
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.303    14.467 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.012    15.479    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.603 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.004    16.607    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.731 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.768    17.500    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I2_O)        0.150    17.650 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.586    18.235    L_reg/i__carry_i_20__2_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.354    18.589 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.298    19.887    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.332    20.219 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.639    20.858    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.365 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.365    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.479 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.479    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    22.797    L_reg/L_03f69c37_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.303    23.100 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.566    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.690 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.649    25.339    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.149    25.488 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.844    26.332    L_reg/i__carry_i_13__1_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.360    26.692 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.286    26.977    L_reg/i__carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.348    27.325 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.577    27.903    L_reg/i__carry_i_13__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.153    28.056 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.821    28.876    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    29.586 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.586    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.700 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.700    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.013 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.865    30.878    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.306    31.184 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    31.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.959 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.176    32.135    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.259 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.877    33.135    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.259 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.171    34.431    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I1_O)        0.124    34.555 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.007    37.562    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.076 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.076    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.800ns  (logic 12.070ns (33.714%)  route 23.730ns (66.286%))
  Logic Levels:           32  (CARRY4=9 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.515     7.122    L_reg/M_sm_pbc[9]
    SLICE_X58Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.246 r  L_reg/L_03f69c37_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.933     8.179    L_reg/L_03f69c37_remainder0_carry__1_i_8__0_n_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.303 f  L_reg/L_03f69c37_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.104     9.408    L_reg/L_03f69c37_remainder0_carry__1_i_7__0_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I2_O)        0.150     9.558 f  L_reg/L_03f69c37_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.242    L_reg/L_03f69c37_remainder0_carry_i_20__0_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I4_O)        0.374    10.616 r  L_reg/L_03f69c37_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.821    11.437    L_reg/L_03f69c37_remainder0_carry_i_10__0_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I1_O)        0.328    11.765 r  L_reg/L_03f69c37_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.765    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.315 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.315    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.429    bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__0_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.763 f  bseg_driver/decimal_renderer/L_03f69c37_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.402    14.164    L_reg/L_03f69c37_remainder0_1[9]
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.303    14.467 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.012    15.479    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    15.603 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.004    16.607    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.731 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.768    17.500    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I2_O)        0.150    17.650 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.586    18.235    L_reg/i__carry_i_20__2_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.354    18.589 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.298    19.887    L_reg/i__carry_i_11__1_n_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.332    20.219 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.639    20.858    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.365 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.365    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.479 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.479    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    22.797    L_reg/L_03f69c37_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.303    23.100 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.566    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X60Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.690 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.649    25.339    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.149    25.488 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.844    26.332    L_reg/i__carry_i_13__1_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.360    26.692 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.286    26.977    L_reg/i__carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.348    27.325 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.577    27.903    L_reg/i__carry_i_13__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I1_O)        0.153    28.056 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.821    28.876    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    29.586 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.586    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.700 r  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.700    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.013 f  bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.865    30.878    bseg_driver/decimal_renderer/L_03f69c37_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X59Y8          LUT6 (Prop_lut6_I0_O)        0.306    31.184 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    31.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.959 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.176    32.135    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.259 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.877    33.135    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I5_O)        0.124    33.259 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.171    34.431    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I0_O)        0.152    34.583 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.599    37.182    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.951 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.951    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.407ns (62.724%)  route 0.836ns (37.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.836     2.479    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.745 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.745    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.418ns (62.493%)  route 0.851ns (37.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X32Y16         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.851     2.493    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.770 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.770    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.453ns (63.913%)  route 0.821ns (36.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.821     2.486    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.776 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.776    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.410ns (60.960%)  route 0.903ns (39.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.903     2.547    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.816 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.816    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.409ns (59.896%)  route 0.944ns (40.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.944     2.586    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.854 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.854    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.431ns (60.355%)  route 0.940ns (39.645%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.303     1.982    bseg_driver/ctr/S[1]
    SLICE_X65Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.027 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.637     2.664    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.908 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.908    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.420ns (57.650%)  route 1.043ns (42.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.043     2.685    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.964 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.964    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.458ns (59.143%)  route 1.007ns (40.857%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.303     1.982    bseg_driver/ctr/S[1]
    SLICE_X65Y13         LUT2 (Prop_lut2_I0_O)        0.048     2.030 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.704     2.734    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     4.002 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.002    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.433ns (57.552%)  route 1.057ns (42.448%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.439     2.117    bseg_driver/ctr/S[0]
    SLICE_X65Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.162 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.618     2.781    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.028 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.028    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.343ns (52.389%)  route 1.220ns (47.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.220     2.864    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.066 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.066    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.643ns (31.142%)  route 3.632ns (68.858%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.979    reset_cond/butt_reset_IBUF
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.103 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.173     5.275    reset_cond/M_reset_cond_in
    SLICE_X46Y13         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.443     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y13         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 1.643ns (33.947%)  route 3.197ns (66.053%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.979    reset_cond/butt_reset_IBUF
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.103 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.737     4.839    reset_cond/M_reset_cond_in
    SLICE_X40Y15         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.658ns  (logic 1.643ns (35.268%)  route 3.015ns (64.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.979    reset_cond/butt_reset_IBUF
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.103 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.556     4.658    reset_cond/M_reset_cond_in
    SLICE_X40Y18         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.437     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y18         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.658ns  (logic 1.643ns (35.268%)  route 3.015ns (64.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.979    reset_cond/butt_reset_IBUF
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.103 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.556     4.658    reset_cond/M_reset_cond_in
    SLICE_X40Y18         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.437     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y18         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.907ns  (logic 1.639ns (41.935%)  route 2.269ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.269     3.783    forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.907 r  forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.907    forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.435     4.840    forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 1.641ns (42.201%)  route 2.248ns (57.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.248     3.766    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y1          LUT1 (Prop_lut1_I0_O)        0.124     3.890 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.890    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.451     4.856    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.778ns  (logic 1.658ns (43.899%)  route 2.119ns (56.101%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.119     3.654    forLoop_idx_0_324093908[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.778 r  forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.778    forLoop_idx_0_324093908[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.436     4.841    forLoop_idx_0_324093908[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_324093908[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 1.653ns (44.014%)  route 2.103ns (55.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.103     3.632    forLoop_idx_0_324093908[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.756 r  forLoop_idx_0_324093908[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.756    forLoop_idx_0_324093908[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_324093908[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.435     4.840    forLoop_idx_0_324093908[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_324093908[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.528ns  (logic 1.640ns (46.486%)  route 1.888ns (53.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.888     3.404    forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.528 r  forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.528    forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.436     4.841    forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_324093908[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.518ns  (logic 1.630ns (46.337%)  route 1.888ns (53.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.888     3.394    forLoop_idx_0_324093908[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.124     3.518 r  forLoop_idx_0_324093908[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.518    forLoop_idx_0_324093908[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_324093908[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.437     4.842    forLoop_idx_0_324093908[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_324093908[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_324093908[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.313ns (30.731%)  route 0.705ns (69.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.705     0.973    forLoop_idx_0_324093908[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.018 r  forLoop_idx_0_324093908[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.018    forLoop_idx_0_324093908[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y15         FDRE                                         r  forLoop_idx_0_324093908[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.830     2.020    forLoop_idx_0_324093908[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  forLoop_idx_0_324093908[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_324093908[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.319ns (27.256%)  route 0.851ns (72.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.851     1.125    forLoop_idx_0_324093908[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.170 r  forLoop_idx_0_324093908[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.170    forLoop_idx_0_324093908[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_324093908[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.824     2.014    forLoop_idx_0_324093908[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_324093908[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.329ns (27.855%)  route 0.851ns (72.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.851     1.135    forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.180 r  forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.180    forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.822     2.012    forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_1456263187[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_324093908[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.341ns (26.902%)  route 0.928ns (73.098%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.928     1.224    forLoop_idx_0_324093908[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.269 r  forLoop_idx_0_324093908[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.269    forLoop_idx_0_324093908[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_324093908[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.821     2.011    forLoop_idx_0_324093908[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_324093908[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.330ns (25.834%)  route 0.947ns (74.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.947     1.232    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.277 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.277    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.837     2.027    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.281ns  (logic 0.347ns (27.063%)  route 0.934ns (72.937%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.934     1.236    forLoop_idx_0_324093908[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.281 r  forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.281    forLoop_idx_0_324093908[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.822     2.012    forLoop_idx_0_324093908[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_324093908[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.327ns (24.969%)  route 0.983ns (75.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.983     1.265    forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.310 r  forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.310    forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.821     2.011    forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1456263187[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.331ns (20.570%)  route 1.279ns (79.430%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.360    reset_cond/butt_reset_IBUF
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.206     1.611    reset_cond/M_reset_cond_in
    SLICE_X40Y18         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y18         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.331ns (20.570%)  route 1.279ns (79.430%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.360    reset_cond/butt_reset_IBUF
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.206     1.611    reset_cond/M_reset_cond_in
    SLICE_X40Y18         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y18         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.331ns (19.571%)  route 1.362ns (80.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.360    reset_cond/butt_reset_IBUF
    SLICE_X40Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.405 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.288     1.693    reset_cond/M_reset_cond_in
    SLICE_X40Y15         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





