Implementation of the Hack CPU architecture in SystemVerilog
