<div align="center">
  <h1>‚ö° Day 3 - Combinational and Sequential Optimizations</h1>
</div>

<div align="center">
  <table>
    <tr>
      <td><img src="https://img.shields.io/badge/Week1-Day3-blueviolet" /></td>
      <td><img src="https://img.shields.io/badge/Combinational-Logic_Optimization-green" /></td>
      <td><img src="https://img.shields.io/badge/Sequential-Logic_Optimization-orange" /></td>
      <td><img src="https://img.shields.io/badge/Unused_Outputs-Optimization-blue" /></td>
      <td><img src="https://img.shields.io/badge/Tools-Yosys_HandsOn-red" /></td>
    </tr>
  </table>
  <p>üéØ <b>Day 3</b> of the RISC-V SoC Tapeout program focuses on understanding and applying <b>combinational</b> and <b>sequential optimizations</b>. üèóÔ∏è  
  Through hands-on labs and case studies, we explore how synthesis tools like <b>Yosys</b> remove redundant logic, optimize timing/area, and prune unused sequential elements. ‚ö°</p>
</div>

---


## üìö Index
1. üõ†Ô∏è Tools Used (Table) 
2. üîç Introduction to Optimizations  
3. üßÆ Combinational Logic Optimizations  
4. üîÅ Sequential Logic Optimizations  
5. üóëÔ∏è Sequential Optimizations for Unused Outputs  
6. ‚úÖ Summary

---

## 1. üõ†Ô∏è Tools Used

| Tool      | Description                           | Purpose |
|-----------|---------------------------------------|---------|
| **Icarus Verilog (iverilog)** | Open-source Verilog simulator | Runs RTL + Testbench, generates `.vcd` waveforms |
| **GTKWave** | Waveform viewer | Visualizes `.vcd` waveforms from simulations |
| **Yosys** | Open-source synthesis tool | Performs logic optimizations and netlist generation |
| **Sky130 PDK** | Open-source standard cell library | Provides `.lib` cells for synthesis mapping |

<p align="center">
  <img src="https://img.shields.io/badge/Flow-RTL‚ÜíSim‚ÜíOptimize‚ÜíSynthesis-yellow" />
</p>

---

## üîç 2. Introduction to Optimizations

Optimizations in digital design focus on **reducing area, power, and delay** while preserving functionality.  
They can be broadly categorized into **Combinational Logic Optimizations**, **Sequential Logic Optimizations**, and **Boolean Logic Simplifications**.

---

### ‚ö° Combinational Logic Optimizations
Combinational logic optimization is the process of **squeezing the logic** to obtain the most efficient design possible.

- üéØ **Objectives:**
  - Reduce **area** (fewer gates/transistors).  
  - Lower **power consumption**.  
  - Improve **timing (delay paths)**.  

- üîë **Techniques:**
  1. **Constant Propagation**  
     - Direct optimization by replacing signals tied to constants (0 or 1).  
     - Example:

       <p align="center">
         <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/Constant_Propagation.png?raw=true" alt="Description of Image" width="600"/>
       </p>

       If `A = 0`, then  
       \[
       Y = $\\overline{C}$
       \]
       ‚Üí No additional gate needed, It can achievd by only one inverted logic.
       - **Hardware Savings:**  
       - Original: Complex gate structure (‚âà 6 MOS transistors).  
       - Simplified: Just an inverter (‚âà 2 MOS transistors).  

  2. **Boolean Logic Optimization**
     - Algebraic simplification of Boolean expressions.  
     - Example methods:  
       - **K-Map Reduction** (Karnaugh Maps)  
       - **Quine McCluskey Method** (tabular approach for minimization)

      Boolean optimization focuses on **algebraic simplification** for area savings.

#### Boolean Logic Simplification Example
Ternary operator logic:  

```verilog
assign y = a ? (b ? c (c ? : (c ? a : 0)) : (!c);
```

<p align="center">
  <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/Boolean_logic.png?raw=true" alt="Description of Image" width="600"/>
</p>





---

### üîÅ I. Sequential Logic Optimizations
Sequential optimizations aim at **register-level improvements** for better performance and reduced redundancy.

#### A. Basic Sequential Optimizations
- **Sequential Constant Propagation**  
  - If inputs are constant, flip-flop behavior simplifies.  
  - Example:
 
    
       <p align="center">
         <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/sequential_constant_propagartion.png?raw=true" alt="Description of Image" width="600"/>
       </p>
 

  
    A D Flip-Flop with inputs `RST`, `D`, and `Clk`  
    - If **RST = 1 ‚Üí Q = 0**  
    - If **D = 0 ‚Üí Q always = 0**  


- **Set Behavior Example**  
  - With an asynchronous `Set` input, `Q` immediately goes high irrespective of `Clk`.

#### B. Advanced Sequential Optimizations *(Not covered in lab but industry-relevant)*  
1. **State Optimization**  
   - Removes unused states in FSMs to reduce sequential complexity.  

2. **Retiming**  
   - Moving registers across combinational blocks to improve frequency/timing.  
   - Example:
  
     <p align="center">
       <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/Retimign.png?raw=true" alt="Description of Image" width="600"/>
     </p>
  
     
     - Path delay = 5ns ‚Üí Frequency = 200MHz  
     - After retiming = 4ns ‚Üí Frequency = 250MHz  

3. **Sequential Logic Cloning (Physical Aware)**  
   - Duplicating drivers to handle **high fan-out nets** or routing constraints.  
   - Example:
  
     <p align="center">
       <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/cloning.png?raw=true" alt="Description of Image" width="600"/>
     </p>
       
     - Signal `A` cloned into two drivers separately driving `B` and `C`.

---

<p align="center">
  <img src="https://img.shields.io/badge/Combinational-Optimization-blueviolet?style=for-the-badge" alt="Combinational Optimization Badge"/>
</p>


---

## üîπ 3. Combinational Logic Optimizations

Combinational logic optimizations focus on **reducing redundant gates, propagating constants, and simplifying Boolean expressions** in the RTL.  
Below are hands-on experiments (`opt_check1` ‚Üí `opt_check4` and `multiple_module_opt`) demonstrating Yosys optimizations.

---

üñ•Ô∏è Yosys Commands

```bash
# 1. Start Yosys
yosys

# 2. Read Liberty timing file
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 3. Read Verilog design files
read_verilog opt_check.v

# 4. Synthesize the design
synth -top opt_check

# 5. Cleaning the Optimized Design
opt_clean -purge

# 6. Generate gate-level netlist
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 7. Visualize the synthesized design
show 
```

### ‚ö° A. opt_check1 ‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog
module opt_check1 (input a, output y);
  assign y = a?b:0;
endmodule
```
---
#### Gvim Design Code Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/opt_check.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---
#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/opt_check_netlist.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

### ‚ö° B. opt_check2 ‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog
module opt_check1 (input a, input b, output y);
  assign y = a&1:b; 
endmodule

```
---
#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/opt_check2_netlist.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---


### ‚ö° C. opt_check3 ‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog
module opt_check1 (input a, input b, input c, output y);
  assign y = a?(c?b:0):0;
endmodule

```
---
#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/opt_check3%5C.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

### ‚ö° D. opt_check4 ‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog
module opt_check1 (input a, input b, input c, output y);
  assign y = a?(b?(a&c):c):(!c);
endmodule

```
---
#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/opt_check4.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---


### ‚ö° E. multiple_module_opt ‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog
module sub_module1(input a , input b , output y);
 assign y = a & b;
endmodule


module sub_module2(input a , input b , output y);
 assign y = a^b;
endmodule


module multiple_module_opt(input a , input b , input c , input d , output y);
wire n1,n2,n3;

sub_module1 U1 (.a(a) , .b(1'b1) , .y(n1));
sub_module2 U2 (.a(n1), .b(1'b0) , .y(n2));
sub_module2 U3 (.a(b), .b(d) , .y(n3));

assign y = c | (b & n1); 


endmodule

```
---
#### Design Visualization Multip Module Hierarchical

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/multiple_module_opt.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

#### Design Visualization Multip Module Flattened

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/multiple_module_opt(flatten).png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

<p align="center">
  <img src="https://img.shields.io/badge/Sequential-Logic_Optimization-darkgreen?style=for-the-badge" alt="Sequential Logic Optimization Badge"/>
</p>

---
## üîπ 4. Sequential Logic Optimizations

### üìò Overview
Sequential logic optimizations focus on improving the efficiency of **sequential circuits** (like flip-flops, registers, and state machines).  
These optimizations are divided into **basic** and **advanced** categories.

---

### üü¢ A. Basic Sequential Optimization

- **Sequential Constant Propagation**
  - Example: A D flip-flop with inputs `RST`, `D`, and `Clk`
  - If constant values are fed:
    - `RST = 1` ‚Üí `Q = 0`
    - `D = 0` ‚Üí `Q = 0`  
  - Simplification Example:
    ```
    »¶ ¬∑ ·∏ä = (A + D)' = »¶ + 1 = 1 ‚Üí Y = 1
    ```
    This reduces unnecessary hardware.

- **Impact of SET Input**
  - A D flip-flop with an asynchronous **SET** signal sets `Q=1` immediately, overriding clock control.
  - This demonstrates how constant or dominant signals simplify sequential hardware.

---

### üîµ B. Advanced Sequential Optimizations *(Not Covered in Lab)*

1. **State Optimization (State opt)**  
   - Removes **unused states** in FSMs, reducing area/power.  

2. **Retiming**  
   - Moves registers across combinational logic to balance delays.  
   - Example:  
     - Path delay = 5 ns ‚Üí max freq = 200 MHz  
     - After retiming = 3 ns ‚Üí max freq = 333 MHz  

3. **Sequential Logic Cloning (Cloning)**  
   - Also called **Floorplan-aware synthesis**  
   - Duplicate registers or drivers to handle **high fan-out** and routing congestion.  

---

### üß© Example: Sequential Constant Propagation 

üñ•Ô∏è Yosys Commands

```bash
# 1. Start Yosys
yosys

# 2. Read Liberty timing file
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 3. Read Verilog design files
read_verilog opt_check.v

# 4. Synthesize the design
synth -top opt_check

# 5. Library Mapping for Sequential Circuits
dfflibmap -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 6. Generate gate-level netlist
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# 7. Visualize the synthesized design
show 
```

### ‚ö° A. dff_const1 ‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog
module dff_const1(input clk, input reset, output reg q);
always @(posedge clk, posedge reset)
begin
	if(reset)
		q <= 1'b0;
	else
		q <= 1'b1;
end

endmodule

```
---
#### Code Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/gvim_dff_const1.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

#### Similation Waveform Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/simulation_dff_const1.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/dff_const1_netlist.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

### ‚ö° B. dff_const2‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog
module dff_const2(input clk, input reset, output reg q);
always @(posedge clk, posedge reset)
begin
	if(reset)
		q <= 1'b1;
	else
		q <= 1'b1;
end

endmodule

```
---


#### Similation Waveform Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/simulation_dff_const2.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/dff_const2_netlist.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

### ‚ö° C. dff_const3‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog
module dff_const3(input clk, input reset, output reg q);
reg q1;

always @(posedge clk, posedge reset)
begin
	if(reset)
	begin
		q <= 1'b1;
		q1 <= 1'b0;
	end
	else
	begin
		q1 <= 1'b1;
		q <= q1;
	end
end

endmodule
```
---


#### Similation Waveform Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/simulation_dff_const3.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/dff_const3_netlist.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

### ‚ö° D. dff_const4‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog
module dff_const4(input clk, input reset, output reg q);
reg q1;

always @(posedge clk, posedge reset)
begin
	if(reset)
	begin
		q <= 1'b1;
		q1 <= 1'b1;
	end
	else
	begin
		q1 <= 1'b1;
		q <= q1;
	end
end

endmodule

```
---


#### Similation Waveform Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/Simulation_dff_const4.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/dff_const4_netlist.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

### ‚ö° E. dff_const5‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog

module dff_const5(input clk, input reset, output reg q);
reg q1;

always @(posedge clk, posedge reset)
begin
	if(reset)
	begin
		q <= 1'b0;
		q1 <= 1'b0;
	end
	else
	begin
		q1 <= 1'b1;
		q <= q1;
	end
end

endmodule

```
---


#### Similation Waveform Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/simulation_dff_const5.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/dff_const5_netlist.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

<p align="center">
  <img src="https://img.shields.io/badge/Sequential-Optimization_for_Unused_Outputs-crimson?style=for-the-badge" alt="Unused Outputs Optimization Badge"/>
</p>

---

## üîπ 5. Sequential Optimizations for Unused Outputs

### üìò Overview
In many designs, some **flip-flop outputs** or sequential nodes may not be connected to any downstream logic.  
These **unused outputs** unnecessarily consume area and power if not optimized away.

---

### üü¢ Why Optimize Unused Outputs?
- Saves **chip area** by removing redundant FFs.  
- Reduces **power consumption** (unused nodes still toggle and waste dynamic power).  
- Simplifies **netlist readability**.  

---

### üîß Example Case
### ‚ö° A. const_opt ‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code
```verilog

module counter_opt (input clk , input reset , output q);
reg [2:0] count;
assign q = count[0];

always @(posedge clk ,posedge reset)
begin
	if(reset)
		count <= 3'b000;
	else
		count <= count + 1;
end

endmodule
```

---

#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/counter_opt_netlist.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---

### ‚ö° B. const_opt2 ‚Äì Constant Propagation
In this example, logic with constant inputs is simplified by the synthesis tool.

#### Example Verilog Code [Modified code]
```verilog
module counter_opt (input clk , input reset , output q);
reg [2:0] count;
assign q = (count[2:0] == 3'b100);

always @(posedge clk ,posedge reset)
begin
	if(reset)
		count <= 3'b000;
	else
		count <= count + 1;
end

endmodule
```

---

#### Design Visualization

  <p align="center">
    <img src="https://github.com/chezhiyan11/VSD-RISC-V---WEEK-1/blob/main/Day3/Images/counter_opt2_netlisyt.png?raw=true" alt="Description of Image" width="600"/>
  </p>

---
<p align="center">
  <img src="https://img.shields.io/badge/Day3-Summary-darkblue?style=for-the-badge" alt="Day 3 Summary Badge"/>
</p>

---

## ‚úÖ 6. Summary

Day 3 focused on **Combinational and Sequential Optimizations** in digital design using open-source tools.  
The key learnings include:

- **Introduction to Optimizations**  
  - Logic optimization targets **area, power, and delay reduction** while preserving functionality.  
  - Covered both **combinational** and **sequential** domains.  

- **Combinational Logic Optimizations**  
  - Techniques like **constant propagation** and **Boolean algebra simplification** were applied.  
  - Demonstrated through experiments (`opt_check1` ‚Üí `opt_check4`, `multiple_module_opt`).  
  - Showcased hierarchical vs flattened module synthesis and hardware savings.  

- **Sequential Logic Optimizations**  
  - **Basic optimizations** like sequential constant propagation simplify DFF outputs when fed with constants.  
  - **Advanced techniques** (not fully lab covered):  
    - **State optimization** for FSMs.  
    - **Retiming** for balancing critical paths.  
    - **Cloning** to handle high fan-out nets and routing challenges.  

- **Unused Outputs Optimization**  
  - Unconnected FF outputs are pruned by synthesis tools.  
  - Demonstrated with counter examples (`counter_opt`, `counter_opt2`) where unnecessary flip-flops were removed.  

- **Toolchain Usage**  
  - **Icarus Verilog** for RTL simulation.  
  - **GTKWave** for waveform visualization.  
  - **Yosys** for synthesis, logic optimization, and netlist generation.  
  - **Sky130 PDK** for real standard-cell library mapping.  

üéØ **Takeaway:**  
Optimization is a crucial step in RTL-to-GDSII flow, ensuring designs are **functionally correct, area-efficient, power-aware, and timing-friendly** before physical implementation.  

---

## üìö References

1. Clifford Wolf, *Yosys Open SYnthesis Suite Documentation* ‚Äì [https://yosyshq.net/yosys](https://yosyshq.net/yosys)  
2. SkyWater Technology Foundry, *Sky130 PDK* ‚Äì [https://github.com/google/skywater-pdk](https://github.com/google/skywater-pdk)  
3. NPTEL Course, *VLSI Physical Design ‚Äì Digital VLSI Design Flow* by Dr. Sudip Misra  
4. Logic Optimization in VLSI Design, *K-Map and Quine-McCluskey Simplifications*, IEEE Digital Design Tutorials  
5. Open-Source Silicon, *OpenLane + Yosys + Sky130 Flow* ‚Äì [https://github.com/The-OpenROAD-Project](https://github.com/The-OpenROAD-Project)  

