library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Decoder_2_to_4 is
    Port ( I : in STD_LOGIC_VECTOR (1 downto 0);
           EN : in STD_LOGIC;
           Y : out STD_LOGIC_VECTOR (3 downto 0));
end Decoder_2_to_4;

architecture Behavioral of Decoder_2_to_4 is

begin
       Y(0)<= (NOT(I(0)) and NOT(I(1))) and EN;
       Y(1)<= (I(0) and NOT(I(1))) and EN;
       Y(2)<= (NOT(I(0)) and I(1)) and EN;
       Y(3)<= (I(0) and I(1))and EN;
end Behavioral;