

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-fc80690a07466c1876745320413ad46fcb9c3275_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_perfect_mem_data                    0 # no wait for data on scoreboard
-gpgpu_write_sched_order                    0 # write order in which warps were executed in file
-gpgpu_follow_defined_sched_order                    0 # follow sched order written in file
-gpgpu_print_stall_data                    0 # Print verbose stall data per cycle
-gpgpu_print_cout_statements                    0 # Print verbose stall data per cycle
-gpgpu_sched_all_warps                    0 # All schedulers see all warps
-gpgpu_reply_buffer                     1 # Replay instructions which could not be executed later
-gpgpu_reply_buffer_seperate_mem_comp                    0 # Replay instructions which could not be executed later
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      34 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_perfect_control                    0 # perfect control so that all control hazardsare resolved immediately
-gpgpu_pending_write_ignore                    0 # Ignore Pending Writes
-gpgpu_ignore_synchronization                    0 # Ignores synchronization (CAREFUL: may break execution)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,1,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1905.0:1905.0:1905.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1905000000.000000:1905000000.000000:1905000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000052493438320:0.00000000052493438320:0.00000000052493438320:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f698b700000,3600
launching memcpy command : MemcpyHtoD,0x00007f698b701000,3600
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-1.traceg
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 35
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f69c0000000
-local mem base_addr = 0x00007f69c2000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 15228
gpu_sim_insn = 4853274
gpu_ipc =     318.7072
gpu_tot_sim_cycle = 15228
gpu_tot_stall_cycle = 46302
tot_cycles_exec_all_SM = 1378612
cycles_passed = 15228
gpu_tot_sim_insn = 4853274
gpu_tot_ipc =     318.7072
gpu_tot_issued_cta = 64
gpu_occupancy = 46.3022% 
gpu_tot_occupancy = 46.3022% 
max_total_param_size = 0
gpu_stall_dramfull = 2731
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3377
partiton_level_parallism_total  =       0.3377
partiton_level_parallism_util =       3.8992
partiton_level_parallism_util_total  =       3.8992
L2_BW  =      31.2046 GB/Sec
L2_BW_total  =      31.2046 GB/Sec
gpu_total_sim_rate=373328

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 93744
	L1I_total_cache_misses = 12762
	L1I_total_cache_miss_rate = 0.1361
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 137, Miss = 129, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[1]: Access = 150, Miss = 140, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[2]: Access = 152, Miss = 142, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 175
	L1D_cache_core[3]: Access = 154, Miss = 144, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[4]: Access = 140, Miss = 131, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[5]: Access = 113, Miss = 106, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[6]: Access = 112, Miss = 105, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 123, Miss = 116, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[8]: Access = 147, Miss = 139, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[9]: Access = 171, Miss = 161, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[10]: Access = 174, Miss = 164, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 197
	L1D_cache_core[11]: Access = 176, Miss = 166, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[12]: Access = 162, Miss = 153, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 183
	L1D_cache_core[13]: Access = 135, Miss = 128, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[14]: Access = 117, Miss = 110, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[15]: Access = 114, Miss = 107, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[16]: Access = 132, Miss = 124, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[17]: Access = 160, Miss = 150, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[18]: Access = 164, Miss = 154, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[19]: Access = 164, Miss = 154, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 205
	L1D_cache_core[20]: Access = 155, Miss = 146, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 179
	L1D_cache_core[21]: Access = 133, Miss = 126, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[22]: Access = 112, Miss = 106, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[23]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[24]: Access = 108, Miss = 102, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[25]: Access = 135, Miss = 128, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[26]: Access = 140, Miss = 132, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 158
	L1D_cache_core[27]: Access = 139, Miss = 132, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 167
	L1D_cache_core[28]: Access = 134, Miss = 127, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[29]: Access = 119, Miss = 113, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[30]: Access = 81, Miss = 77, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[31]: Access = 52, Miss = 50, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[32]: Access = 61, Miss = 58, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[33]: Access = 89, Miss = 84, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 66
	L1D_total_cache_accesses = 4451
	L1D_total_cache_misses = 4196
	L1D_total_cache_miss_rate = 0.9427
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4604
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 192
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 80982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12762
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11878
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 293
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105622

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4604
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
279, 279, 279, 438, 438, 409, 357, 305, 305, 357, 409, 438, 438, 409, 357, 305, 
gpgpu_n_tot_thrd_icount = 4853274
gpgpu_n_tot_w_icount = 187096
gpgpu_n_stall_shd_mem = 4830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3966
gpgpu_n_mem_write_global = 293
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1910
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93815	W0_Idle:2151878	W0_Scoreboard:164105	W1:0	W2:0	W3:392	W4:771	W5:756	W6:2856	W7:700	W8:4277	W9:700	W10:3136	W11:336	W12:4882	W13:336	W14:3474	W15:0	W16:6750	W17:0	W18:2226	W19:24	W20:5828	W21:24	W22:1394	W23:50	W24:6523	W25:50	W26:1374	W27:54	W28:5019	W29:28	W30:0	W31:0	W32:125072
single_issue_nums: WS0:45864	WS1:47360	WS2:46736	WS3:47136	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31728 {8:3966,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11720 {40:293,}
traffic_breakdown_coretomem[INST_ACC_R] = 7072 {8:884,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 158640 {40:3966,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2344 {8:293,}
traffic_breakdown_memtocore[INST_ACC_R] = 141440 {40:3536,}
ENTERING ACCELSIM HERE
maxmflatency = 479 
max_icnt2mem_latency = 207 
maxmrqlatency = 13 
max_icnt2sh_latency = 43 
averagemflatency = 268 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 6 
mrq_lat_table:30 	0 	0 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1952 	2307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	815 	14 	13 	505 	887 	1929 	980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1860 	1316 	777 	281 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5951      6291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6654      6990         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7317      7644         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8949      9300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      9610      9935         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     10277     10590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     10928     11256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     11580     11895         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     12234     12568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     12200     12968         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13607         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      7947         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      8285      8624         0         0         0         0         0         0         0         0         0         0         0         0         0      6646 
average row accesses per activate:
dram[0]:  2.333333  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
average row locality = 108/29 = 3.724138
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total dram reads = 108
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4885      4943    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9154      7282    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      11217      8255    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      11577     10481    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      10436     10752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      11006     11235    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      10086     11069    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      10255     12380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       9454     11599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       9536     11954    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       9832     11720    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      10668    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none           0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none        1270
maximum mf latency per bank:
dram[0]:        456       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        374       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        479       368         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        370       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        363       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        375       391         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        374       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        371       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        378       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        367       381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        377       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        378       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        378       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        292         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0       322
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27960 n_act=4 n_pre=2 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001573
n_activity=293 dram_eff=0.1502
bk0: 7a 27869i bk1: 4a 27946i bk2: 0a 27974i bk3: 0a 27975i bk4: 0a 27975i bk5: 0a 27976i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27978i bk13: 0a 27978i bk14: 0a 27978i bk15: 0a 27980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001573 
total_CMD = 27977 
util_bw = 44 
Wasted_Col = 80 
Wasted_Row = 40 
Idle = 27813 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27960 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 11 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.000393 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00461093
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27967 n_act=2 n_pre=0 n_ref_event=4565638765957434729 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=124 dram_eff=0.2581
bk0: 4a 27949i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 362.826080
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.173913 

BW Util details:
bwutil = 0.001144 
total_CMD = 27977 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27905 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27967 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565638765957434729 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00453944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27967 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=124 dram_eff=0.2581
bk0: 4a 27949i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001144 
total_CMD = 27977 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27905 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27967 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00453944
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27967 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=124 dram_eff=0.2581
bk0: 4a 27949i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001144 
total_CMD = 27977 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27905 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27967 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00461093
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27967 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=124 dram_eff=0.2581
bk0: 4a 27949i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001144 
total_CMD = 27977 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27905 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27967 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0045037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27967 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=124 dram_eff=0.2581
bk0: 4a 27949i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001144 
total_CMD = 27977 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27905 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27967 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00457519
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27967 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=124 dram_eff=0.2581
bk0: 4a 27949i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001144 
total_CMD = 27977 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27905 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27967 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00461093
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27967 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=124 dram_eff=0.2581
bk0: 4a 27949i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001144 
total_CMD = 27977 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27905 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27967 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00464667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27967 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=124 dram_eff=0.2581
bk0: 4a 27949i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001144 
total_CMD = 27977 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27905 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27967 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0045037
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27967 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=124 dram_eff=0.2581
bk0: 4a 27949i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001144 
total_CMD = 27977 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27905 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27967 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00453944
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27967 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001144
n_activity=124 dram_eff=0.2581
bk0: 4a 27949i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001144 
total_CMD = 27977 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27905 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27967 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00461093
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27972 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005719
n_activity=62 dram_eff=0.2581
bk0: 4a 27948i bk1: 0a 27977i bk2: 0a 27977i bk3: 0a 27977i bk4: 0a 27977i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000572 
total_CMD = 27977 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 27941 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27972 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00225185
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27977i bk1: 0a 27977i bk2: 0a 27977i bk3: 0a 27977i bk4: 0a 27977i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27977 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27977i bk1: 0a 27977i bk2: 0a 27977i bk3: 0a 27977i bk4: 0a 27977i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27977i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27977 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27977 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27972 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005719
n_activity=62 dram_eff=0.2581
bk0: 0a 27977i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27977i bk4: 0a 27977i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 0a 27977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000572 
total_CMD = 27977 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 27941 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27972 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00225185
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=27977 n_nop=27965 n_act=3 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001287
n_activity=186 dram_eff=0.1935
bk0: 4a 27948i bk1: 4a 27948i bk2: 0a 27976i bk3: 0a 27976i bk4: 0a 27976i bk5: 0a 27977i bk6: 0a 27977i bk7: 0a 27977i bk8: 0a 27977i bk9: 0a 27977i bk10: 0a 27977i bk11: 0a 27977i bk12: 0a 27977i bk13: 0a 27977i bk14: 0a 27977i bk15: 1a 27958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001287 
total_CMD = 27977 
util_bw = 36 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 27881 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27977 
n_nop = 27965 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 9 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.000322 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00461093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259, Miss = 7, Miss_rate = 0.027, Pending_hits = 15, Reservation_fails = 227
L2_cache_bank[1]: Access = 221, Miss = 4, Miss_rate = 0.018, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[2]: Access = 274, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[3]: Access = 252, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[4]: Access = 275, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 92
L2_cache_bank[5]: Access = 269, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[6]: Access = 314, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[7]: Access = 298, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 102
L2_cache_bank[8]: Access = 303, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[9]: Access = 302, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[10]: Access = 307, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[11]: Access = 305, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 292, Miss = 4, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[13]: Access = 309, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 296, Miss = 4, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[15]: Access = 317, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[16]: Access = 280, Miss = 4, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[17]: Access = 317, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[18]: Access = 287, Miss = 4, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[19]: Access = 318, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[20]: Access = 287, Miss = 4, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 314, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[22]: Access = 298, Miss = 4, Miss_rate = 0.013, Pending_hits = 12, Reservation_fails = 94
L2_cache_bank[23]: Access = 167, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 137, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 129, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[30]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[31]: Access = 140, Miss = 5, Miss_rate = 0.036, Pending_hits = 15, Reservation_fails = 107
L2_total_cache_accesses = 7795
L2_total_cache_misses = 108
L2_total_cache_miss_rate = 0.0139
L2_total_cache_pending_hits = 318
L2_total_cache_reservation_fails = 2879
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3956
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2764
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 312
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 293
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3848
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2764
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7795
icnt_total_pkts_simt_to_mem=5143
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5143
Req_Network_cycles = 15228
Req_Network_injected_packets_per_cycle =       0.3377 
Req_Network_conflicts_per_cycle =       0.2158
Req_Network_conflicts_per_cycle_util =       2.4856
Req_Bank_Level_Parallism =       3.8903
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3456
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0108

Reply_Network_injected_packets_num = 7795
Reply_Network_cycles = 15228
Reply_Network_injected_packets_per_cycle =        0.5119
Reply_Network_conflicts_per_cycle =        0.1951
Reply_Network_conflicts_per_cycle_util =       0.7707
Reply_Bank_Level_Parallism =       2.0220
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0365
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0151
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 373328 (inst/sec)
gpgpu_simulation_rate = 1171 (cycle/sec)
gpgpu_silicon_slowdown = 1626814x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-2.traceg
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 35
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f69c0000000
-local mem base_addr = 0x00007f69c2000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 8246
gpu_sim_insn = 4853274
gpu_ipc =     588.5610
gpu_tot_sim_cycle = 23474
gpu_tot_stall_cycle = 79807
tot_cycles_exec_all_SM = 1799352
cycles_passed = 23474
gpu_tot_sim_insn = 9706548
gpu_tot_ipc =     413.5021
gpu_tot_issued_cta = 128
gpu_occupancy = 44.7680% 
gpu_tot_occupancy = 45.9435% 
max_total_param_size = 0
gpu_stall_dramfull = 2731
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5504
partiton_level_parallism_total  =       0.4125
partiton_level_parallism_util =       8.7625
partiton_level_parallism_util_total  =       5.2705
L2_BW  =      33.5554 GB/Sec
L2_BW_total  =      32.0304 GB/Sec
gpu_total_sim_rate=462216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 187488
	L1I_total_cache_misses = 12762
	L1I_total_cache_miss_rate = 0.0681
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 277, Miss = 260, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[1]: Access = 263, Miss = 246, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 281
	L1D_cache_core[2]: Access = 272, Miss = 255, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[3]: Access = 285, Miss = 268, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[4]: Access = 294, Miss = 277, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[5]: Access = 291, Miss = 274, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[6]: Access = 286, Miss = 269, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 296
	L1D_cache_core[7]: Access = 299, Miss = 282, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[8]: Access = 309, Miss = 292, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 348
	L1D_cache_core[9]: Access = 306, Miss = 289, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 326
	L1D_cache_core[10]: Access = 297, Miss = 280, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 318
	L1D_cache_core[11]: Access = 296, Miss = 279, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 321
	L1D_cache_core[12]: Access = 302, Miss = 285, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[13]: Access = 303, Miss = 286, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 317
	L1D_cache_core[14]: Access = 281, Miss = 264, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[15]: Access = 278, Miss = 261, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[16]: Access = 287, Miss = 270, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[17]: Access = 293, Miss = 276, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 302
	L1D_cache_core[18]: Access = 280, Miss = 264, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 324
	L1D_cache_core[19]: Access = 264, Miss = 250, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[20]: Access = 271, Miss = 256, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[21]: Access = 276, Miss = 262, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[22]: Access = 252, Miss = 238, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[23]: Access = 235, Miss = 224, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 231
	L1D_cache_core[24]: Access = 242, Miss = 229, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 232
	L1D_cache_core[25]: Access = 254, Miss = 241, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 244
	L1D_cache_core[26]: Access = 221, Miss = 209, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 242
	L1D_cache_core[27]: Access = 191, Miss = 182, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[28]: Access = 203, Miss = 193, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 199
	L1D_cache_core[29]: Access = 216, Miss = 205, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[30]: Access = 217, Miss = 205, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[31]: Access = 207, Miss = 195, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 196
	L1D_cache_core[32]: Access = 213, Miss = 200, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[33]: Access = 243, Miss = 228, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 217
	L1D_total_cache_accesses = 9004
	L1D_total_cache_misses = 8494
	L1D_total_cache_miss_rate = 0.9434
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 9171
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 206
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 174726
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12762
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11878
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 586
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199366

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9171
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
558, 558, 558, 876, 876, 818, 714, 610, 610, 714, 818, 876, 876, 818, 714, 610, 
gpgpu_n_tot_thrd_icount = 9706548
gpgpu_n_tot_w_icount = 374192
gpgpu_n_stall_shd_mem = 9519
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8212
gpgpu_n_mem_write_global = 586
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3679
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:169366	W0_Idle:2371219	W0_Scoreboard:360476	W1:0	W2:0	W3:784	W4:1542	W5:1512	W6:5712	W7:1400	W8:8554	W9:1400	W10:6272	W11:672	W12:9764	W13:672	W14:6948	W15:0	W16:13500	W17:0	W18:4452	W19:48	W20:11656	W21:48	W22:2788	W23:100	W24:13046	W25:100	W26:2748	W27:108	W28:10038	W29:56	W30:0	W31:0	W32:250144
single_issue_nums: WS0:91728	WS1:94720	WS2:93472	WS3:94272	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65696 {8:8212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23440 {40:586,}
traffic_breakdown_coretomem[INST_ACC_R] = 7072 {8:884,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328480 {40:8212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4688 {8:586,}
traffic_breakdown_memtocore[INST_ACC_R] = 141440 {40:3536,}
ENTERING ACCELSIM HERE
maxmflatency = 479 
max_icnt2mem_latency = 219 
maxmrqlatency = 22 
max_icnt2sh_latency = 46 
averagemflatency = 271 
avg_icnt2mem_latency = 99 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 6 
mrq_lat_table:46 	0 	1 	81 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3640 	5158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	815 	14 	13 	1043 	1625 	3645 	2527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4039 	2366 	1568 	739 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5951      6291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6654      6990         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7317      7644         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8949      9300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      9610      9935         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     10277     10590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     10928     11256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     11580     11895         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     12234     12568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     12200     12968         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13607         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      7947         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      8285      8624         0         0         0         0         0         0         0         0         0         0         0         0         0      6646 
average row accesses per activate:
dram[0]:  2.000000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
average row locality = 131/38 = 3.447368
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total dram reads = 131
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8757      7338    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12718     11425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      13555     11795    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      15029     13872    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      21966     21955    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      22351     23215    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      20694     22067    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      20207     24879    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      19143     24392    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      19898     24341    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      19964     23446    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      21898    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none           0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         92         0    none      none      none      none      none      none      none      none      none      none      none      none      none        2523
maximum mf latency per bank:
dram[0]:        456       392         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        410       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        479       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        375       387         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        398       387         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        381       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        388       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        375       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        378       378         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        374       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        397       393         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        383       397         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        378       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        378       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        311         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        462         0         0         0         0         0         0         0         0         0         0         0         0         0         0       337
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43102 n_act=6 n_pre=4 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001391
n_activity=413 dram_eff=0.1453
bk0: 8a 42979i bk1: 7a 43052i bk2: 0a 43123i bk3: 0a 43125i bk4: 0a 43125i bk5: 0a 43126i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43128i bk13: 0a 43128i bk14: 0a 43128i bk15: 0a 43131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030568
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001391 
total_CMD = 43127 
util_bw = 60 
Wasted_Col = 120 
Wasted_Row = 70 
Idle = 42877 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43102 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 15 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.000348 
Either_Row_CoL_Bus_Util = 0.000580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00389547
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43107 n_act=4 n_pre=2 n_ref_event=4565638765957434729 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001298
n_activity=223 dram_eff=0.2511
bk0: 7a 43056i bk1: 7a 43054i bk2: 0a 43124i bk3: 0a 43125i bk4: 0a 43125i bk5: 0a 43126i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43128i bk13: 0a 43128i bk14: 0a 43128i bk15: 0a 43129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 324.987823
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.277372 

BW Util details:
bwutil = 0.001298 
total_CMD = 43127 
util_bw = 56 
Wasted_Col = 69 
Wasted_Row = 20 
Idle = 42982 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43107 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 4565638765957434729 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000139 
CoL_Bus_Util = 0.000325 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0047534
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43107 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001298
n_activity=234 dram_eff=0.2393
bk0: 7a 43057i bk1: 7a 43058i bk2: 0a 43124i bk3: 0a 43125i bk4: 0a 43125i bk5: 0a 43126i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43128i bk15: 0a 43130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.099291
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.001298 
total_CMD = 43127 
util_bw = 56 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 42971 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43107 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000139 
CoL_Bus_Util = 0.000325 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0034781
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43107 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001298
n_activity=217 dram_eff=0.2581
bk0: 7a 43056i bk1: 7a 43051i bk2: 0a 43124i bk3: 0a 43125i bk4: 0a 43125i bk5: 0a 43126i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43128i bk13: 0a 43128i bk14: 0a 43128i bk15: 0a 43129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267717
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.001298 
total_CMD = 43127 
util_bw = 56 
Wasted_Col = 63 
Wasted_Row = 20 
Idle = 42988 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43107 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000139 
CoL_Bus_Util = 0.000325 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396503
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43117 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000742
n_activity=124 dram_eff=0.2581
bk0: 4a 43099i bk1: 4a 43098i bk2: 0a 43126i bk3: 0a 43126i bk4: 0a 43126i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000742 
total_CMD = 43127 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 43055 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43117 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0029216
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43117 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000742
n_activity=124 dram_eff=0.2581
bk0: 4a 43099i bk1: 4a 43098i bk2: 0a 43126i bk3: 0a 43126i bk4: 0a 43126i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000742 
total_CMD = 43127 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 43055 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43117 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00296798
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43117 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000742
n_activity=124 dram_eff=0.2581
bk0: 4a 43099i bk1: 4a 43098i bk2: 0a 43126i bk3: 0a 43126i bk4: 0a 43126i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000742 
total_CMD = 43127 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 43055 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43117 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00299117
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43117 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000742
n_activity=124 dram_eff=0.2581
bk0: 4a 43099i bk1: 4a 43098i bk2: 0a 43126i bk3: 0a 43126i bk4: 0a 43126i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000742 
total_CMD = 43127 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 43055 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43117 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00301435
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43117 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000742
n_activity=124 dram_eff=0.2581
bk0: 4a 43099i bk1: 4a 43098i bk2: 0a 43126i bk3: 0a 43126i bk4: 0a 43126i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000742 
total_CMD = 43127 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 43055 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43117 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0029216
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43117 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000742
n_activity=124 dram_eff=0.2581
bk0: 4a 43099i bk1: 4a 43098i bk2: 0a 43126i bk3: 0a 43126i bk4: 0a 43126i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000742 
total_CMD = 43127 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 43055 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43117 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00294479
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43117 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000742
n_activity=124 dram_eff=0.2581
bk0: 4a 43099i bk1: 4a 43098i bk2: 0a 43126i bk3: 0a 43126i bk4: 0a 43126i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000742 
total_CMD = 43127 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 43055 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43117 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00299117
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43122 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000371
n_activity=62 dram_eff=0.2581
bk0: 4a 43098i bk1: 0a 43127i bk2: 0a 43127i bk3: 0a 43127i bk4: 0a 43127i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000371 
total_CMD = 43127 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 43091 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43122 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014608
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43127 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43127i bk1: 0a 43127i bk2: 0a 43127i bk3: 0a 43127i bk4: 0a 43127i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43127i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43127 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43127 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43127 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43127 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43127i bk1: 0a 43127i bk2: 0a 43127i bk3: 0a 43127i bk4: 0a 43127i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43127i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43127 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43127 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43127 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43122 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000371
n_activity=62 dram_eff=0.2581
bk0: 0a 43127i bk1: 4a 43098i bk2: 0a 43126i bk3: 0a 43127i bk4: 0a 43127i bk5: 0a 43127i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43127i bk13: 0a 43127i bk14: 0a 43127i bk15: 0a 43127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000371 
total_CMD = 43127 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 43091 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43122 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014608
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=43127 n_nop=43112 n_act=4 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009275
n_activity=268 dram_eff=0.1493
bk0: 5a 43058i bk1: 4a 43097i bk2: 0a 43125i bk3: 0a 43125i bk4: 0a 43125i bk5: 0a 43126i bk6: 0a 43127i bk7: 0a 43127i bk8: 0a 43127i bk9: 0a 43127i bk10: 0a 43127i bk11: 0a 43127i bk12: 0a 43128i bk13: 0a 43128i bk14: 0a 43128i bk15: 1a 43109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000927 
total_CMD = 43127 
util_bw = 40 
Wasted_Col = 80 
Wasted_Row = 20 
Idle = 42987 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43127 
n_nop = 43112 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 10 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00299117

========= L2 cache stats =========
L2_cache_bank[0]: Access = 398, Miss = 8, Miss_rate = 0.020, Pending_hits = 16, Reservation_fails = 227
L2_cache_bank[1]: Access = 341, Miss = 7, Miss_rate = 0.021, Pending_hits = 17, Reservation_fails = 126
L2_cache_bank[2]: Access = 452, Miss = 7, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 140
L2_cache_bank[3]: Access = 408, Miss = 7, Miss_rate = 0.017, Pending_hits = 16, Reservation_fails = 194
L2_cache_bank[4]: Access = 449, Miss = 7, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 114
L2_cache_bank[5]: Access = 440, Miss = 7, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 146
L2_cache_bank[6]: Access = 532, Miss = 7, Miss_rate = 0.013, Pending_hits = 17, Reservation_fails = 135
L2_cache_bank[7]: Access = 495, Miss = 7, Miss_rate = 0.014, Pending_hits = 18, Reservation_fails = 123
L2_cache_bank[8]: Access = 470, Miss = 4, Miss_rate = 0.009, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[9]: Access = 468, Miss = 4, Miss_rate = 0.009, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[10]: Access = 478, Miss = 4, Miss_rate = 0.008, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[11]: Access = 474, Miss = 4, Miss_rate = 0.008, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 448, Miss = 4, Miss_rate = 0.009, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[13]: Access = 482, Miss = 4, Miss_rate = 0.008, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 456, Miss = 4, Miss_rate = 0.009, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[15]: Access = 498, Miss = 4, Miss_rate = 0.008, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[16]: Access = 424, Miss = 4, Miss_rate = 0.009, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[17]: Access = 498, Miss = 4, Miss_rate = 0.008, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[18]: Access = 438, Miss = 4, Miss_rate = 0.009, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[19]: Access = 500, Miss = 4, Miss_rate = 0.008, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[20]: Access = 438, Miss = 4, Miss_rate = 0.009, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 492, Miss = 4, Miss_rate = 0.008, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[22]: Access = 460, Miss = 4, Miss_rate = 0.009, Pending_hits = 12, Reservation_fails = 94
L2_cache_bank[23]: Access = 334, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 274, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 234, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[30]: Access = 137, Miss = 5, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[31]: Access = 144, Miss = 5, Miss_rate = 0.035, Pending_hits = 15, Reservation_fails = 107
L2_total_cache_accesses = 12334
L2_total_cache_misses = 131
L2_total_cache_miss_rate = 0.0106
L2_total_cache_pending_hits = 355
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 43
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2764
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 312
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8255
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 586
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3848
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 362
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2764
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12334
icnt_total_pkts_simt_to_mem=9682
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9682
Req_Network_cycles = 23474
Req_Network_injected_packets_per_cycle =       0.4125 
Req_Network_conflicts_per_cycle =       0.2857
Req_Network_conflicts_per_cycle_util =       3.6446
Req_Bank_Level_Parallism =       5.2620
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5307
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0131

Reply_Network_injected_packets_num = 12334
Reply_Network_cycles = 23474
Reply_Network_injected_packets_per_cycle =        0.5254
Reply_Network_conflicts_per_cycle =        0.2296
Reply_Network_conflicts_per_cycle_util =       1.2272
Reply_Bank_Level_Parallism =       2.8083
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0526
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0155
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 462216 (inst/sec)
gpgpu_simulation_rate = 1117 (cycle/sec)
gpgpu_silicon_slowdown = 1705461x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-3.traceg
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 35
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f69c0000000
-local mem base_addr = 0x00007f69c2000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 8302
gpu_sim_insn = 4853274
gpu_ipc =     584.5909
gpu_tot_sim_cycle = 31776
gpu_tot_stall_cycle = 112864
tot_cycles_exec_all_SM = 2217456
cycles_passed = 31776
gpu_tot_sim_insn = 14559822
gpu_tot_ipc =     458.2018
gpu_tot_issued_cta = 192
gpu_occupancy = 44.8295% 
gpu_tot_occupancy = 45.7335% 
max_total_param_size = 0
gpu_stall_dramfull = 2731
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5467
partiton_level_parallism_total  =       0.4475
partiton_level_parallism_util =       8.1637
partiton_level_parallism_util_total  =       5.9427
L2_BW  =      33.3290 GB/Sec
L2_BW_total  =      32.3697 GB/Sec
gpu_total_sim_rate=519993

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 281232
	L1I_total_cache_misses = 12762
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 431, Miss = 406, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 461
	L1D_cache_core[1]: Access = 441, Miss = 414, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 473
	L1D_cache_core[2]: Access = 446, Miss = 419, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 454
	L1D_cache_core[3]: Access = 461, Miss = 434, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[4]: Access = 456, Miss = 430, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 522
	L1D_cache_core[5]: Access = 426, Miss = 402, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 465
	L1D_cache_core[6]: Access = 409, Miss = 385, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 386
	L1D_cache_core[7]: Access = 419, Miss = 395, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 417
	L1D_cache_core[8]: Access = 449, Miss = 424, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 490
	L1D_cache_core[9]: Access = 474, Miss = 447, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[10]: Access = 461, Miss = 434, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[11]: Access = 460, Miss = 433, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[12]: Access = 457, Miss = 431, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 503
	L1D_cache_core[13]: Access = 436, Miss = 412, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[14]: Access = 397, Miss = 374, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 409
	L1D_cache_core[15]: Access = 378, Miss = 357, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[16]: Access = 403, Miss = 380, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 387
	L1D_cache_core[17]: Access = 436, Miss = 412, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[18]: Access = 420, Miss = 396, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 437
	L1D_cache_core[19]: Access = 403, Miss = 382, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 443
	L1D_cache_core[20]: Access = 405, Miss = 383, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[21]: Access = 395, Miss = 375, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[22]: Access = 333, Miss = 315, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 299
	L1D_cache_core[23]: Access = 287, Miss = 274, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 281
	L1D_cache_core[24]: Access = 311, Miss = 295, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[25]: Access = 351, Miss = 333, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 348
	L1D_cache_core[26]: Access = 357, Miss = 337, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 318
	L1D_cache_core[27]: Access = 346, Miss = 327, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 357
	L1D_cache_core[28]: Access = 355, Miss = 335, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[29]: Access = 370, Miss = 349, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 402
	L1D_cache_core[30]: Access = 357, Miss = 336, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[31]: Access = 320, Miss = 301, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 315
	L1D_cache_core[32]: Access = 333, Miss = 313, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[33]: Access = 374, Miss = 352, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 336
	L1D_total_cache_accesses = 13557
	L1D_total_cache_misses = 12792
	L1D_total_cache_miss_rate = 0.9436
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 13784
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 220
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 75
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 268470
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12762
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11878
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 879
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 293110

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13784
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
837, 915, 967, 1314, 1314, 1227, 1071, 915, 915, 1071, 1227, 1314, 1314, 1227, 1071, 915, 
gpgpu_n_tot_thrd_icount = 14559822
gpgpu_n_tot_w_icount = 561288
gpgpu_n_stall_shd_mem = 14339
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12458
gpgpu_n_mem_write_global = 879
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5579
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:243671	W0_Idle:2589605	W0_Scoreboard:553646	W1:0	W2:0	W3:1176	W4:2313	W5:2268	W6:8568	W7:2100	W8:12831	W9:2100	W10:9408	W11:1008	W12:14646	W13:1008	W14:10422	W15:0	W16:20250	W17:0	W18:6678	W19:72	W20:17484	W21:72	W22:4182	W23:150	W24:19569	W25:150	W26:4122	W27:162	W28:15057	W29:84	W30:0	W31:0	W32:375216
single_issue_nums: WS0:137592	WS1:142080	WS2:140208	WS3:141408	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99664 {8:12458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35160 {40:879,}
traffic_breakdown_coretomem[INST_ACC_R] = 7072 {8:884,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 498320 {40:12458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7032 {8:879,}
traffic_breakdown_memtocore[INST_ACC_R] = 141440 {40:3536,}
ENTERING ACCELSIM HERE
maxmflatency = 479 
max_icnt2mem_latency = 235 
maxmrqlatency = 22 
max_icnt2sh_latency = 46 
averagemflatency = 269 
avg_icnt2mem_latency = 99 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 5 
mrq_lat_table:47 	0 	1 	81 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5648 	7689 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	815 	14 	13 	1578 	2542 	5283 	3976 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6464 	3866 	2108 	811 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5951      6291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6654      6990         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7317      7644         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8949      9300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      9610      9935         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     10277     10590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     10928     11256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     11580     11895         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     12234     12568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     12200     12968         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13607         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      7947         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      8285      8624         0         0         0         0         0         0         0         0         0         0         0         0         0      6646 
average row accesses per activate:
dram[0]:  1.800000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
average row locality = 132/39 = 3.384615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total dram reads = 132
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11778     11724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      19512     17214    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      19985     18207    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      23052     21450    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      33261     32930    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      33583     34864    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      31055     32796    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      29876     37237    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      28718     36681    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      29934     36313    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      30107     35843    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      33056    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none           0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         92         0    none      none      none      none      none      none      none      none      none      none      none      none      none        3507
maximum mf latency per bank:
dram[0]:        456       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        410       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        479       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        381       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        400       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        409       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       374         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        375       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        398       383         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        374       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        401       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        405       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        378       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        378       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        311         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        462         0         0         0         0         0         0         0         0         0         0         0         0         0         0       337
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58352 n_act=7 n_pre=5 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001096
n_activity=495 dram_eff=0.1293
bk0: 9a 58192i bk1: 7a 58304i bk2: 0a 58375i bk3: 0a 58378i bk4: 0a 58378i bk5: 0a 58379i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58381i bk13: 0a 58381i bk14: 0a 58381i bk15: 0a 58385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562500
Row_Buffer_Locality_read = 0.562500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025926
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001096 
total_CMD = 58380 
util_bw = 64 
Wasted_Col = 140 
Wasted_Row = 90 
Idle = 58086 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58352 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 16 
Row_Bus_Util =  0.000206 
CoL_Bus_Util = 0.000274 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0028777
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58360 n_act=4 n_pre=2 n_ref_event=4565638765957434729 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009592
n_activity=223 dram_eff=0.2511
bk0: 7a 58309i bk1: 7a 58307i bk2: 0a 58377i bk3: 0a 58378i bk4: 0a 58378i bk5: 0a 58379i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58381i bk13: 0a 58381i bk14: 0a 58381i bk15: 0a 58382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 324.987823
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.277372 

BW Util details:
bwutil = 0.000959 
total_CMD = 58380 
util_bw = 56 
Wasted_Col = 69 
Wasted_Row = 20 
Idle = 58235 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58360 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 4565638765957434729 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58360 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009592
n_activity=234 dram_eff=0.2393
bk0: 7a 58310i bk1: 7a 58311i bk2: 0a 58377i bk3: 0a 58378i bk4: 0a 58378i bk5: 0a 58379i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58381i bk15: 0a 58383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.099291
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.000959 
total_CMD = 58380 
util_bw = 56 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 58224 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58360 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00256937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58360 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009592
n_activity=217 dram_eff=0.2581
bk0: 7a 58309i bk1: 7a 58304i bk2: 0a 58377i bk3: 0a 58378i bk4: 0a 58378i bk5: 0a 58379i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58381i bk13: 0a 58381i bk14: 0a 58381i bk15: 0a 58382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267717
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000959 
total_CMD = 58380 
util_bw = 56 
Wasted_Col = 63 
Wasted_Row = 20 
Idle = 58241 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58360 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292909
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58370 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005481
n_activity=124 dram_eff=0.2581
bk0: 4a 58352i bk1: 4a 58351i bk2: 0a 58379i bk3: 0a 58379i bk4: 0a 58379i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000548 
total_CMD = 58380 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 58308 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58370 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00215827
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58370 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005481
n_activity=124 dram_eff=0.2581
bk0: 4a 58352i bk1: 4a 58351i bk2: 0a 58379i bk3: 0a 58379i bk4: 0a 58379i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000548 
total_CMD = 58380 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 58308 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58370 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00219253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58370 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005481
n_activity=124 dram_eff=0.2581
bk0: 4a 58352i bk1: 4a 58351i bk2: 0a 58379i bk3: 0a 58379i bk4: 0a 58379i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000548 
total_CMD = 58380 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 58308 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58370 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00220966
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58370 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005481
n_activity=124 dram_eff=0.2581
bk0: 4a 58352i bk1: 4a 58351i bk2: 0a 58379i bk3: 0a 58379i bk4: 0a 58379i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000548 
total_CMD = 58380 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 58308 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58370 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00222679
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58370 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005481
n_activity=124 dram_eff=0.2581
bk0: 4a 58352i bk1: 4a 58351i bk2: 0a 58379i bk3: 0a 58379i bk4: 0a 58379i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000548 
total_CMD = 58380 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 58308 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58370 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00215827
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58370 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005481
n_activity=124 dram_eff=0.2581
bk0: 4a 58352i bk1: 4a 58351i bk2: 0a 58379i bk3: 0a 58379i bk4: 0a 58379i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000548 
total_CMD = 58380 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 58308 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58370 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0021754
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58370 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005481
n_activity=124 dram_eff=0.2581
bk0: 4a 58352i bk1: 4a 58351i bk2: 0a 58379i bk3: 0a 58379i bk4: 0a 58379i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000548 
total_CMD = 58380 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 58308 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58370 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00220966
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58375 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002741
n_activity=62 dram_eff=0.2581
bk0: 4a 58351i bk1: 0a 58380i bk2: 0a 58380i bk3: 0a 58380i bk4: 0a 58380i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000274 
total_CMD = 58380 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 58344 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58375 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107914
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58380 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58380i bk1: 0a 58380i bk2: 0a 58380i bk3: 0a 58380i bk4: 0a 58380i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58380i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58380 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58380 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58380 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58380 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 58380i bk1: 0a 58380i bk2: 0a 58380i bk3: 0a 58380i bk4: 0a 58380i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58380i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 58380 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 58380 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58380 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58375 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002741
n_activity=62 dram_eff=0.2581
bk0: 0a 58380i bk1: 4a 58351i bk2: 0a 58379i bk3: 0a 58380i bk4: 0a 58380i bk5: 0a 58380i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58380i bk13: 0a 58380i bk14: 0a 58380i bk15: 0a 58380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000274 
total_CMD = 58380 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 58344 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58375 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107914
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58380 n_nop=58365 n_act=4 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006852
n_activity=268 dram_eff=0.1493
bk0: 5a 58311i bk1: 4a 58350i bk2: 0a 58378i bk3: 0a 58378i bk4: 0a 58378i bk5: 0a 58379i bk6: 0a 58380i bk7: 0a 58380i bk8: 0a 58380i bk9: 0a 58380i bk10: 0a 58380i bk11: 0a 58380i bk12: 0a 58381i bk13: 0a 58381i bk14: 0a 58381i bk15: 1a 58362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000685 
total_CMD = 58380 
util_bw = 40 
Wasted_Col = 80 
Wasted_Row = 20 
Idle = 58240 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58380 
n_nop = 58365 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 10 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00220966

========= L2 cache stats =========
L2_cache_bank[0]: Access = 538, Miss = 9, Miss_rate = 0.017, Pending_hits = 16, Reservation_fails = 227
L2_cache_bank[1]: Access = 461, Miss = 7, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 126
L2_cache_bank[2]: Access = 630, Miss = 7, Miss_rate = 0.011, Pending_hits = 17, Reservation_fails = 140
L2_cache_bank[3]: Access = 564, Miss = 7, Miss_rate = 0.012, Pending_hits = 16, Reservation_fails = 194
L2_cache_bank[4]: Access = 623, Miss = 7, Miss_rate = 0.011, Pending_hits = 17, Reservation_fails = 114
L2_cache_bank[5]: Access = 611, Miss = 7, Miss_rate = 0.011, Pending_hits = 18, Reservation_fails = 146
L2_cache_bank[6]: Access = 750, Miss = 7, Miss_rate = 0.009, Pending_hits = 17, Reservation_fails = 135
L2_cache_bank[7]: Access = 692, Miss = 7, Miss_rate = 0.010, Pending_hits = 18, Reservation_fails = 123
L2_cache_bank[8]: Access = 637, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[9]: Access = 634, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[10]: Access = 649, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[11]: Access = 643, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 604, Miss = 4, Miss_rate = 0.007, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[13]: Access = 655, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 616, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[15]: Access = 679, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[16]: Access = 568, Miss = 4, Miss_rate = 0.007, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[17]: Access = 679, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[18]: Access = 589, Miss = 4, Miss_rate = 0.007, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[19]: Access = 682, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[20]: Access = 589, Miss = 4, Miss_rate = 0.007, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 670, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[22]: Access = 622, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 94
L2_cache_bank[23]: Access = 501, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 411, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 393, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 387, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 351, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[30]: Access = 137, Miss = 5, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[31]: Access = 148, Miss = 5, Miss_rate = 0.034, Pending_hits = 15, Reservation_fails = 107
L2_total_cache_accesses = 16873
L2_total_cache_misses = 132
L2_total_cache_miss_rate = 0.0078
L2_total_cache_pending_hits = 355
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 43
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2764
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 312
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 879
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3848
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 362
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2764
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16873
icnt_total_pkts_simt_to_mem=14221
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14221
Req_Network_cycles = 31776
Req_Network_injected_packets_per_cycle =       0.4475 
Req_Network_conflicts_per_cycle =       0.3175
Req_Network_conflicts_per_cycle_util =       4.2108
Req_Bank_Level_Parallism =       5.9353
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6103
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0141

Reply_Network_injected_packets_num = 16873
Reply_Network_cycles = 31776
Reply_Network_injected_packets_per_cycle =        0.5310
Reply_Network_conflicts_per_cycle =        0.2526
Reply_Network_conflicts_per_cycle_util =       1.6172
Reply_Bank_Level_Parallism =       3.3991
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0497
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0156
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 519993 (inst/sec)
gpgpu_simulation_rate = 1134 (cycle/sec)
gpgpu_silicon_slowdown = 1679894x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-4.traceg
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 35
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f69c0000000
-local mem base_addr = 0x00007f69c2000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 8255
gpu_sim_insn = 4853274
gpu_ipc =     587.9193
gpu_tot_sim_cycle = 40031
gpu_tot_stall_cycle = 146299
tot_cycles_exec_all_SM = 2634400
cycles_passed = 40031
gpu_tot_sim_insn = 19413096
gpu_tot_ipc =     484.9516
gpu_tot_issued_cta = 256
gpu_occupancy = 44.8228% 
gpu_tot_occupancy = 45.5894% 
max_total_param_size = 0
gpu_stall_dramfull = 2731
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5498
partiton_level_parallism_total  =       0.4686
partiton_level_parallism_util =       8.3900
partiton_level_parallism_util_total  =       6.3940
L2_BW  =      33.5188 GB/Sec
L2_BW_total  =      32.6066 GB/Sec
gpu_total_sim_rate=539252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 374976
	L1I_total_cache_misses = 12762
	L1I_total_cache_miss_rate = 0.0340
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 593, Miss = 559, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 658
	L1D_cache_core[1]: Access = 576, Miss = 542, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[2]: Access = 569, Miss = 535, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 538
	L1D_cache_core[3]: Access = 581, Miss = 547, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 598
	L1D_cache_core[4]: Access = 596, Miss = 562, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 665
	L1D_cache_core[5]: Access = 594, Miss = 560, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 668
	L1D_cache_core[6]: Access = 573, Miss = 539, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 582
	L1D_cache_core[7]: Access = 583, Miss = 549, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 606
	L1D_cache_core[8]: Access = 604, Miss = 570, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 664
	L1D_cache_core[9]: Access = 607, Miss = 573, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 671
	L1D_cache_core[10]: Access = 577, Miss = 544, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 648
	L1D_cache_core[11]: Access = 560, Miss = 529, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 623
	L1D_cache_core[12]: Access = 573, Miss = 541, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 609
	L1D_cache_core[13]: Access = 579, Miss = 548, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 623
	L1D_cache_core[14]: Access = 537, Miss = 506, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[15]: Access = 517, Miss = 489, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 520
	L1D_cache_core[16]: Access = 537, Miss = 507, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[17]: Access = 555, Miss = 525, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 573
	L1D_cache_core[18]: Access = 501, Miss = 473, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 491
	L1D_cache_core[19]: Access = 455, Miss = 432, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 486
	L1D_cache_core[20]: Access = 474, Miss = 449, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 477
	L1D_cache_core[21]: Access = 492, Miss = 467, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[22]: Access = 469, Miss = 443, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 375
	L1D_cache_core[23]: Access = 442, Miss = 419, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 451
	L1D_cache_core[24]: Access = 463, Miss = 437, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 429
	L1D_cache_core[25]: Access = 505, Miss = 477, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 499
	L1D_cache_core[26]: Access = 497, Miss = 468, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[27]: Access = 459, Miss = 433, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 457
	L1D_cache_core[28]: Access = 475, Miss = 448, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[29]: Access = 501, Miss = 473, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[30]: Access = 511, Miss = 482, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[31]: Access = 498, Miss = 469, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 517
	L1D_cache_core[32]: Access = 507, Miss = 477, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[33]: Access = 550, Miss = 518, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 547
	L1D_total_cache_accesses = 18110
	L1D_total_cache_misses = 17090
	L1D_total_cache_miss_rate = 0.9437
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18444
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 234
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 362214
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12762
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11878
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1172
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 386854

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18444
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1116, 1272, 1376, 1752, 1752, 1636, 1428, 1220, 1220, 1428, 1636, 1752, 1752, 1636, 1428, 1220, 
gpgpu_n_tot_thrd_icount = 19413096
gpgpu_n_tot_w_icount = 748384
gpgpu_n_stall_shd_mem = 19125
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16704
gpgpu_n_mem_write_global = 1172
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7445
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:319023	W0_Idle:2806464	W0_Scoreboard:745140	W1:0	W2:0	W3:1568	W4:3084	W5:3024	W6:11424	W7:2800	W8:17108	W9:2800	W10:12544	W11:1344	W12:19528	W13:1344	W14:13896	W15:0	W16:27000	W17:0	W18:8904	W19:96	W20:23312	W21:96	W22:5576	W23:200	W24:26092	W25:200	W26:5496	W27:216	W28:20076	W29:112	W30:0	W31:0	W32:500288
single_issue_nums: WS0:183456	WS1:189440	WS2:186944	WS3:188544	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 133632 {8:16704,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46880 {40:1172,}
traffic_breakdown_coretomem[INST_ACC_R] = 7072 {8:884,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 668160 {40:16704,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9376 {8:1172,}
traffic_breakdown_memtocore[INST_ACC_R] = 141440 {40:3536,}
ENTERING ACCELSIM HERE
maxmflatency = 479 
max_icnt2mem_latency = 235 
maxmrqlatency = 22 
max_icnt2sh_latency = 46 
averagemflatency = 266 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 5 
mrq_lat_table:47 	0 	1 	81 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7894 	9982 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	815 	14 	13 	2109 	3550 	7221 	5038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8937 	5156 	2736 	959 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5951      6291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6654      6990         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7317      7644         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8949      9300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      9610      9935         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     10277     10590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     10928     11256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     11580     11895         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     12234     12568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     12200     12968         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13607         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      7947         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      8285      8624         0         0         0         0         0         0         0         0         0         0         0         0         0      6646 
average row accesses per activate:
dram[0]:  1.800000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
average row locality = 132/39 = 3.384615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total dram reads = 132
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15716     16056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      26199     22893    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      26096     24383    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      30940     28679    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      44077     43352    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      43918     46344    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      41221     44295    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      40437     49148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      37709     48457    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      39655     47963    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      39947     47615    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      43727    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none           0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         92         0    none      none      none      none      none      none      none      none      none      none      none      none      none        4487
maximum mf latency per bank:
dram[0]:        456       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        410       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        479       391         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        393       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        400       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        409       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       396         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        389       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        398       383         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        379       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        401       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        405       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        386       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        378       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        311         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        462         0         0         0         0         0         0         0         0         0         0         0         0         0         0       337
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73518 n_act=7 n_pre=5 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008702
n_activity=495 dram_eff=0.1293
bk0: 9a 73358i bk1: 7a 73470i bk2: 0a 73541i bk3: 0a 73544i bk4: 0a 73544i bk5: 0a 73545i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73547i bk13: 0a 73547i bk14: 0a 73547i bk15: 0a 73551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562500
Row_Buffer_Locality_read = 0.562500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025926
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000870 
total_CMD = 73546 
util_bw = 64 
Wasted_Col = 140 
Wasted_Row = 90 
Idle = 73252 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73518 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 16 
Row_Bus_Util =  0.000163 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00228428
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73526 n_act=4 n_pre=2 n_ref_event=4565638765957434729 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007614
n_activity=223 dram_eff=0.2511
bk0: 7a 73475i bk1: 7a 73473i bk2: 0a 73543i bk3: 0a 73544i bk4: 0a 73544i bk5: 0a 73545i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73547i bk13: 0a 73547i bk14: 0a 73547i bk15: 0a 73548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 324.987823
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.277372 

BW Util details:
bwutil = 0.000761 
total_CMD = 73546 
util_bw = 56 
Wasted_Col = 69 
Wasted_Row = 20 
Idle = 73401 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73526 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 4565638765957434729 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00278737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73526 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007614
n_activity=234 dram_eff=0.2393
bk0: 7a 73476i bk1: 7a 73477i bk2: 0a 73543i bk3: 0a 73544i bk4: 0a 73544i bk5: 0a 73545i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73547i bk15: 0a 73549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.099291
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.000761 
total_CMD = 73546 
util_bw = 56 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 73390 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73526 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00203954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73526 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007614
n_activity=217 dram_eff=0.2581
bk0: 7a 73475i bk1: 7a 73470i bk2: 0a 73543i bk3: 0a 73544i bk4: 0a 73544i bk5: 0a 73545i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73547i bk13: 0a 73547i bk14: 0a 73547i bk15: 0a 73548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267717
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000761 
total_CMD = 73546 
util_bw = 56 
Wasted_Col = 63 
Wasted_Row = 20 
Idle = 73407 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73526 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000082 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00232508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73536 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004351
n_activity=124 dram_eff=0.2581
bk0: 4a 73518i bk1: 4a 73517i bk2: 0a 73545i bk3: 0a 73545i bk4: 0a 73545i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000435 
total_CMD = 73546 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 73474 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73536 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171321
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73536 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004351
n_activity=124 dram_eff=0.2581
bk0: 4a 73518i bk1: 4a 73517i bk2: 0a 73545i bk3: 0a 73545i bk4: 0a 73545i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000435 
total_CMD = 73546 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 73474 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73536 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174041
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73536 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004351
n_activity=124 dram_eff=0.2581
bk0: 4a 73518i bk1: 4a 73517i bk2: 0a 73545i bk3: 0a 73545i bk4: 0a 73545i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000435 
total_CMD = 73546 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 73474 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73536 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001754
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73536 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004351
n_activity=124 dram_eff=0.2581
bk0: 4a 73518i bk1: 4a 73517i bk2: 0a 73545i bk3: 0a 73545i bk4: 0a 73545i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000435 
total_CMD = 73546 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 73474 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73536 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0017676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73536 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004351
n_activity=124 dram_eff=0.2581
bk0: 4a 73518i bk1: 4a 73517i bk2: 0a 73545i bk3: 0a 73545i bk4: 0a 73545i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000435 
total_CMD = 73546 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 73474 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73536 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171321
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73536 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004351
n_activity=124 dram_eff=0.2581
bk0: 4a 73518i bk1: 4a 73517i bk2: 0a 73545i bk3: 0a 73545i bk4: 0a 73545i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000435 
total_CMD = 73546 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 73474 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73536 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00172681
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73536 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004351
n_activity=124 dram_eff=0.2581
bk0: 4a 73518i bk1: 4a 73517i bk2: 0a 73545i bk3: 0a 73545i bk4: 0a 73545i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000435 
total_CMD = 73546 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 73474 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73536 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001754
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73541 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002176
n_activity=62 dram_eff=0.2581
bk0: 4a 73517i bk1: 0a 73546i bk2: 0a 73546i bk3: 0a 73546i bk4: 0a 73546i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 73546 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 73510 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73541 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000856607
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73546 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 73546i bk1: 0a 73546i bk2: 0a 73546i bk3: 0a 73546i bk4: 0a 73546i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73546i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 73546 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 73546 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73546 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73546 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 73546i bk1: 0a 73546i bk2: 0a 73546i bk3: 0a 73546i bk4: 0a 73546i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73546i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 73546 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 73546 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73546 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73541 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002176
n_activity=62 dram_eff=0.2581
bk0: 0a 73546i bk1: 4a 73517i bk2: 0a 73545i bk3: 0a 73546i bk4: 0a 73546i bk5: 0a 73546i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73546i bk13: 0a 73546i bk14: 0a 73546i bk15: 0a 73546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 73546 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 73510 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73541 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000856607
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=73546 n_nop=73531 n_act=4 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005439
n_activity=268 dram_eff=0.1493
bk0: 5a 73477i bk1: 4a 73516i bk2: 0a 73544i bk3: 0a 73544i bk4: 0a 73544i bk5: 0a 73545i bk6: 0a 73546i bk7: 0a 73546i bk8: 0a 73546i bk9: 0a 73546i bk10: 0a 73546i bk11: 0a 73546i bk12: 0a 73547i bk13: 0a 73547i bk14: 0a 73547i bk15: 1a 73528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000544 
total_CMD = 73546 
util_bw = 40 
Wasted_Col = 80 
Wasted_Row = 20 
Idle = 73406 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 73546 
n_nop = 73531 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 10 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 678, Miss = 9, Miss_rate = 0.013, Pending_hits = 16, Reservation_fails = 227
L2_cache_bank[1]: Access = 581, Miss = 7, Miss_rate = 0.012, Pending_hits = 17, Reservation_fails = 126
L2_cache_bank[2]: Access = 808, Miss = 7, Miss_rate = 0.009, Pending_hits = 17, Reservation_fails = 140
L2_cache_bank[3]: Access = 720, Miss = 7, Miss_rate = 0.010, Pending_hits = 16, Reservation_fails = 194
L2_cache_bank[4]: Access = 797, Miss = 7, Miss_rate = 0.009, Pending_hits = 17, Reservation_fails = 114
L2_cache_bank[5]: Access = 782, Miss = 7, Miss_rate = 0.009, Pending_hits = 18, Reservation_fails = 146
L2_cache_bank[6]: Access = 968, Miss = 7, Miss_rate = 0.007, Pending_hits = 17, Reservation_fails = 135
L2_cache_bank[7]: Access = 889, Miss = 7, Miss_rate = 0.008, Pending_hits = 18, Reservation_fails = 123
L2_cache_bank[8]: Access = 804, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[9]: Access = 800, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[10]: Access = 820, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[11]: Access = 812, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 760, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[13]: Access = 828, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 776, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[15]: Access = 860, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[16]: Access = 712, Miss = 4, Miss_rate = 0.006, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[17]: Access = 860, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[18]: Access = 740, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[19]: Access = 864, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[20]: Access = 740, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 848, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[22]: Access = 784, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 94
L2_cache_bank[23]: Access = 668, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 524, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 516, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 468, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[30]: Access = 137, Miss = 5, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[31]: Access = 152, Miss = 5, Miss_rate = 0.033, Pending_hits = 15, Reservation_fails = 107
L2_total_cache_accesses = 21412
L2_total_cache_misses = 132
L2_total_cache_miss_rate = 0.0062
L2_total_cache_pending_hits = 355
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16633
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 43
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2764
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 312
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16747
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1172
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3848
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 362
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2764
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21412
icnt_total_pkts_simt_to_mem=18760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18760
Req_Network_cycles = 40031
Req_Network_injected_packets_per_cycle =       0.4686 
Req_Network_conflicts_per_cycle =       0.3303
Req_Network_conflicts_per_cycle_util =       4.5022
Req_Bank_Level_Parallism =       6.3875
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6320
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0148

Reply_Network_injected_packets_num = 21412
Reply_Network_cycles = 40031
Reply_Network_injected_packets_per_cycle =        0.5349
Reply_Network_conflicts_per_cycle =        0.2622
Reply_Network_conflicts_per_cycle_util =       1.9028
Reply_Bank_Level_Parallism =       3.8818
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0492
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0157
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 539252 (inst/sec)
gpgpu_simulation_rate = 1111 (cycle/sec)
gpgpu_silicon_slowdown = 1714671x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-5.traceg
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 35
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f69c0000000
-local mem base_addr = 0x00007f69c2000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 8289
gpu_sim_insn = 4853274
gpu_ipc =     585.5078
gpu_tot_sim_cycle = 48320
gpu_tot_stall_cycle = 179984
tot_cycles_exec_all_SM = 3051720
cycles_passed = 48320
gpu_tot_sim_insn = 24266370
gpu_tot_ipc =     502.2014
gpu_tot_issued_cta = 320
gpu_occupancy = 44.7635% 
gpu_tot_occupancy = 45.4764% 
max_total_param_size = 0
gpu_stall_dramfull = 2731
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5476
partiton_level_parallism_total  =       0.4822
partiton_level_parallism_util =       8.2980
partiton_level_parallism_util_total  =       6.6932
L2_BW  =      33.3813 GB/Sec
L2_BW_total  =      32.7395 GB/Sec
gpu_total_sim_rate=564334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 468720
	L1I_total_cache_misses = 12762
	L1I_total_cache_miss_rate = 0.0272
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 733, Miss = 691, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 775
	L1D_cache_core[1]: Access = 744, Miss = 700, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[2]: Access = 733, Miss = 689, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[3]: Access = 745, Miss = 701, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 789
	L1D_cache_core[4]: Access = 751, Miss = 708, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 811
	L1D_cache_core[5]: Access = 727, Miss = 686, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 789
	L1D_cache_core[6]: Access = 689, Miss = 649, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 697
	L1D_cache_core[7]: Access = 683, Miss = 645, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 701
	L1D_cache_core[8]: Access = 720, Miss = 680, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 770
	L1D_cache_core[9]: Access = 750, Miss = 709, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[10]: Access = 717, Miss = 676, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 767
	L1D_cache_core[11]: Access = 699, Miss = 661, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 740
	L1D_cache_core[12]: Access = 707, Miss = 668, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[13]: Access = 698, Miss = 661, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 736
	L1D_cache_core[14]: Access = 618, Miss = 583, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[15]: Access = 569, Miss = 539, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 564
	L1D_cache_core[16]: Access = 606, Miss = 573, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 578
	L1D_cache_core[17]: Access = 652, Miss = 617, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 672
	L1D_cache_core[18]: Access = 637, Miss = 601, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 567
	L1D_cache_core[19]: Access = 610, Miss = 577, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 637
	L1D_cache_core[20]: Access = 626, Miss = 591, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 592
	L1D_cache_core[21]: Access = 646, Miss = 611, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 664
	L1D_cache_core[22]: Access = 609, Miss = 574, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 514
	L1D_cache_core[23]: Access = 555, Miss = 525, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 543
	L1D_cache_core[24]: Access = 583, Miss = 550, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 518
	L1D_cache_core[25]: Access = 636, Miss = 601, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[26]: Access = 651, Miss = 614, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 617
	L1D_cache_core[27]: Access = 637, Miss = 601, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 650
	L1D_cache_core[28]: Access = 649, Miss = 612, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 606
	L1D_cache_core[29]: Access = 677, Miss = 639, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[30]: Access = 673, Miss = 635, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 580
	L1D_cache_core[31]: Access = 633, Miss = 597, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 665
	L1D_cache_core[32]: Access = 630, Miss = 593, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[33]: Access = 670, Miss = 631, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 599
	L1D_total_cache_accesses = 22663
	L1D_total_cache_misses = 21388
	L1D_total_cache_miss_rate = 0.9437
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 22751
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 248
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 455958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12762
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11878
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1465
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480598

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22751
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1421, 1629, 1785, 2190, 2190, 2045, 1785, 1525, 1525, 1785, 2045, 2190, 2190, 2045, 1707, 1499, 
gpgpu_n_tot_thrd_icount = 24266370
gpgpu_n_tot_w_icount = 935480
gpgpu_n_stall_shd_mem = 23840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20950
gpgpu_n_mem_write_global = 1465
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14600
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:394618	W0_Idle:3023879	W0_Scoreboard:936616	W1:0	W2:0	W3:1960	W4:3855	W5:3780	W6:14280	W7:3500	W8:21385	W9:3500	W10:15680	W11:1680	W12:24410	W13:1680	W14:17370	W15:0	W16:33750	W17:0	W18:11130	W19:120	W20:29140	W21:120	W22:6970	W23:250	W24:32615	W25:250	W26:6870	W27:270	W28:25095	W29:140	W30:0	W31:0	W32:625360
single_issue_nums: WS0:229320	WS1:236800	WS2:233680	WS3:235680	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 167600 {8:20950,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 58600 {40:1465,}
traffic_breakdown_coretomem[INST_ACC_R] = 7072 {8:884,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 838000 {40:20950,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11720 {8:1465,}
traffic_breakdown_memtocore[INST_ACC_R] = 141440 {40:3536,}
ENTERING ACCELSIM HERE
maxmflatency = 479 
max_icnt2mem_latency = 235 
maxmrqlatency = 22 
max_icnt2sh_latency = 46 
averagemflatency = 265 
avg_icnt2mem_latency = 96 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 5 
mrq_lat_table:47 	0 	1 	81 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9999 	12416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	815 	14 	13 	2682 	4447 	9050 	6278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11587 	6458 	3285 	997 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5951      6291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6654      6990         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7317      7644         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8949      9300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      9610      9935         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     10277     10590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     10928     11256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     11580     11895         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     12234     12568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     12200     12968         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13607         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      7947         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      8285      8624         0         0         0         0         0         0         0         0         0         0         0         0         0      6646 
average row accesses per activate:
dram[0]:  1.800000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
average row locality = 132/39 = 3.384615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total dram reads = 132
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      19653     20307    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      32586     28428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      32428     30690    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      38854     36164    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      54905     54326    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      55204     57768    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      51347     55553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      50577     61131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      47115     60305    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      49460     60146    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      50009     59508    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      54380    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none           0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         92         0    none      none      none      none      none      none      none      none      none      none      none      none      none        5517
maximum mf latency per bank:
dram[0]:        456       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        410       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        479       391         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        393       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        400       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        409       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       396         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        389       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        398       383         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        379       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        401       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        405       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        386       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        378       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        311         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        462         0         0         0         0         0         0         0         0         0         0         0         0         0         0       356
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88748 n_act=7 n_pre=5 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007209
n_activity=495 dram_eff=0.1293
bk0: 9a 88588i bk1: 7a 88700i bk2: 0a 88771i bk3: 0a 88774i bk4: 0a 88774i bk5: 0a 88775i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88777i bk13: 0a 88777i bk14: 0a 88777i bk15: 0a 88781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562500
Row_Buffer_Locality_read = 0.562500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025926
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000721 
total_CMD = 88776 
util_bw = 64 
Wasted_Col = 140 
Wasted_Row = 90 
Idle = 88482 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88748 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 16 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018924
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88756 n_act=4 n_pre=2 n_ref_event=4565638765957434729 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006308
n_activity=223 dram_eff=0.2511
bk0: 7a 88705i bk1: 7a 88703i bk2: 0a 88773i bk3: 0a 88774i bk4: 0a 88774i bk5: 0a 88775i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88777i bk13: 0a 88777i bk14: 0a 88777i bk15: 0a 88778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 324.987823
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.277372 

BW Util details:
bwutil = 0.000631 
total_CMD = 88776 
util_bw = 56 
Wasted_Col = 69 
Wasted_Row = 20 
Idle = 88631 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88756 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 4565638765957434729 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00230918
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88756 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006308
n_activity=234 dram_eff=0.2393
bk0: 7a 88706i bk1: 7a 88707i bk2: 0a 88773i bk3: 0a 88774i bk4: 0a 88774i bk5: 0a 88775i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88777i bk15: 0a 88779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.099291
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.000631 
total_CMD = 88776 
util_bw = 56 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 88620 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88756 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88756 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006308
n_activity=217 dram_eff=0.2581
bk0: 7a 88705i bk1: 7a 88700i bk2: 0a 88773i bk3: 0a 88774i bk4: 0a 88774i bk5: 0a 88775i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88777i bk13: 0a 88777i bk14: 0a 88777i bk15: 0a 88778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267717
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000631 
total_CMD = 88776 
util_bw = 56 
Wasted_Col = 63 
Wasted_Row = 20 
Idle = 88637 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88756 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.000158 
Either_Row_CoL_Bus_Util = 0.000225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88766 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003605
n_activity=124 dram_eff=0.2581
bk0: 4a 88748i bk1: 4a 88747i bk2: 0a 88775i bk3: 0a 88775i bk4: 0a 88775i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000360 
total_CMD = 88776 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 88704 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88766 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014193
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88766 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003605
n_activity=124 dram_eff=0.2581
bk0: 4a 88748i bk1: 4a 88747i bk2: 0a 88775i bk3: 0a 88775i bk4: 0a 88775i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000360 
total_CMD = 88776 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 88704 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88766 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144183
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88766 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003605
n_activity=124 dram_eff=0.2581
bk0: 4a 88748i bk1: 4a 88747i bk2: 0a 88775i bk3: 0a 88775i bk4: 0a 88775i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000360 
total_CMD = 88776 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 88704 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88766 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014531
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88766 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003605
n_activity=124 dram_eff=0.2581
bk0: 4a 88748i bk1: 4a 88747i bk2: 0a 88775i bk3: 0a 88775i bk4: 0a 88775i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000360 
total_CMD = 88776 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 88704 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88766 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146436
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88766 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003605
n_activity=124 dram_eff=0.2581
bk0: 4a 88748i bk1: 4a 88747i bk2: 0a 88775i bk3: 0a 88775i bk4: 0a 88775i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000360 
total_CMD = 88776 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 88704 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88766 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014193
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88766 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003605
n_activity=124 dram_eff=0.2581
bk0: 4a 88748i bk1: 4a 88747i bk2: 0a 88775i bk3: 0a 88775i bk4: 0a 88775i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000360 
total_CMD = 88776 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 88704 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88766 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143057
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88766 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003605
n_activity=124 dram_eff=0.2581
bk0: 4a 88748i bk1: 4a 88747i bk2: 0a 88775i bk3: 0a 88775i bk4: 0a 88775i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000360 
total_CMD = 88776 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 88704 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88766 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014531
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88771 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001802
n_activity=62 dram_eff=0.2581
bk0: 4a 88747i bk1: 0a 88776i bk2: 0a 88776i bk3: 0a 88776i bk4: 0a 88776i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 88776 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 88740 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88771 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000709651
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88776 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88776i bk1: 0a 88776i bk2: 0a 88776i bk3: 0a 88776i bk4: 0a 88776i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88776i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88776 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88776 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88776 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88776 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88776i bk1: 0a 88776i bk2: 0a 88776i bk3: 0a 88776i bk4: 0a 88776i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88776i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88776 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88776 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88776 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88771 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001802
n_activity=62 dram_eff=0.2581
bk0: 0a 88776i bk1: 4a 88747i bk2: 0a 88775i bk3: 0a 88776i bk4: 0a 88776i bk5: 0a 88776i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88776i bk13: 0a 88776i bk14: 0a 88776i bk15: 0a 88776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 88776 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 88740 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88771 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000709651
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=88776 n_nop=88761 n_act=4 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004506
n_activity=268 dram_eff=0.1493
bk0: 5a 88707i bk1: 4a 88746i bk2: 0a 88774i bk3: 0a 88774i bk4: 0a 88774i bk5: 0a 88775i bk6: 0a 88776i bk7: 0a 88776i bk8: 0a 88776i bk9: 0a 88776i bk10: 0a 88776i bk11: 0a 88776i bk12: 0a 88777i bk13: 0a 88777i bk14: 0a 88777i bk15: 1a 88758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000451 
total_CMD = 88776 
util_bw = 40 
Wasted_Col = 80 
Wasted_Row = 20 
Idle = 88636 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88776 
n_nop = 88761 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 10 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000113 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 818, Miss = 9, Miss_rate = 0.011, Pending_hits = 16, Reservation_fails = 227
L2_cache_bank[1]: Access = 701, Miss = 7, Miss_rate = 0.010, Pending_hits = 17, Reservation_fails = 126
L2_cache_bank[2]: Access = 986, Miss = 7, Miss_rate = 0.007, Pending_hits = 17, Reservation_fails = 140
L2_cache_bank[3]: Access = 876, Miss = 7, Miss_rate = 0.008, Pending_hits = 16, Reservation_fails = 194
L2_cache_bank[4]: Access = 971, Miss = 7, Miss_rate = 0.007, Pending_hits = 17, Reservation_fails = 114
L2_cache_bank[5]: Access = 953, Miss = 7, Miss_rate = 0.007, Pending_hits = 18, Reservation_fails = 146
L2_cache_bank[6]: Access = 1186, Miss = 7, Miss_rate = 0.006, Pending_hits = 17, Reservation_fails = 135
L2_cache_bank[7]: Access = 1086, Miss = 7, Miss_rate = 0.006, Pending_hits = 18, Reservation_fails = 123
L2_cache_bank[8]: Access = 971, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[9]: Access = 966, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[10]: Access = 991, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[11]: Access = 981, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 916, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[13]: Access = 1001, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 936, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[15]: Access = 1041, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[16]: Access = 856, Miss = 4, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[17]: Access = 1041, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[18]: Access = 891, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[19]: Access = 1046, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[20]: Access = 891, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 1026, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[22]: Access = 946, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 94
L2_cache_bank[23]: Access = 835, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 685, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 655, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 645, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 585, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[30]: Access = 137, Miss = 5, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[31]: Access = 156, Miss = 5, Miss_rate = 0.032, Pending_hits = 15, Reservation_fails = 107
L2_total_cache_accesses = 25951
L2_total_cache_misses = 132
L2_total_cache_miss_rate = 0.0051
L2_total_cache_pending_hits = 355
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 43
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2764
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 312
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1465
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3848
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 362
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2764
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25951
icnt_total_pkts_simt_to_mem=23299
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23299
Req_Network_cycles = 48320
Req_Network_injected_packets_per_cycle =       0.4822 
Req_Network_conflicts_per_cycle =       0.3426
Req_Network_conflicts_per_cycle_util =       4.7514
Req_Bank_Level_Parallism =       6.6874
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6583
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0152

Reply_Network_injected_packets_num = 25951
Reply_Network_cycles = 48320
Reply_Network_injected_packets_per_cycle =        0.5371
Reply_Network_conflicts_per_cycle =        0.2672
Reply_Network_conflicts_per_cycle_util =       2.1274
Reply_Bank_Level_Parallism =       4.2767
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0470
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0158
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 564334 (inst/sec)
gpgpu_simulation_rate = 1123 (cycle/sec)
gpgpu_silicon_slowdown = 1696349x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-6.traceg
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 35
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f69c0000000
-local mem base_addr = 0x00007f69c2000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-6.traceg
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 8252
gpu_sim_insn = 4853274
gpu_ipc =     588.1331
gpu_tot_sim_cycle = 56572
gpu_tot_stall_cycle = 213736
tot_cycles_exec_all_SM = 3467212
cycles_passed = 56572
gpu_tot_sim_insn = 29119644
gpu_tot_ipc =     514.7360
gpu_tot_issued_cta = 384
gpu_occupancy = 44.8547% 
gpu_tot_occupancy = 45.4019% 
max_total_param_size = 0
gpu_stall_dramfull = 2731
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5500
partiton_level_parallism_total  =       0.4921
partiton_level_parallism_util =       8.8652
partiton_level_parallism_util_total  =       6.9717
L2_BW  =      33.5310 GB/Sec
L2_BW_total  =      32.8550 GB/Sec
gpu_total_sim_rate=570973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 562464
	L1I_total_cache_misses = 12762
	L1I_total_cache_miss_rate = 0.0227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 888, Miss = 837, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 914
	L1D_cache_core[1]: Access = 877, Miss = 826, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 964
	L1D_cache_core[2]: Access = 849, Miss = 799, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 846
	L1D_cache_core[3]: Access = 845, Miss = 797, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 872
	L1D_cache_core[4]: Access = 867, Miss = 818, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[5]: Access = 870, Miss = 822, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 914
	L1D_cache_core[6]: Access = 829, Miss = 781, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 834
	L1D_cache_core[7]: Access = 822, Miss = 777, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 846
	L1D_cache_core[8]: Access = 854, Miss = 807, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 931
	L1D_cache_core[9]: Access = 869, Miss = 822, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 932
	L1D_cache_core[10]: Access = 798, Miss = 753, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 854
	L1D_cache_core[11]: Access = 751, Miss = 711, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 790
	L1D_cache_core[12]: Access = 776, Miss = 734, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 800
	L1D_cache_core[13]: Access = 795, Miss = 753, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 840
	L1D_cache_core[14]: Access = 754, Miss = 711, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[15]: Access = 724, Miss = 684, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 715
	L1D_cache_core[16]: Access = 758, Miss = 715, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 693
	L1D_cache_core[17]: Access = 806, Miss = 761, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[18]: Access = 777, Miss = 732, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 711
	L1D_cache_core[19]: Access = 723, Miss = 683, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[20]: Access = 746, Miss = 704, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 672
	L1D_cache_core[21]: Access = 777, Miss = 735, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 767
	L1D_cache_core[22]: Access = 763, Miss = 720, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 637
	L1D_cache_core[23]: Access = 733, Miss = 693, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[24]: Access = 757, Miss = 714, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 716
	L1D_cache_core[25]: Access = 812, Miss = 767, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[26]: Access = 813, Miss = 767, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 789
	L1D_cache_core[27]: Access = 772, Miss = 729, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 801
	L1D_cache_core[28]: Access = 772, Miss = 728, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[29]: Access = 797, Miss = 752, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 769
	L1D_cache_core[30]: Access = 813, Miss = 767, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 694
	L1D_cache_core[31]: Access = 801, Miss = 755, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 863
	L1D_cache_core[32]: Access = 794, Miss = 747, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 740
	L1D_cache_core[33]: Access = 834, Miss = 785, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 787
	L1D_total_cache_accesses = 27216
	L1D_total_cache_misses = 25686
	L1D_total_cache_miss_rate = 0.9438
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 27181
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 262
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 549702
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12762
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11878
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 574342

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27181
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1726, 1986, 2194, 2628, 2628, 2454, 2142, 1830, 1830, 2142, 2454, 2628, 2628, 2454, 1986, 1778, 
gpgpu_n_tot_thrd_icount = 29119644
gpgpu_n_tot_w_icount = 1122576
gpgpu_n_stall_shd_mem = 28600
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25196
gpgpu_n_mem_write_global = 1758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 17520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11080
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:470354	W0_Idle:3239541	W0_Scoreboard:1125886	W1:0	W2:0	W3:2352	W4:4626	W5:4536	W6:17136	W7:4200	W8:25662	W9:4200	W10:18816	W11:2016	W12:29292	W13:2016	W14:20844	W15:0	W16:40500	W17:0	W18:13356	W19:144	W20:34968	W21:144	W22:8364	W23:300	W24:39138	W25:300	W26:8244	W27:324	W28:30114	W29:168	W30:0	W31:0	W32:750432
single_issue_nums: WS0:275184	WS1:284160	WS2:280416	WS3:282816	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 201568 {8:25196,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70320 {40:1758,}
traffic_breakdown_coretomem[INST_ACC_R] = 7072 {8:884,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1007840 {40:25196,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14064 {8:1758,}
traffic_breakdown_memtocore[INST_ACC_R] = 141440 {40:3536,}
ENTERING ACCELSIM HERE
maxmflatency = 479 
max_icnt2mem_latency = 235 
maxmrqlatency = 22 
max_icnt2sh_latency = 46 
averagemflatency = 263 
avg_icnt2mem_latency = 95 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 5 
mrq_lat_table:47 	0 	1 	81 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12254 	14700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	815 	14 	13 	3258 	5447 	10992 	7299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13987 	7652 	3986 	1237 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5951      6291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6654      6990         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7317      7644         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8949      9300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      9610      9935         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     10277     10590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     10928     11256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     11580     11895         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     12234     12568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     12200     12968         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13607         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      7947         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      8285      8624         0         0         0         0         0         0         0         0         0         0         0         0         0      6646 
average row accesses per activate:
dram[0]:  1.800000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
average row locality = 132/39 = 3.384615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total dram reads = 132
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      23502     24565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      39010     33910    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      38657     36940    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      46639     43367    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      65865     64966    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      65928     69058    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      61440     66558    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      60426     72983    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      56337     71924    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      59247     71751    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      59530     70837    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      65074    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none           0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         92         0    none      none      none      none      none      none      none      none      none      none      none      none      none        6606
maximum mf latency per bank:
dram[0]:        456       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        410       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        479       391         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        393       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        400       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        409       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       396         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        389       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        398       383         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        379       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        401       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        405       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        386       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        378       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        311         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        462         0         0         0         0         0         0         0         0         0         0         0         0         0         0       356
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103909 n_act=7 n_pre=5 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006158
n_activity=495 dram_eff=0.1293
bk0: 9a 103749i bk1: 7a 103861i bk2: 0a 103932i bk3: 0a 103935i bk4: 0a 103935i bk5: 0a 103936i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103938i bk13: 0a 103938i bk14: 0a 103938i bk15: 0a 103942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562500
Row_Buffer_Locality_read = 0.562500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025926
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000616 
total_CMD = 103937 
util_bw = 64 
Wasted_Col = 140 
Wasted_Row = 90 
Idle = 103643 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103909 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 16 
Row_Bus_Util =  0.000115 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161636
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103917 n_act=4 n_pre=2 n_ref_event=4565638765957434729 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005388
n_activity=223 dram_eff=0.2511
bk0: 7a 103866i bk1: 7a 103864i bk2: 0a 103934i bk3: 0a 103935i bk4: 0a 103935i bk5: 0a 103936i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103938i bk13: 0a 103938i bk14: 0a 103938i bk15: 0a 103939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 324.987823
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.277372 

BW Util details:
bwutil = 0.000539 
total_CMD = 103937 
util_bw = 56 
Wasted_Col = 69 
Wasted_Row = 20 
Idle = 103792 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103917 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 4565638765957434729 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00197235
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103917 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005388
n_activity=234 dram_eff=0.2393
bk0: 7a 103867i bk1: 7a 103868i bk2: 0a 103934i bk3: 0a 103935i bk4: 0a 103935i bk5: 0a 103936i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103938i bk15: 0a 103940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.099291
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.000539 
total_CMD = 103937 
util_bw = 56 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 103781 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103917 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00144318
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103917 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005388
n_activity=217 dram_eff=0.2581
bk0: 7a 103866i bk1: 7a 103861i bk2: 0a 103934i bk3: 0a 103935i bk4: 0a 103935i bk5: 0a 103936i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103938i bk13: 0a 103938i bk14: 0a 103938i bk15: 0a 103939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267717
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000539 
total_CMD = 103937 
util_bw = 56 
Wasted_Col = 63 
Wasted_Row = 20 
Idle = 103798 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103917 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103927 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003079
n_activity=124 dram_eff=0.2581
bk0: 4a 103909i bk1: 4a 103908i bk2: 0a 103936i bk3: 0a 103936i bk4: 0a 103936i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 103937 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 103865 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103927 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121227
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103927 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003079
n_activity=124 dram_eff=0.2581
bk0: 4a 103909i bk1: 4a 103908i bk2: 0a 103936i bk3: 0a 103936i bk4: 0a 103936i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 103937 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 103865 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103927 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123152
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103927 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003079
n_activity=124 dram_eff=0.2581
bk0: 4a 103909i bk1: 4a 103908i bk2: 0a 103936i bk3: 0a 103936i bk4: 0a 103936i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 103937 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 103865 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103927 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124114
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103927 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003079
n_activity=124 dram_eff=0.2581
bk0: 4a 103909i bk1: 4a 103908i bk2: 0a 103936i bk3: 0a 103936i bk4: 0a 103936i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 103937 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 103865 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103927 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125076
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103927 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003079
n_activity=124 dram_eff=0.2581
bk0: 4a 103909i bk1: 4a 103908i bk2: 0a 103936i bk3: 0a 103936i bk4: 0a 103936i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 103937 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 103865 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103927 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121227
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103927 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003079
n_activity=124 dram_eff=0.2581
bk0: 4a 103909i bk1: 4a 103908i bk2: 0a 103936i bk3: 0a 103936i bk4: 0a 103936i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 103937 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 103865 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103927 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122189
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103927 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003079
n_activity=124 dram_eff=0.2581
bk0: 4a 103909i bk1: 4a 103908i bk2: 0a 103936i bk3: 0a 103936i bk4: 0a 103936i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 103937 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 103865 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103927 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124114
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103932 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001539
n_activity=62 dram_eff=0.2581
bk0: 4a 103908i bk1: 0a 103937i bk2: 0a 103937i bk3: 0a 103937i bk4: 0a 103937i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000154 
total_CMD = 103937 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 103901 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103932 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000606136
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103937 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 103937i bk1: 0a 103937i bk2: 0a 103937i bk3: 0a 103937i bk4: 0a 103937i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103937i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 103937 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 103937 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103937 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103937 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 103937i bk1: 0a 103937i bk2: 0a 103937i bk3: 0a 103937i bk4: 0a 103937i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103937i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 103937 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 103937 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103937 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103932 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001539
n_activity=62 dram_eff=0.2581
bk0: 0a 103937i bk1: 4a 103908i bk2: 0a 103936i bk3: 0a 103937i bk4: 0a 103937i bk5: 0a 103937i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103937i bk13: 0a 103937i bk14: 0a 103937i bk15: 0a 103937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000154 
total_CMD = 103937 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 103901 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103932 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000606136
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=103937 n_nop=103922 n_act=4 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003848
n_activity=268 dram_eff=0.1493
bk0: 5a 103868i bk1: 4a 103907i bk2: 0a 103935i bk3: 0a 103935i bk4: 0a 103935i bk5: 0a 103936i bk6: 0a 103937i bk7: 0a 103937i bk8: 0a 103937i bk9: 0a 103937i bk10: 0a 103937i bk11: 0a 103937i bk12: 0a 103938i bk13: 0a 103938i bk14: 0a 103938i bk15: 1a 103919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000385 
total_CMD = 103937 
util_bw = 40 
Wasted_Col = 80 
Wasted_Row = 20 
Idle = 103797 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 103937 
n_nop = 103922 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 10 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124114

========= L2 cache stats =========
L2_cache_bank[0]: Access = 958, Miss = 9, Miss_rate = 0.009, Pending_hits = 16, Reservation_fails = 227
L2_cache_bank[1]: Access = 821, Miss = 7, Miss_rate = 0.009, Pending_hits = 17, Reservation_fails = 126
L2_cache_bank[2]: Access = 1164, Miss = 7, Miss_rate = 0.006, Pending_hits = 17, Reservation_fails = 140
L2_cache_bank[3]: Access = 1032, Miss = 7, Miss_rate = 0.007, Pending_hits = 16, Reservation_fails = 194
L2_cache_bank[4]: Access = 1145, Miss = 7, Miss_rate = 0.006, Pending_hits = 17, Reservation_fails = 114
L2_cache_bank[5]: Access = 1124, Miss = 7, Miss_rate = 0.006, Pending_hits = 18, Reservation_fails = 146
L2_cache_bank[6]: Access = 1404, Miss = 7, Miss_rate = 0.005, Pending_hits = 17, Reservation_fails = 135
L2_cache_bank[7]: Access = 1283, Miss = 7, Miss_rate = 0.005, Pending_hits = 18, Reservation_fails = 123
L2_cache_bank[8]: Access = 1138, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[9]: Access = 1132, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[10]: Access = 1162, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[11]: Access = 1150, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 1072, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[13]: Access = 1174, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 1096, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[15]: Access = 1222, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[16]: Access = 1000, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[17]: Access = 1222, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[18]: Access = 1042, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[19]: Access = 1228, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[20]: Access = 1042, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 1204, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[22]: Access = 1108, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 94
L2_cache_bank[23]: Access = 1002, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 822, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 786, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 774, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 702, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[30]: Access = 137, Miss = 5, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[31]: Access = 160, Miss = 5, Miss_rate = 0.031, Pending_hits = 15, Reservation_fails = 107
L2_total_cache_accesses = 30490
L2_total_cache_misses = 132
L2_total_cache_miss_rate = 0.0043
L2_total_cache_pending_hits = 355
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 43
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2764
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 312
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3848
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 362
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2764
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30490
icnt_total_pkts_simt_to_mem=27838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27838
Req_Network_cycles = 56572
Req_Network_injected_packets_per_cycle =       0.4921 
Req_Network_conflicts_per_cycle =       0.3446
Req_Network_conflicts_per_cycle_util =       4.8779
Req_Bank_Level_Parallism =       6.9665
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6647
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0155

Reply_Network_injected_packets_num = 30490
Reply_Network_cycles = 56572
Reply_Network_injected_packets_per_cycle =        0.5390
Reply_Network_conflicts_per_cycle =        0.2741
Reply_Network_conflicts_per_cycle_util =       2.3492
Reply_Bank_Level_Parallism =       4.6197
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0484
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0159
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 570973 (inst/sec)
gpgpu_simulation_rate = 1109 (cycle/sec)
gpgpu_silicon_slowdown = 1717763x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-7.traceg
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 35
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f69c0000000
-local mem base_addr = 0x00007f69c2000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-7.traceg
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 7362
gpu_sim_insn = 3519728
gpu_ipc =     478.0940
gpu_tot_sim_cycle = 63934
gpu_tot_stall_cycle = 244034
tot_cycles_exec_all_SM = 3722376
cycles_passed = 63934
gpu_tot_sim_insn = 32639372
gpu_tot_ipc =     510.5167
gpu_tot_issued_cta = 448
gpu_occupancy = 40.4926% 
gpu_tot_occupancy = 45.0655% 
max_total_param_size = 0
gpu_stall_dramfull = 2731
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2042
partiton_level_parallism_total  =       0.4589
partiton_level_parallism_util =       5.6717
partiton_level_parallism_util_total  =       6.8908
L2_BW  =      12.4454 GB/Sec
L2_BW_total  =      30.5048 GB/Sec
gpu_total_sim_rate=582845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 625905
	L1I_total_cache_misses = 12762
	L1I_total_cache_miss_rate = 0.0204
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 948, Miss = 889, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 940
	L1D_cache_core[1]: Access = 957, Miss = 892, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 992
	L1D_cache_core[2]: Access = 929, Miss = 865, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 904
	L1D_cache_core[3]: Access = 916, Miss = 856, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[4]: Access = 900, Miss = 851, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[5]: Access = 870, Miss = 822, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 914
	L1D_cache_core[6]: Access = 829, Miss = 781, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 834
	L1D_cache_core[7]: Access = 822, Miss = 777, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 846
	L1D_cache_core[8]: Access = 870, Miss = 823, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 931
	L1D_cache_core[9]: Access = 891, Miss = 844, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 932
	L1D_cache_core[10]: Access = 867, Miss = 816, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 860
	L1D_cache_core[11]: Access = 835, Miss = 784, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 832
	L1D_cache_core[12]: Access = 852, Miss = 799, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 845
	L1D_cache_core[13]: Access = 852, Miss = 801, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 840
	L1D_cache_core[14]: Access = 781, Miss = 738, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 719
	L1D_cache_core[15]: Access = 724, Miss = 684, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 715
	L1D_cache_core[16]: Access = 758, Miss = 715, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 693
	L1D_cache_core[17]: Access = 806, Miss = 761, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[18]: Access = 853, Miss = 800, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 730
	L1D_cache_core[19]: Access = 825, Miss = 771, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 806
	L1D_cache_core[20]: Access = 848, Miss = 792, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 755
	L1D_cache_core[21]: Access = 867, Miss = 813, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 781
	L1D_cache_core[22]: Access = 807, Miss = 764, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 637
	L1D_cache_core[23]: Access = 733, Miss = 693, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[24]: Access = 757, Miss = 714, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 716
	L1D_cache_core[25]: Access = 812, Miss = 767, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 818
	L1D_cache_core[26]: Access = 889, Miss = 835, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 801
	L1D_cache_core[27]: Access = 874, Miss = 817, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 904
	L1D_cache_core[28]: Access = 874, Miss = 816, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 817
	L1D_cache_core[29]: Access = 887, Miss = 830, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 834
	L1D_cache_core[30]: Access = 857, Miss = 811, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 694
	L1D_cache_core[31]: Access = 801, Miss = 755, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 863
	L1D_cache_core[32]: Access = 794, Miss = 747, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 740
	L1D_cache_core[33]: Access = 834, Miss = 785, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 787
	L1D_total_cache_accesses = 28719
	L1D_total_cache_misses = 27008
	L1D_total_cache_miss_rate = 0.9404
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 27856
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 262
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 613143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 12762
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11878
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1962
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 637783

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27856
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1977, 2289, 2526, 2960, 2960, 2786, 2367, 2055, 2055, 2367, 2679, 2853, 2853, 2679, 2211, 2003, 
gpgpu_n_tot_thrd_icount = 32639372
gpgpu_n_tot_w_icount = 1249006
gpgpu_n_stall_shd_mem = 29673
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26495
gpgpu_n_mem_write_global = 1962
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18272
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11401
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:539898	W0_Idle:3352412	W0_Scoreboard:1221052	W1:196	W2:420	W3:2548	W4:5330	W5:4536	W6:17752	W7:4396	W8:25895	W9:4592	W10:19252	W11:2212	W12:29831	W13:2016	W14:21730	W15:0	W16:42600	W17:0	W18:14450	W19:144	W20:36614	W21:158	W22:9008	W23:328	W24:40515	W25:314	W26:8288	W27:324	W28:31390	W29:182	W30:30	W31:14	W32:853748
single_issue_nums: WS0:306528	WS1:316544	WS2:311904	WS3:314030	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 211960 {8:26495,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1962,}
traffic_breakdown_coretomem[INST_ACC_R] = 7072 {8:884,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1059800 {40:26495,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15696 {8:1962,}
traffic_breakdown_memtocore[INST_ACC_R] = 141440 {40:3536,}
ENTERING ACCELSIM HERE
maxmflatency = 479 
max_icnt2mem_latency = 235 
maxmrqlatency = 22 
max_icnt2sh_latency = 46 
averagemflatency = 260 
avg_icnt2mem_latency = 92 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 5 
mrq_lat_table:47 	0 	1 	81 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13705 	14752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	815 	14 	13 	3779 	6212 	11209 	7299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14893 	7955 	4207 	1310 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5609         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5951      6291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6654      6990         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7317      7644         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8949      9300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      9610      9935         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     10277     10590         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     10928     11256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:     11580     11895         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     12234     12568         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     12200     12968         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     13607         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      7947         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      8285      8624         0         0         0         0         0         0         0         0         0         0         0         0         0      6646 
average row accesses per activate:
dram[0]:  1.800000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
average row locality = 132/39 = 3.384615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total dram reads = 132
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24694     26073    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      41344     35642    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      40734     38856    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      48801     45312    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      68589     67752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      68742     71621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      63869     69415    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      62804     76060    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      58606     75032    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      61501     74588    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      61905     73608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      67744    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none           0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         92         0    none      none      none      none      none      none      none      none      none      none      none      none      none        6796
maximum mf latency per bank:
dram[0]:        456       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        410       436         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        479       391         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        393       398         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        400       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        409       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        402       396         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        389       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        398       383         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        379       415         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        401       403         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        405       407         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        386       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        378       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        311         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        462         0         0         0         0         0         0         0         0         0         0         0         0         0         0       356
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117435 n_act=7 n_pre=5 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005449
n_activity=495 dram_eff=0.1293
bk0: 9a 117275i bk1: 7a 117387i bk2: 0a 117458i bk3: 0a 117461i bk4: 0a 117461i bk5: 0a 117462i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117464i bk13: 0a 117464i bk14: 0a 117464i bk15: 0a 117468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562500
Row_Buffer_Locality_read = 0.562500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025926
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000545 
total_CMD = 117463 
util_bw = 64 
Wasted_Col = 140 
Wasted_Row = 90 
Idle = 117169 

BW Util Bottlenecks: 
RCDc_limit = 140 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117435 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 16 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143024
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117443 n_act=4 n_pre=2 n_ref_event=4565638765957434729 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004767
n_activity=223 dram_eff=0.2511
bk0: 7a 117392i bk1: 7a 117390i bk2: 0a 117460i bk3: 0a 117461i bk4: 0a 117461i bk5: 0a 117462i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117464i bk13: 0a 117464i bk14: 0a 117464i bk15: 0a 117465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 324.987823
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.277372 

BW Util details:
bwutil = 0.000477 
total_CMD = 117463 
util_bw = 56 
Wasted_Col = 69 
Wasted_Row = 20 
Idle = 117318 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117443 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 4565638765957434729 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117443 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004767
n_activity=234 dram_eff=0.2393
bk0: 7a 117393i bk1: 7a 117394i bk2: 0a 117460i bk3: 0a 117461i bk4: 0a 117461i bk5: 0a 117462i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117464i bk15: 0a 117466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.099291
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.000477 
total_CMD = 117463 
util_bw = 56 
Wasted_Col = 76 
Wasted_Row = 24 
Idle = 117307 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117443 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001277
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117443 n_act=4 n_pre=2 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004767
n_activity=217 dram_eff=0.2581
bk0: 7a 117392i bk1: 7a 117387i bk2: 0a 117460i bk3: 0a 117461i bk4: 0a 117461i bk5: 0a 117462i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117464i bk13: 0a 117464i bk14: 0a 117464i bk15: 0a 117465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.267717
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.000477 
total_CMD = 117463 
util_bw = 56 
Wasted_Col = 63 
Wasted_Row = 20 
Idle = 117324 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117443 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 14 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145578
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117453 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002724
n_activity=124 dram_eff=0.2581
bk0: 4a 117435i bk1: 4a 117434i bk2: 0a 117462i bk3: 0a 117462i bk4: 0a 117462i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000272 
total_CMD = 117463 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 117391 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117453 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107268
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117453 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002724
n_activity=124 dram_eff=0.2581
bk0: 4a 117435i bk1: 4a 117434i bk2: 0a 117462i bk3: 0a 117462i bk4: 0a 117462i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000272 
total_CMD = 117463 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 117391 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117453 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010897
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117453 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002724
n_activity=124 dram_eff=0.2581
bk0: 4a 117435i bk1: 4a 117434i bk2: 0a 117462i bk3: 0a 117462i bk4: 0a 117462i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000272 
total_CMD = 117463 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 117391 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117453 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109822
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117453 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002724
n_activity=124 dram_eff=0.2581
bk0: 4a 117435i bk1: 4a 117434i bk2: 0a 117462i bk3: 0a 117462i bk4: 0a 117462i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000272 
total_CMD = 117463 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 117391 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117453 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110673
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117453 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002724
n_activity=124 dram_eff=0.2581
bk0: 4a 117435i bk1: 4a 117434i bk2: 0a 117462i bk3: 0a 117462i bk4: 0a 117462i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000272 
total_CMD = 117463 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 117391 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117453 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107268
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117453 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002724
n_activity=124 dram_eff=0.2581
bk0: 4a 117435i bk1: 4a 117434i bk2: 0a 117462i bk3: 0a 117462i bk4: 0a 117462i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000272 
total_CMD = 117463 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 117391 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117453 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108119
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117453 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002724
n_activity=124 dram_eff=0.2581
bk0: 4a 117435i bk1: 4a 117434i bk2: 0a 117462i bk3: 0a 117462i bk4: 0a 117462i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000272 
total_CMD = 117463 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 117391 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117453 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109822
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117458 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001362
n_activity=62 dram_eff=0.2581
bk0: 4a 117434i bk1: 0a 117463i bk2: 0a 117463i bk3: 0a 117463i bk4: 0a 117463i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 117463 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 117427 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117458 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000536339
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117463 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 117463i bk1: 0a 117463i bk2: 0a 117463i bk3: 0a 117463i bk4: 0a 117463i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117463i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 117463 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 117463 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117463 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117463 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 117463i bk1: 0a 117463i bk2: 0a 117463i bk3: 0a 117463i bk4: 0a 117463i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117463i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 117463 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 117463 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117463 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117458 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001362
n_activity=62 dram_eff=0.2581
bk0: 0a 117463i bk1: 4a 117434i bk2: 0a 117462i bk3: 0a 117463i bk4: 0a 117463i bk5: 0a 117463i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117463i bk13: 0a 117463i bk14: 0a 117463i bk15: 0a 117463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 117463 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 117427 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117458 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000536339
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=117463 n_nop=117448 n_act=4 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003405
n_activity=268 dram_eff=0.1493
bk0: 5a 117394i bk1: 4a 117433i bk2: 0a 117461i bk3: 0a 117461i bk4: 0a 117461i bk5: 0a 117462i bk6: 0a 117463i bk7: 0a 117463i bk8: 0a 117463i bk9: 0a 117463i bk10: 0a 117463i bk11: 0a 117463i bk12: 0a 117464i bk13: 0a 117464i bk14: 0a 117464i bk15: 1a 117445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000341 
total_CMD = 117463 
util_bw = 40 
Wasted_Col = 80 
Wasted_Row = 20 
Idle = 117323 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117463 
n_nop = 117448 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 10 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109822

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1009, Miss = 9, Miss_rate = 0.009, Pending_hits = 16, Reservation_fails = 227
L2_cache_bank[1]: Access = 871, Miss = 7, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 126
L2_cache_bank[2]: Access = 1242, Miss = 7, Miss_rate = 0.006, Pending_hits = 17, Reservation_fails = 140
L2_cache_bank[3]: Access = 1090, Miss = 7, Miss_rate = 0.006, Pending_hits = 16, Reservation_fails = 194
L2_cache_bank[4]: Access = 1214, Miss = 7, Miss_rate = 0.006, Pending_hits = 17, Reservation_fails = 114
L2_cache_bank[5]: Access = 1188, Miss = 7, Miss_rate = 0.006, Pending_hits = 18, Reservation_fails = 146
L2_cache_bank[6]: Access = 1477, Miss = 7, Miss_rate = 0.005, Pending_hits = 17, Reservation_fails = 135
L2_cache_bank[7]: Access = 1346, Miss = 7, Miss_rate = 0.005, Pending_hits = 18, Reservation_fails = 123
L2_cache_bank[8]: Access = 1188, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[9]: Access = 1182, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[10]: Access = 1214, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[11]: Access = 1199, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[12]: Access = 1120, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[13]: Access = 1228, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 1143, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[15]: Access = 1276, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[16]: Access = 1042, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[17]: Access = 1280, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[18]: Access = 1085, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[19]: Access = 1282, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[20]: Access = 1088, Miss = 4, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 1257, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[22]: Access = 1156, Miss = 4, Miss_rate = 0.003, Pending_hits = 12, Reservation_fails = 94
L2_cache_bank[23]: Access = 1052, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 872, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 838, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 823, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 748, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 49, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 136, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[30]: Access = 137, Miss = 5, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[31]: Access = 161, Miss = 5, Miss_rate = 0.031, Pending_hits = 15, Reservation_fails = 107
L2_total_cache_accesses = 31993
L2_total_cache_misses = 132
L2_total_cache_miss_rate = 0.0041
L2_total_cache_pending_hits = 355
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 43
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1962
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3120
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2764
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 312
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26538
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1962
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3848
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 362
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2764
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31993
icnt_total_pkts_simt_to_mem=29341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 29341
Req_Network_cycles = 63934
Req_Network_injected_packets_per_cycle =       0.4589 
Req_Network_conflicts_per_cycle =       0.3129
Req_Network_conflicts_per_cycle_util =       4.6951
Req_Bank_Level_Parallism =       6.8859
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5949
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0144

Reply_Network_injected_packets_num = 31993
Reply_Network_cycles = 63934
Reply_Network_injected_packets_per_cycle =        0.5004
Reply_Network_conflicts_per_cycle =        0.2580
Reply_Network_conflicts_per_cycle_util =       2.3994
Reply_Bank_Level_Parallism =       4.6535
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0450
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0147
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 56 sec (56 sec)
gpgpu_simulation_rate = 582845 (inst/sec)
gpgpu_simulation_rate = 1141 (cycle/sec)
gpgpu_silicon_slowdown = 1669588x
TOTAL CYCLES TAKEN 63934
tot_inst_exec 1249006
ICNT_TO_MEM_count 0 ICNT_TO_MEM_cycles 0
ROP_DELAY_count 0 ROP_DELAY_cycle 0
ICNT_TO_L2_QUEUE_count 0 ICNT_TO_L2_QUEUE_cycles 0
L2_TO_DRAM_QUEUE_count 0 L2_TO_DRAM_QUEUE_cycle 0
DRAM_LATENCY_QUEUE_count 0 DRAM_LATENCY_QUEUE_cycle 0
DRAM_TO_L2_QUEUE_count 0 DRAM_TO_L2_QUEUE_cycle 0
DRAM_L2_FILL_QUEUE_count 0 DRAM_L2_FILL_QUEUE_cycle 0
L2_TO_ICNT_count 0 L2_TO_ICNT_cycle 0
CLUSTER_TO_SHADER_QUEUE_count 28457 CLUSTER_TO_SHADER_QUEUE_cycle 0
ICNT_TO_SHADER_count 28457 ICNT_TO_SHADER_cycles 120184
CLUSTER_TO_SHADER_QUEUE_1_count 31993 CLUSTER_TO_SHADER_QUEUE_1_cycle 1765003
issued_inst_count 1249006
SHADER_ICNT_PUSH 28457
mem_inst_issue 123559
comp_inst_issue 1125447
mem_data_stall 970233
comp_data_stall 1169150
ibuffer_stall 1118420
comp_str_stall 0
mem_str_stall 3919
other_stall1 0
other_stall2 0
other_stall3 0
tot_cycles_exec_all_SM 3722376
mem_data_stall_issue_irr 3336326
comp_data_stall_issue_irr 5667423
ibuffer_stall_issue_irr 3884903
comp_str_stall_issue_irr 1284326
mem_str_stall_issue_irr 11941
other_stall_issue_irr1 0
other_stall_issue_irr2 0
other_stall_issue_irr3 0
shared_cycle_count 617890
constant_cycle_count 0
texture_cycle_count 0
memory_cycle_count 17655
shared_cycle_cycle 1763198
constant_cycle_cycle 0
texture_cycle_cycle 0
memory_cycle_cycle 16824978
texture_issue_cycle 0
memory_issue_cycle 127566
pushed_from_shader_icnt_l2_icnt 0
tex_icnt_l2_queue 0
icnt_ROP_queue 0
l2_queue_pop 0
l2_queue_reply 0
l2_dram_push 0
l2_dram_rop 0
l2_icnt_push 0
l2_dram_queue_pop 0
push_in_dram 0
push_from_dram 0
dram_l2_reached 0
icnt_back_to_shader 1006793915
reached_shader_from_icnt 124039
reach_tex_from_l2 0
reach_glob_from_icnt 0
reach_L1_from_tex 0
reached_global_from_glob 0
finish_inst 0
ROP_no_push_l2_queue_push 0
ROP_extra_cycles 0
l2_dram_rop_count 0
NO_INST_ISSUE 10414094
opp_for_ooo 125694
opp_for_mem 31212
dram_access_total 0
dram_write_req_total 0
dram_read_req_total 0
NUMBER OF MEM ISSUES 716388
MEMORY STALLS SUM 11342611
l2_cache_bank_access 146848 l2_cache_bank_miss 899
l2_cache_access 146848 l2_cache_miss 899
l2_pending 2448 l2_res_fail 21635
c_mem_resource_stall 0 s_mem_bk_conf 79592 gl_mem_resource_stall 50334 gl_mem_coal_stall 0 gl_mem_data_port_stall 0
icnt_creat_inj 0
icnt_creat_arrival 0
icnt_inj_arrival 0
icnt_creat_inj_READ_REQUEST 0
icnt_creat_arrival_READ_REQUEST 0
icnt_inj_arrival_READ_REQUEST 0
icnt_creat_inj_WRITE_REQUEST 0
icnt_creat_arrival_WRITE_REQUEST 0
icnt_inj_arrival_WRITE_REQUEST 0
icnt_creat_inj_READ_REPLY 0
icnt_creat_arrival_READ_REPLY 0
icnt_inj_arrival_READ_REPLY 0
icnt_creat_inj_WRITE_REPLY 0
icnt_creat_arrival_WRITE_REPLY 0
icnt_inj_arrival_WRITE_REPLY 0
icnt_mem_total_time_spend_Ishita 0
L2_FINAL_STATS_HERE
L2_cache_access_total_Ishita 146848
L2_cache_access_miss_Ishita 899
L2_cache_access_pending_Ishita 2448
L2_cache_access_resfail_Ishita 43270
DRAM MEM_STATS_HERE
simple_dram_count 0
delay_tot_sum 0
hits_num_total 0
access_num_total 0
hits_read_num_total 0
read_num_total 0
hits_write_num_total 0
write_num_total 0
banks_1time_total 0
banks_acess_total_Ishita 0
banks_time_rw_total 0
banks_access_rw_total_Ishita 0
banks_time_ready_total 0
banks_access_ready_total_Ishita 0
average row locality 0 0 
tot_DRAM_reads 0
tot_DRAM_writes 0
bwutil_total 0
gpu_stall_dramfull_total 2731
gpu_stall_icnt2sh_total 0
icnt2mem_latency_tot 0
icnt2sh_latency_tot 0
n_act_tot 0
n_pre_tot 0
n_req_tot 0
n_wr_tot 0
total_dL1_misses 0
total_dL1_accesses 0
total_dL1_miss_rate 0
L2_total_cache_accesses 146848
L2_total_cache_misses 899
L2_total_cache_miss_rate 0.00612198
L2_total_cache_reservation_fails 21635
L1I_total_cache_accesses 2594529
L1I_total_cache_misses 89334
L1I_total_cache_miss_rate 0.0344317
L1I_total_cache_pending_hits 0
L1I_total_cache_reservation_fails 0
L1D_total_cache_accesses 123720
L1D_total_cache_misses 116654
L1D_total_cache_miss_rate 0.942887
L1D_total_cache_pending_hits 0
L1C_total_cache_accesses 0
L1C_total_cache_misses 0
NONE L1C_total_cache_miss_rate 0
L1D_total_cache_reservation_fails 123791
L1C_total_cache_pending_hits 0
L1C_total_cache_reservation_fails 0
L1T_total_cache_accesses 0
L1T_total_cache_misses 0
NONE L1T_total_cache_miss_rate 0
L1T_total_cache_pending_hits 0
L1T_total_cache_reservation_fails 0
comp_inst_finish_time 77439422
mem_inst_finish_time -1935564863
ibuffer_flush_count1 0
ibuffer_flush_count2 0
ibuffer_flush_count3 0
replay_flush_count 0
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
