\hypertarget{group___s_c_u__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx S\+CU Driver (configures pin functions)}
\label{group___s_c_u__18_x_x__43_x_x}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsection*{Estructuras de datos}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_p_i_n_m_u_x___g_r_p___t}{P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+T}
\begin{DoxyCompactList}\small\item\em Array of pin definitions passed to \hyperlink{group___s_c_u__18_x_x__43_x_x_ga118ccc4ab5b115c5e8c7ce457eb85536}{Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing()} must be in this format. \end{DoxyCompactList}\item 
struct \hyperlink{struct_l_p_c___s_c_u___t}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+T}
\begin{DoxyCompactList}\small\item\em System Control Unit register block. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{\textquotesingle{}defines\textquotesingle{}}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gae75af2f0fdc362837d997ad5613d4a59}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP}~(0x0 $<$$<$ 3)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gac20d21e00fdd121d25725066cd02c41f}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER}~(0x1 $<$$<$ 3)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga9e19fc80ad4c70d25069566be9dccf53}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT}~(0x2 $<$$<$ 3)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gad9c9eb3ee857ec8d0917d257db190e79}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN}~(0x3 $<$$<$ 3)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaae9b7437fda7df4f7e0266d62df1ead1}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN}~(0x1 $<$$<$ 5)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga66123729d389bc3191481392d4063290}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN}~(0x1 $<$$<$ 6)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga240a8e7d216587a3dcb1989274cb73a8}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS}~(0x1 $<$$<$ 7)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gafc1e75b357677ff26cef511c0db63024}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+4\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}~(0x0 $<$$<$ 8)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gad8cd05fe91f6618f288a6a44a04b0f54}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+8\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}~(0x1 $<$$<$ 8)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gadf7d955c410140acacca5c0223420f59}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+14\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}~(0x2 $<$$<$ 8)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga6d08e27351b19971ac5d8dcd3a73f635}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+20\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}~(0x3 $<$$<$ 8)
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaec79b551b98008d8986e719926f254bc}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C0}~0x0
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga60d35d65061196255b1470e3b9610fda}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C1}~0x1
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga6712e3f281a36fca627e7250bb50c0fe}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C2}~0x2
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga8f81cddf83d0f16413003431a5576034}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C3}~0x3
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaf1b58bdd83fd9b8331aaa1d54420a656}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C4}~0x4
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga074766e720367afb95f704af9ba1ea2f}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C5}~0x5
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gad58509d54177d5acbd01b86edb8c0054}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C6}~0x6
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga801a72581d27aa13d27f0d6bee3cd8b2}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C7}~0x7
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga092912eb475816a97971f97890e2d4a4}{S\+C\+U\+\_\+\+P\+I\+N\+I\+O\+\_\+\+F\+A\+ST}~(\hyperlink{group___s_c_u__18_x_x__43_x_x_ga9e19fc80ad4c70d25069566be9dccf53}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_gaae9b7437fda7df4f7e0266d62df1ead1}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_ga66123729d389bc3191481392d4063290}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_ga240a8e7d216587a3dcb1989274cb73a8}{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS})
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga71356d77e0a6639fec743a8e73f24892}{M\+D\+\_\+\+P\+UP}~(0x0 $<$$<$ 3)		/$\ast$$\ast$ Enable pull-\/up resistor at pad $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaf637c444b0cbcd50aeaa4c4e34fbbd91}{M\+D\+\_\+\+B\+UK}~(0x1 $<$$<$ 3)		/$\ast$$\ast$ Enable pull-\/down and pull-\/up resistor at resistor at pad (repeater mode) $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gab1595b71147925d9e1b54402d5dd6f9c}{M\+D\+\_\+\+P\+LN}~(0x2 $<$$<$ 3)		/$\ast$$\ast$ Disable pull-\/down and pull-\/up resistor at resistor at pad $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga27ec0d2ed4901e435240b5e5d68211e7}{M\+D\+\_\+\+P\+DN}~(0x3 $<$$<$ 3)		/$\ast$$\ast$ Enable pull-\/down resistor at pad $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gafdcaedfabd920ede968f31684d1b89bd}{M\+D\+\_\+\+E\+HS}~(0x1 $<$$<$ 5)		/$\ast$$\ast$ Enable fast slew rate $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga7513946a011b52b79d37d4e96ed78936}{M\+D\+\_\+\+E\+ZI}~(0x1 $<$$<$ 6)		/$\ast$$\ast$ Input buffer enable $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga51a31f73d049149233853e096f585aab}{M\+D\+\_\+\+ZI}~(0x1 $<$$<$ 7)		/$\ast$$\ast$ Disable input glitch filter $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga994ff61515268737d1cc7858120425d3}{M\+D\+\_\+\+E\+H\+D0}~(0x1 $<$$<$ 8)		/$\ast$$\ast$ E\+H\+D driver strength low bit $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga9c28b5d75bb9f126c115b319b99fdfe6}{M\+D\+\_\+\+E\+H\+D1}~(0x1 $<$$<$ 8)		/$\ast$$\ast$ E\+H\+D driver strength high bit $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga0073c0520b247fe7d511d9b2b2386a20}{M\+D\+\_\+\+P\+L\+N\+\_\+\+F\+A\+ST}~(\hyperlink{group___s_c_u__18_x_x__43_x_x_gab1595b71147925d9e1b54402d5dd6f9c}{M\+D\+\_\+\+P\+LN} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_ga7513946a011b52b79d37d4e96ed78936}{M\+D\+\_\+\+E\+ZI} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_ga51a31f73d049149233853e096f585aab}{M\+D\+\_\+\+ZI} $\vert$ \hyperlink{group___s_c_u__18_x_x__43_x_x_gafdcaedfabd920ede968f31684d1b89bd}{M\+D\+\_\+\+E\+HS})
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga3d2136c7b5dd51b79986b151192bba55}{I2\+C0\+\_\+\+S\+T\+A\+N\+D\+A\+R\+D\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+DE}~(1 $<$$<$ 3 $\vert$ 1 $<$$<$ 11)	/$\ast$$\ast$ Pin configuration for S\+T\+A\+N\+D\+A\+RD/F\+A\+ST mode I2C $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaf916c6ac221dc40adadc9c873c754cfc}{I2\+C0\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+D\+E\+\_\+\+P\+L\+US}~(2 $<$$<$ 1 $\vert$ 1 $<$$<$ 3 $\vert$ 1 $<$$<$ 7 $\vert$ 1 $<$$<$ 10 $\vert$ 1 $<$$<$ 11)	/$\ast$$\ast$ Pin configuration for Fast-\/mode Plus I2C $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaa3ba064ba85ae0da9c55e7cdb8ea09b3}{F\+U\+N\+C0}~0x0				/$\ast$$\ast$ Pin function 0 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga3f9b8eb1b4789fef1da73f4eb041ddfc}{F\+U\+N\+C1}~0x1				/$\ast$$\ast$ Pin function 1 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga0e8023a25dd46655b8eda5b0476ba169}{F\+U\+N\+C2}~0x2				/$\ast$$\ast$ Pin function 2 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gadeea02cdf0e8b64c27b6fad4d2b3b2b5}{F\+U\+N\+C3}~0x3				/$\ast$$\ast$ Pin function 3 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga769e96bef0ce818be7aa2cb0a0a67753}{F\+U\+N\+C4}~0x4				/$\ast$$\ast$ Pin function 4 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_gaa8d0feff604f4d347ce09d433de1b32d}{F\+U\+N\+C5}~0x5				/$\ast$$\ast$ Pin function 5 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga3070395c343da6e051c4ebbcd3185a87}{F\+U\+N\+C6}~0x6				/$\ast$$\ast$ Pin function 6 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga25318daff6c777173bc54d6eeac7cb83}{F\+U\+N\+C7}~0x7				/$\ast$$\ast$ Pin function 7 $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga54a4b9ad44bb7c8198f74fad5fdc4ceb}{P\+O\+R\+T\+\_\+\+O\+F\+F\+S\+ET}~0x80			/$\ast$$\ast$ Port offset definition $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga5f7411607a507d91047cc61c4bd5d815}{P\+I\+N\+\_\+\+O\+F\+F\+S\+ET}~0x04			/$\ast$$\ast$ Pin offset definition $\ast$/
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga339447eec03e1342c675fd3944347e50}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+P\+IN}(\hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE},  po,  pi)~($\ast$(volatile int $\ast$) ((\hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}) + ((po) $\ast$ 0x80) + ((pi) $\ast$ 0x4))
\item 
\#define \hyperlink{group___s_c_u__18_x_x__43_x_x_ga2de55e3e5c3031afc6e123f4c0de21c2}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+C\+LK}(\hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE},  c)~($\ast$(volatile int $\ast$) ((\hyperlink{group___p_e_r_i_p_h__43_x_x___b_a_s_e_gacd777eafbfcbc5701c9728c9261b1bd1}{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}) +0x\+C00 + ((c) $\ast$ 0x4)))
\end{DoxyCompactItemize}
\subsection*{Funciones}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_gaf7f798c364e281b3aa3247516e0a913e}{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux\+Set} (uint8\+\_\+t port, uint8\+\_\+t pin, uint16\+\_\+t modefunc)
\begin{DoxyCompactList}\small\item\em Sets I/O Control pin mux. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga6bca03c66ecebe85cbecd51afb3f0009}{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux} (uint8\+\_\+t port, uint8\+\_\+t pin, uint16\+\_\+t mode, uint8\+\_\+t func)
\begin{DoxyCompactList}\small\item\em Configure pin function. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga5ee82d9fd5e174d422df2a2e5baeae88}{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux\+Set} (uint8\+\_\+t clknum, uint16\+\_\+t modefunc)
\begin{DoxyCompactList}\small\item\em Configure clock pin function (pins S\+F\+S\+C\+L\+Kx) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga9b46fb9a2976c97279e2db19798f4736}{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux} (uint8\+\_\+t clknum, uint16\+\_\+t mode, uint8\+\_\+t func)
\begin{DoxyCompactList}\small\item\em Configure clock pin function (pins S\+F\+S\+C\+L\+Kx) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_gaa23b6f4d2f313a6c232e2ea3e7cd4786}{Chip\+\_\+\+S\+C\+U\+\_\+\+G\+P\+I\+O\+Int\+Pin\+Sel} (uint8\+\_\+t Port\+Sel, uint8\+\_\+t Port\+Num, uint8\+\_\+t Pin\+Num)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Interrupt Pin Select. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_gad01225996749db1265c496568a29eaf8}{Chip\+\_\+\+S\+C\+U\+\_\+\+I2\+C0\+Pin\+Config} (uint32\+\_\+t I2\+C0\+Mode)
\begin{DoxyCompactList}\small\item\em I2C Pin Configuration. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga198684376606623332684569065a6d27}{Chip\+\_\+\+S\+C\+U\+\_\+\+A\+D\+C\+\_\+\+Channel\+\_\+\+Config} (uint32\+\_\+t A\+D\+C\+\_\+\+ID, uint8\+\_\+t channel)
\begin{DoxyCompactList}\small\item\em A\+DC Pin Configuration. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga5dd513d87e5d14f80544f59692536a92}{Chip\+\_\+\+S\+C\+U\+\_\+\+D\+A\+C\+\_\+\+Analog\+\_\+\+Config} (void)
\begin{DoxyCompactList}\small\item\em D\+AC Pin Configuration. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___s_c_u__18_x_x__43_x_x_ga118ccc4ab5b115c5e8c7ce457eb85536}{Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing} (const \hyperlink{struct_p_i_n_m_u_x___g_r_p___t}{P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+T} $\ast$pin\+Array, uint32\+\_\+t array\+Length)
\begin{DoxyCompactList}\small\item\em Set all I/O Control pin muxing. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Descripción detallada}


\subsection{Documentación de los \textquotesingle{}defines\textquotesingle{}}
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!F\+U\+N\+C0@{F\+U\+N\+C0}}
\index{F\+U\+N\+C0@{F\+U\+N\+C0}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C0}{FUNC0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C0~0x0				/$\ast$$\ast$ Pin function 0 $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_gaa3ba064ba85ae0da9c55e7cdb8ea09b3}{}\label{group___s_c_u__18_x_x__43_x_x_gaa3ba064ba85ae0da9c55e7cdb8ea09b3}


Definición en la línea 108 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!F\+U\+N\+C1@{F\+U\+N\+C1}}
\index{F\+U\+N\+C1@{F\+U\+N\+C1}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C1}{FUNC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C1~0x1				/$\ast$$\ast$ Pin function 1 $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga3f9b8eb1b4789fef1da73f4eb041ddfc}{}\label{group___s_c_u__18_x_x__43_x_x_ga3f9b8eb1b4789fef1da73f4eb041ddfc}


Definición en la línea 109 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!F\+U\+N\+C2@{F\+U\+N\+C2}}
\index{F\+U\+N\+C2@{F\+U\+N\+C2}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C2}{FUNC2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C2~0x2				/$\ast$$\ast$ Pin function 2 $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga0e8023a25dd46655b8eda5b0476ba169}{}\label{group___s_c_u__18_x_x__43_x_x_ga0e8023a25dd46655b8eda5b0476ba169}


Definición en la línea 110 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!F\+U\+N\+C3@{F\+U\+N\+C3}}
\index{F\+U\+N\+C3@{F\+U\+N\+C3}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C3}{FUNC3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C3~0x3				/$\ast$$\ast$ Pin function 3 $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_gadeea02cdf0e8b64c27b6fad4d2b3b2b5}{}\label{group___s_c_u__18_x_x__43_x_x_gadeea02cdf0e8b64c27b6fad4d2b3b2b5}


Definición en la línea 111 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!F\+U\+N\+C4@{F\+U\+N\+C4}}
\index{F\+U\+N\+C4@{F\+U\+N\+C4}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C4}{FUNC4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C4~0x4				/$\ast$$\ast$ Pin function 4 $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga769e96bef0ce818be7aa2cb0a0a67753}{}\label{group___s_c_u__18_x_x__43_x_x_ga769e96bef0ce818be7aa2cb0a0a67753}


Definición en la línea 112 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!F\+U\+N\+C5@{F\+U\+N\+C5}}
\index{F\+U\+N\+C5@{F\+U\+N\+C5}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C5}{FUNC5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C5~0x5				/$\ast$$\ast$ Pin function 5 $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_gaa8d0feff604f4d347ce09d433de1b32d}{}\label{group___s_c_u__18_x_x__43_x_x_gaa8d0feff604f4d347ce09d433de1b32d}


Definición en la línea 113 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!F\+U\+N\+C6@{F\+U\+N\+C6}}
\index{F\+U\+N\+C6@{F\+U\+N\+C6}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C6}{FUNC6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C6~0x6				/$\ast$$\ast$ Pin function 6 $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga3070395c343da6e051c4ebbcd3185a87}{}\label{group___s_c_u__18_x_x__43_x_x_ga3070395c343da6e051c4ebbcd3185a87}


Definición en la línea 114 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!F\+U\+N\+C7@{F\+U\+N\+C7}}
\index{F\+U\+N\+C7@{F\+U\+N\+C7}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C7}{FUNC7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C7~0x7				/$\ast$$\ast$ Pin function 7 $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga25318daff6c777173bc54d6eeac7cb83}{}\label{group___s_c_u__18_x_x__43_x_x_ga25318daff6c777173bc54d6eeac7cb83}


Definición en la línea 115 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!I2\+C0\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+D\+E\+\_\+\+P\+L\+US@{I2\+C0\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+D\+E\+\_\+\+P\+L\+US}}
\index{I2\+C0\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+D\+E\+\_\+\+P\+L\+US@{I2\+C0\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+D\+E\+\_\+\+P\+L\+US}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{I2\+C0\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+D\+E\+\_\+\+P\+L\+US}{I2C0_FAST_MODE_PLUS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C0\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+D\+E\+\_\+\+P\+L\+US~(2 $<$$<$ 1 $\vert$ 1 $<$$<$ 3 $\vert$ 1 $<$$<$ 7 $\vert$ 1 $<$$<$ 10 $\vert$ 1 $<$$<$ 11)	/$\ast$$\ast$ Pin configuration for Fast-\/mode Plus I2C $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_gaf916c6ac221dc40adadc9c873c754cfc}{}\label{group___s_c_u__18_x_x__43_x_x_gaf916c6ac221dc40adadc9c873c754cfc}


Definición en la línea 107 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!I2\+C0\+\_\+\+S\+T\+A\+N\+D\+A\+R\+D\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+DE@{I2\+C0\+\_\+\+S\+T\+A\+N\+D\+A\+R\+D\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+DE}}
\index{I2\+C0\+\_\+\+S\+T\+A\+N\+D\+A\+R\+D\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+DE@{I2\+C0\+\_\+\+S\+T\+A\+N\+D\+A\+R\+D\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+DE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{I2\+C0\+\_\+\+S\+T\+A\+N\+D\+A\+R\+D\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+DE}{I2C0_STANDARD_FAST_MODE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+C0\+\_\+\+S\+T\+A\+N\+D\+A\+R\+D\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+DE~(1 $<$$<$ 3 $\vert$ 1 $<$$<$ 11)	/$\ast$$\ast$ Pin configuration for S\+T\+A\+N\+D\+A\+RD/F\+A\+ST mode I2C $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga3d2136c7b5dd51b79986b151192bba55}{}\label{group___s_c_u__18_x_x__43_x_x_ga3d2136c7b5dd51b79986b151192bba55}


Definición en la línea 106 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+C\+LK@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+C\+LK}}
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+C\+LK@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+C\+LK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+C\+LK}{LPC_SCU_CLK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+C\+LK(
\begin{DoxyParamCaption}
\item[{}]{{\bf L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}, }
\item[{}]{c}
\end{DoxyParamCaption}
)~($\ast$(volatile int $\ast$) (({\bf L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}) +0x\+C00 + ((c) $\ast$ 0x4)))}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga2de55e3e5c3031afc6e123f4c0de21c2}{}\label{group___s_c_u__18_x_x__43_x_x_ga2de55e3e5c3031afc6e123f4c0de21c2}
Returns the address in the S\+CU for a S\+F\+S\+C\+LK clock register, recommend using ($\ast$(volatile int $\ast$) \&L\+P\+C\+\_\+\+S\+C\+U-\/$>$S\+F\+S\+C\+LK\mbox{[}c\mbox{]};) 

Definición en la línea 124 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+P\+IN@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+P\+IN}}
\index{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+P\+IN@{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+P\+IN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+P\+IN}{LPC_SCU_PIN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+P\+IN(
\begin{DoxyParamCaption}
\item[{}]{{\bf L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}, }
\item[{}]{po, }
\item[{}]{pi}
\end{DoxyParamCaption}
)~($\ast$(volatile int $\ast$) (({\bf L\+P\+C\+\_\+\+S\+C\+U\+\_\+\+B\+A\+SE}) + ((po) $\ast$ 0x80) + ((pi) $\ast$ 0x4))}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga339447eec03e1342c675fd3944347e50}{}\label{group___s_c_u__18_x_x__43_x_x_ga339447eec03e1342c675fd3944347e50}
Returns the S\+F\+SP register address in the S\+CU for a pin and port, recommend using ($\ast$(volatile int $\ast$) \&L\+P\+C\+\_\+\+S\+C\+U-\/$>$S\+F\+SP\mbox{[}po\mbox{]}\mbox{[}pi\mbox{]};) 

Definición en la línea 121 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!M\+D\+\_\+\+B\+UK@{M\+D\+\_\+\+B\+UK}}
\index{M\+D\+\_\+\+B\+UK@{M\+D\+\_\+\+B\+UK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+B\+UK}{MD_BUK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+B\+UK~(0x1 $<$$<$ 3)		/$\ast$$\ast$ Enable pull-\/down and pull-\/up resistor at resistor at pad (repeater mode) $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_gaf637c444b0cbcd50aeaa4c4e34fbbd91}{}\label{group___s_c_u__18_x_x__43_x_x_gaf637c444b0cbcd50aeaa4c4e34fbbd91}


Definición en la línea 97 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!M\+D\+\_\+\+E\+H\+D0@{M\+D\+\_\+\+E\+H\+D0}}
\index{M\+D\+\_\+\+E\+H\+D0@{M\+D\+\_\+\+E\+H\+D0}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+E\+H\+D0}{MD_EHD0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+E\+H\+D0~(0x1 $<$$<$ 8)		/$\ast$$\ast$ E\+H\+D driver strength low bit $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga994ff61515268737d1cc7858120425d3}{}\label{group___s_c_u__18_x_x__43_x_x_ga994ff61515268737d1cc7858120425d3}


Definición en la línea 103 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!M\+D\+\_\+\+E\+H\+D1@{M\+D\+\_\+\+E\+H\+D1}}
\index{M\+D\+\_\+\+E\+H\+D1@{M\+D\+\_\+\+E\+H\+D1}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+E\+H\+D1}{MD_EHD1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+E\+H\+D1~(0x1 $<$$<$ 8)		/$\ast$$\ast$ E\+H\+D driver strength high bit $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga9c28b5d75bb9f126c115b319b99fdfe6}{}\label{group___s_c_u__18_x_x__43_x_x_ga9c28b5d75bb9f126c115b319b99fdfe6}


Definición en la línea 104 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!M\+D\+\_\+\+E\+HS@{M\+D\+\_\+\+E\+HS}}
\index{M\+D\+\_\+\+E\+HS@{M\+D\+\_\+\+E\+HS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+E\+HS}{MD_EHS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+E\+HS~(0x1 $<$$<$ 5)		/$\ast$$\ast$ Enable fast slew rate $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_gafdcaedfabd920ede968f31684d1b89bd}{}\label{group___s_c_u__18_x_x__43_x_x_gafdcaedfabd920ede968f31684d1b89bd}


Definición en la línea 100 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!M\+D\+\_\+\+E\+ZI@{M\+D\+\_\+\+E\+ZI}}
\index{M\+D\+\_\+\+E\+ZI@{M\+D\+\_\+\+E\+ZI}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+E\+ZI}{MD_EZI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+E\+ZI~(0x1 $<$$<$ 6)		/$\ast$$\ast$ Input buffer enable $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga7513946a011b52b79d37d4e96ed78936}{}\label{group___s_c_u__18_x_x__43_x_x_ga7513946a011b52b79d37d4e96ed78936}


Definición en la línea 101 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!M\+D\+\_\+\+P\+DN@{M\+D\+\_\+\+P\+DN}}
\index{M\+D\+\_\+\+P\+DN@{M\+D\+\_\+\+P\+DN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+P\+DN}{MD_PDN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+P\+DN~(0x3 $<$$<$ 3)		/$\ast$$\ast$ Enable pull-\/down resistor at pad $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga27ec0d2ed4901e435240b5e5d68211e7}{}\label{group___s_c_u__18_x_x__43_x_x_ga27ec0d2ed4901e435240b5e5d68211e7}


Definición en la línea 99 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!M\+D\+\_\+\+P\+LN@{M\+D\+\_\+\+P\+LN}}
\index{M\+D\+\_\+\+P\+LN@{M\+D\+\_\+\+P\+LN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+P\+LN}{MD_PLN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+P\+LN~(0x2 $<$$<$ 3)		/$\ast$$\ast$ Disable pull-\/down and pull-\/up resistor at resistor at pad $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_gab1595b71147925d9e1b54402d5dd6f9c}{}\label{group___s_c_u__18_x_x__43_x_x_gab1595b71147925d9e1b54402d5dd6f9c}


Definición en la línea 98 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!M\+D\+\_\+\+P\+L\+N\+\_\+\+F\+A\+ST@{M\+D\+\_\+\+P\+L\+N\+\_\+\+F\+A\+ST}}
\index{M\+D\+\_\+\+P\+L\+N\+\_\+\+F\+A\+ST@{M\+D\+\_\+\+P\+L\+N\+\_\+\+F\+A\+ST}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+P\+L\+N\+\_\+\+F\+A\+ST}{MD_PLN_FAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+P\+L\+N\+\_\+\+F\+A\+ST~({\bf M\+D\+\_\+\+P\+LN} $\vert$ {\bf M\+D\+\_\+\+E\+ZI} $\vert$ {\bf M\+D\+\_\+\+ZI} $\vert$ {\bf M\+D\+\_\+\+E\+HS})}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga0073c0520b247fe7d511d9b2b2386a20}{}\label{group___s_c_u__18_x_x__43_x_x_ga0073c0520b247fe7d511d9b2b2386a20}


Definición en la línea 105 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!M\+D\+\_\+\+P\+UP@{M\+D\+\_\+\+P\+UP}}
\index{M\+D\+\_\+\+P\+UP@{M\+D\+\_\+\+P\+UP}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+P\+UP}{MD_PUP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+P\+UP~(0x0 $<$$<$ 3)		/$\ast$$\ast$ Enable pull-\/up resistor at pad $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga71356d77e0a6639fec743a8e73f24892}{}\label{group___s_c_u__18_x_x__43_x_x_ga71356d77e0a6639fec743a8e73f24892}
S\+CU function and mode selection definitions (old) For backwards compatibility. 

Definición en la línea 96 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!M\+D\+\_\+\+ZI@{M\+D\+\_\+\+ZI}}
\index{M\+D\+\_\+\+ZI@{M\+D\+\_\+\+ZI}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+ZI}{MD_ZI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+ZI~(0x1 $<$$<$ 7)		/$\ast$$\ast$ Disable input glitch filter $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga51a31f73d049149233853e096f585aab}{}\label{group___s_c_u__18_x_x__43_x_x_ga51a31f73d049149233853e096f585aab}


Definición en la línea 102 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!P\+I\+N\+\_\+\+O\+F\+F\+S\+ET@{P\+I\+N\+\_\+\+O\+F\+F\+S\+ET}}
\index{P\+I\+N\+\_\+\+O\+F\+F\+S\+ET@{P\+I\+N\+\_\+\+O\+F\+F\+S\+ET}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{P\+I\+N\+\_\+\+O\+F\+F\+S\+ET}{PIN_OFFSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+I\+N\+\_\+\+O\+F\+F\+S\+ET~0x04			/$\ast$$\ast$ Pin offset definition $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga5f7411607a507d91047cc61c4bd5d815}{}\label{group___s_c_u__18_x_x__43_x_x_ga5f7411607a507d91047cc61c4bd5d815}


Definición en la línea 118 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!P\+O\+R\+T\+\_\+\+O\+F\+F\+S\+ET@{P\+O\+R\+T\+\_\+\+O\+F\+F\+S\+ET}}
\index{P\+O\+R\+T\+\_\+\+O\+F\+F\+S\+ET@{P\+O\+R\+T\+\_\+\+O\+F\+F\+S\+ET}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+O\+F\+F\+S\+ET}{PORT_OFFSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+O\+F\+F\+S\+ET~0x80			/$\ast$$\ast$ Port offset definition $\ast$/}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga54a4b9ad44bb7c8198f74fad5fdc4ceb}{}\label{group___s_c_u__18_x_x__43_x_x_ga54a4b9ad44bb7c8198f74fad5fdc4ceb}


Definición en la línea 117 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+14\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+14\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+14\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+14\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+14\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}{SCU_MODE_14MA_DRIVESTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+14\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR~(0x2 $<$$<$ 8)}\hypertarget{group___s_c_u__18_x_x__43_x_x_gadf7d955c410140acacca5c0223420f59}{}\label{group___s_c_u__18_x_x__43_x_x_gadf7d955c410140acacca5c0223420f59}
High drive\+: 14mA drive strength 

Definición en la línea 80 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+20\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+20\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+20\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+20\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+20\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}{SCU_MODE_20MA_DRIVESTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+20\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR~(0x3 $<$$<$ 8)}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga6d08e27351b19971ac5d8dcd3a73f635}{}\label{group___s_c_u__18_x_x__43_x_x_ga6d08e27351b19971ac5d8dcd3a73f635}
Ultra high-\/ drive\+: 20mA drive strength 

Definición en la línea 81 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+4\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+4\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+4\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+4\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+4\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}{SCU_MODE_4MA_DRIVESTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+4\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR~(0x0 $<$$<$ 8)}\hypertarget{group___s_c_u__18_x_x__43_x_x_gafc1e75b357677ff26cef511c0db63024}{}\label{group___s_c_u__18_x_x__43_x_x_gafc1e75b357677ff26cef511c0db63024}
Normal drive\+: 4mA drive strength 

Definición en la línea 78 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+8\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+8\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+8\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+8\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+8\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR}{SCU_MODE_8MA_DRIVESTR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+8\+M\+A\+\_\+\+D\+R\+I\+V\+E\+S\+TR~(0x1 $<$$<$ 8)}\hypertarget{group___s_c_u__18_x_x__43_x_x_gad8cd05fe91f6618f288a6a44a04b0f54}{}\label{group___s_c_u__18_x_x__43_x_x_gad8cd05fe91f6618f288a6a44a04b0f54}
Medium drive\+: 8mA drive strength 

Definición en la línea 79 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C0@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C0}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C0@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C0}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C0}{SCU_MODE_FUNC0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C0~0x0}\hypertarget{group___s_c_u__18_x_x__43_x_x_gaec79b551b98008d8986e719926f254bc}{}\label{group___s_c_u__18_x_x__43_x_x_gaec79b551b98008d8986e719926f254bc}
Selects pin function 0 

Definición en la línea 82 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C1@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C1}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C1@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C1}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C1}{SCU_MODE_FUNC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C1~0x1}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga60d35d65061196255b1470e3b9610fda}{}\label{group___s_c_u__18_x_x__43_x_x_ga60d35d65061196255b1470e3b9610fda}
Selects pin function 1 

Definición en la línea 83 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C2@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C2}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C2@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C2}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C2}{SCU_MODE_FUNC2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C2~0x2}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga6712e3f281a36fca627e7250bb50c0fe}{}\label{group___s_c_u__18_x_x__43_x_x_ga6712e3f281a36fca627e7250bb50c0fe}
Selects pin function 2 

Definición en la línea 84 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C3@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C3}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C3@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C3}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C3}{SCU_MODE_FUNC3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C3~0x3}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga8f81cddf83d0f16413003431a5576034}{}\label{group___s_c_u__18_x_x__43_x_x_ga8f81cddf83d0f16413003431a5576034}
Selects pin function 3 

Definición en la línea 85 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C4@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C4}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C4@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C4}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C4}{SCU_MODE_FUNC4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C4~0x4}\hypertarget{group___s_c_u__18_x_x__43_x_x_gaf1b58bdd83fd9b8331aaa1d54420a656}{}\label{group___s_c_u__18_x_x__43_x_x_gaf1b58bdd83fd9b8331aaa1d54420a656}
Selects pin function 4 

Definición en la línea 86 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C5@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C5}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C5@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C5}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C5}{SCU_MODE_FUNC5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C5~0x5}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga074766e720367afb95f704af9ba1ea2f}{}\label{group___s_c_u__18_x_x__43_x_x_ga074766e720367afb95f704af9ba1ea2f}
Selects pin function 5 

Definición en la línea 87 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C6@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C6}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C6@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C6}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C6}{SCU_MODE_FUNC6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C6~0x6}\hypertarget{group___s_c_u__18_x_x__43_x_x_gad58509d54177d5acbd01b86edb8c0054}{}\label{group___s_c_u__18_x_x__43_x_x_gad58509d54177d5acbd01b86edb8c0054}
Selects pin function 6 

Definición en la línea 88 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C7@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C7}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C7@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C7}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C7}{SCU_MODE_FUNC7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C7~0x7}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga801a72581d27aa13d27f0d6bee3cd8b2}{}\label{group___s_c_u__18_x_x__43_x_x_ga801a72581d27aa13d27f0d6bee3cd8b2}
Selects pin function 7 

Definición en la línea 89 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN}{SCU_MODE_HIGHSPEEDSLEW_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN~(0x1 $<$$<$ 5)}\hypertarget{group___s_c_u__18_x_x__43_x_x_gaae9b7437fda7df4f7e0266d62df1ead1}{}\label{group___s_c_u__18_x_x__43_x_x_gaae9b7437fda7df4f7e0266d62df1ead1}
Enable high-\/speed slew 

Definición en la línea 75 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT}{SCU_MODE_INACT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT~(0x2 $<$$<$ 3)}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga9e19fc80ad4c70d25069566be9dccf53}{}\label{group___s_c_u__18_x_x__43_x_x_ga9e19fc80ad4c70d25069566be9dccf53}
Disable pull-\/down and pull-\/up resistor at resistor at pad 

Definición en la línea 73 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN}{SCU_MODE_INBUFF_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN~(0x1 $<$$<$ 6)}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga66123729d389bc3191481392d4063290}{}\label{group___s_c_u__18_x_x__43_x_x_ga66123729d389bc3191481392d4063290}
Enable Input buffer 

Definición en la línea 76 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN}{SCU_MODE_PULLDOWN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN~(0x3 $<$$<$ 3)}\hypertarget{group___s_c_u__18_x_x__43_x_x_gad9c9eb3ee857ec8d0917d257db190e79}{}\label{group___s_c_u__18_x_x__43_x_x_gad9c9eb3ee857ec8d0917d257db190e79}
Enable pull-\/down resistor at pad 

Definición en la línea 74 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP}{SCU_MODE_PULLUP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP~(0x0 $<$$<$ 3)}\hypertarget{group___s_c_u__18_x_x__43_x_x_gae75af2f0fdc362837d997ad5613d4a59}{}\label{group___s_c_u__18_x_x__43_x_x_gae75af2f0fdc362837d997ad5613d4a59}
S\+CU function and mode selection definitions See the User Manual for specific modes and functions supoprted by the various L\+P\+C18xx/43xx devices. Functionality can vary per device.\+Enable pull-\/up resistor at pad 

Definición en la línea 71 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER}{SCU_MODE_REPEATER}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER~(0x1 $<$$<$ 3)}\hypertarget{group___s_c_u__18_x_x__43_x_x_gac20d21e00fdd121d25725066cd02c41f}{}\label{group___s_c_u__18_x_x__43_x_x_gac20d21e00fdd121d25725066cd02c41f}
Enable pull-\/down and pull-\/up resistor at resistor at pad (repeater mode) 

Definición en la línea 72 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS}}
\index{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS@{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS}{SCU_MODE_ZIF_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS~(0x1 $<$$<$ 7)}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga240a8e7d216587a3dcb1989274cb73a8}{}\label{group___s_c_u__18_x_x__43_x_x_ga240a8e7d216587a3dcb1989274cb73a8}
Disable input glitch filter 

Definición en la línea 77 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!S\+C\+U\+\_\+\+P\+I\+N\+I\+O\+\_\+\+F\+A\+ST@{S\+C\+U\+\_\+\+P\+I\+N\+I\+O\+\_\+\+F\+A\+ST}}
\index{S\+C\+U\+\_\+\+P\+I\+N\+I\+O\+\_\+\+F\+A\+ST@{S\+C\+U\+\_\+\+P\+I\+N\+I\+O\+\_\+\+F\+A\+ST}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{S\+C\+U\+\_\+\+P\+I\+N\+I\+O\+\_\+\+F\+A\+ST}{SCU_PINIO_FAST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+C\+U\+\_\+\+P\+I\+N\+I\+O\+\_\+\+F\+A\+ST~({\bf S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT} $\vert$ {\bf S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+H\+I\+G\+H\+S\+P\+E\+E\+D\+S\+L\+E\+W\+\_\+\+EN} $\vert$ {\bf S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+B\+U\+F\+F\+\_\+\+EN} $\vert$ {\bf S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+Z\+I\+F\+\_\+\+D\+IS})}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga092912eb475816a97971f97890e2d4a4}{}\label{group___s_c_u__18_x_x__43_x_x_ga092912eb475816a97971f97890e2d4a4}


Definición en la línea 90 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de las funciones}
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!Chip\+\_\+\+S\+C\+U\+\_\+\+A\+D\+C\+\_\+\+Channel\+\_\+\+Config@{Chip\+\_\+\+S\+C\+U\+\_\+\+A\+D\+C\+\_\+\+Channel\+\_\+\+Config}}
\index{Chip\+\_\+\+S\+C\+U\+\_\+\+A\+D\+C\+\_\+\+Channel\+\_\+\+Config@{Chip\+\_\+\+S\+C\+U\+\_\+\+A\+D\+C\+\_\+\+Channel\+\_\+\+Config}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+C\+U\+\_\+\+A\+D\+C\+\_\+\+Channel\+\_\+\+Config(uint32\+\_\+t A\+D\+C\+\_\+\+I\+D, uint8\+\_\+t channel)}{Chip_SCU_ADC_Channel_Config(uint32_t ADC_ID, uint8_t channel)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+C\+U\+\_\+\+A\+D\+C\+\_\+\+Channel\+\_\+\+Config (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{A\+D\+C\+\_\+\+ID, }
\item[{uint8\+\_\+t}]{channel}
\end{DoxyParamCaption}
)}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga198684376606623332684569065a6d27}{}\label{group___s_c_u__18_x_x__43_x_x_ga198684376606623332684569065a6d27}


A\+DC Pin Configuration. 


\begin{DoxyParams}{Parámetros}
{\em A\+D\+C\+\_\+\+ID} & \+: A\+DC number \\
\hline
{\em channel} & \+: A\+DC channel \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 210 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux@{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux}}
\index{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux@{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux(uint8\+\_\+t clknum, uint16\+\_\+t mode, uint8\+\_\+t func)}{Chip_SCU_ClockPinMux(uint8_t clknum, uint16_t mode, uint8_t func)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{clknum, }
\item[{uint16\+\_\+t}]{mode, }
\item[{uint8\+\_\+t}]{func}
\end{DoxyParamCaption}
)}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga9b46fb9a2976c97279e2db19798f4736}{}\label{group___s_c_u__18_x_x__43_x_x_ga9b46fb9a2976c97279e2db19798f4736}


Configure clock pin function (pins S\+F\+S\+C\+L\+Kx) 


\begin{DoxyParams}{Parámetros}
{\em clknum} & \+: Clock pin number, should be\+: 0..3 \\
\hline
{\em mode} & \+: OR\textquotesingle{}ed values or type S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+$\ast$ \\
\hline
{\em func} & \+: Pin function, value of type S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C0 to S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C7 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 173 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux\+Set@{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux\+Set}}
\index{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux\+Set@{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux\+Set}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux\+Set(uint8\+\_\+t clknum, uint16\+\_\+t modefunc)}{Chip_SCU_ClockPinMuxSet(uint8_t clknum, uint16_t modefunc)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux\+Set (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{clknum, }
\item[{uint16\+\_\+t}]{modefunc}
\end{DoxyParamCaption}
)}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga5ee82d9fd5e174d422df2a2e5baeae88}{}\label{group___s_c_u__18_x_x__43_x_x_ga5ee82d9fd5e174d422df2a2e5baeae88}


Configure clock pin function (pins S\+F\+S\+C\+L\+Kx) 


\begin{DoxyParams}{Parámetros}
{\em clknum} & \+: Clock pin number, should be\+: 0..3 \\
\hline
{\em modefunc} & \+: OR\textquotesingle{}ed values or type S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+$\ast$ \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 161 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!Chip\+\_\+\+S\+C\+U\+\_\+\+D\+A\+C\+\_\+\+Analog\+\_\+\+Config@{Chip\+\_\+\+S\+C\+U\+\_\+\+D\+A\+C\+\_\+\+Analog\+\_\+\+Config}}
\index{Chip\+\_\+\+S\+C\+U\+\_\+\+D\+A\+C\+\_\+\+Analog\+\_\+\+Config@{Chip\+\_\+\+S\+C\+U\+\_\+\+D\+A\+C\+\_\+\+Analog\+\_\+\+Config}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+C\+U\+\_\+\+D\+A\+C\+\_\+\+Analog\+\_\+\+Config(void)}{Chip_SCU_DAC_Analog_Config(void)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+C\+U\+\_\+\+D\+A\+C\+\_\+\+Analog\+\_\+\+Config (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga5dd513d87e5d14f80544f59692536a92}{}\label{group___s_c_u__18_x_x__43_x_x_ga5dd513d87e5d14f80544f59692536a92}


D\+AC Pin Configuration. 

\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 219 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!Chip\+\_\+\+S\+C\+U\+\_\+\+G\+P\+I\+O\+Int\+Pin\+Sel@{Chip\+\_\+\+S\+C\+U\+\_\+\+G\+P\+I\+O\+Int\+Pin\+Sel}}
\index{Chip\+\_\+\+S\+C\+U\+\_\+\+G\+P\+I\+O\+Int\+Pin\+Sel@{Chip\+\_\+\+S\+C\+U\+\_\+\+G\+P\+I\+O\+Int\+Pin\+Sel}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+C\+U\+\_\+\+G\+P\+I\+O\+Int\+Pin\+Sel(uint8\+\_\+t Port\+Sel, uint8\+\_\+t Port\+Num, uint8\+\_\+t Pin\+Num)}{Chip_SCU_GPIOIntPinSel(uint8_t PortSel, uint8_t PortNum, uint8_t PinNum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+C\+U\+\_\+\+G\+P\+I\+O\+Int\+Pin\+Sel (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{Port\+Sel, }
\item[{uint8\+\_\+t}]{Port\+Num, }
\item[{uint8\+\_\+t}]{Pin\+Num}
\end{DoxyParamCaption}
)}\hypertarget{group___s_c_u__18_x_x__43_x_x_gaa23b6f4d2f313a6c232e2ea3e7cd4786}{}\label{group___s_c_u__18_x_x__43_x_x_gaa23b6f4d2f313a6c232e2ea3e7cd4786}


G\+P\+IO Interrupt Pin Select. 


\begin{DoxyParams}{Parámetros}
{\em Port\+Sel} & \+: G\+P\+IO P\+I\+N\+T\+S\+EL interrupt, should be\+: 0 to 7 \\
\hline
{\em Port\+Num} & \+: G\+P\+IO port number interrupt, should be\+: 0 to 7 \\
\hline
{\em Pin\+Num} & \+: G\+P\+IO pin number Interrupt , should be\+: 0 to 31 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 185 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!Chip\+\_\+\+S\+C\+U\+\_\+\+I2\+C0\+Pin\+Config@{Chip\+\_\+\+S\+C\+U\+\_\+\+I2\+C0\+Pin\+Config}}
\index{Chip\+\_\+\+S\+C\+U\+\_\+\+I2\+C0\+Pin\+Config@{Chip\+\_\+\+S\+C\+U\+\_\+\+I2\+C0\+Pin\+Config}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+C\+U\+\_\+\+I2\+C0\+Pin\+Config(uint32\+\_\+t I2\+C0\+Mode)}{Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+C\+U\+\_\+\+I2\+C0\+Pin\+Config (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{I2\+C0\+Mode}
\end{DoxyParamCaption}
)}\hypertarget{group___s_c_u__18_x_x__43_x_x_gad01225996749db1265c496568a29eaf8}{}\label{group___s_c_u__18_x_x__43_x_x_gad01225996749db1265c496568a29eaf8}


I2C Pin Configuration. 


\begin{DoxyParams}{Parámetros}
{\em I2\+C0\+Mode} & \+: I2\+C0 mode, should be\+:
\begin{DoxyItemize}
\item I2\+C0\+\_\+\+S\+T\+A\+N\+D\+A\+R\+D\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+DE\+: Standard/\+Fast mode transmit
\item I2\+C0\+\_\+\+F\+A\+S\+T\+\_\+\+M\+O\+D\+E\+\_\+\+P\+L\+US\+: Fast-\/mode Plus transmit 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 199 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux@{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux}}
\index{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux@{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux(uint8\+\_\+t port, uint8\+\_\+t pin, uint16\+\_\+t mode, uint8\+\_\+t func)}{Chip_SCU_PinMux(uint8_t port, uint8_t pin, uint16_t mode, uint8_t func)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{uint16\+\_\+t}]{mode, }
\item[{uint8\+\_\+t}]{func}
\end{DoxyParamCaption}
)}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga6bca03c66ecebe85cbecd51afb3f0009}{}\label{group___s_c_u__18_x_x__43_x_x_ga6bca03c66ecebe85cbecd51afb3f0009}


Configure pin function. 


\begin{DoxyParams}{Parámetros}
{\em port} & \+: Port number, should be\+: 0..15 \\
\hline
{\em pin} & \+: Pin number, should be\+: 0..31 \\
\hline
{\em mode} & \+: OR\textquotesingle{}ed values or type S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+$\ast$ \\
\hline
{\em func} & \+: Pin function, value of type S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C0 to S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+\+F\+U\+N\+C7 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Do not use for clock pins (S\+F\+S\+C\+L\+K0 .. S\+F\+S\+C\+L\+K4). Use \hyperlink{group___s_c_u__18_x_x__43_x_x_ga9b46fb9a2976c97279e2db19798f4736}{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux()} function for S\+F\+S\+C\+L\+Kx clock pins. 
\end{DoxyNote}


Definición en la línea 150 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux\+Set@{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux\+Set}}
\index{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux\+Set@{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux\+Set}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux\+Set(uint8\+\_\+t port, uint8\+\_\+t pin, uint16\+\_\+t modefunc)}{Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+C\+U\+\_\+\+Pin\+Mux\+Set (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{uint16\+\_\+t}]{modefunc}
\end{DoxyParamCaption}
)}\hypertarget{group___s_c_u__18_x_x__43_x_x_gaf7f798c364e281b3aa3247516e0a913e}{}\label{group___s_c_u__18_x_x__43_x_x_gaf7f798c364e281b3aa3247516e0a913e}


Sets I/O Control pin mux. 


\begin{DoxyParams}{Parámetros}
{\em port} & \+: Port number, should be\+: 0..15 \\
\hline
{\em pin} & \+: Pin number, should be\+: 0..31 \\
\hline
{\em modefunc} & \+: OR\textquotesingle{}ed values or type S\+C\+U\+\_\+\+M\+O\+D\+E\+\_\+$\ast$ \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Do not use for clock pins (S\+F\+S\+C\+L\+K0 .. S\+F\+S\+C\+L\+K4). Use \hyperlink{group___s_c_u__18_x_x__43_x_x_ga9b46fb9a2976c97279e2db19798f4736}{Chip\+\_\+\+S\+C\+U\+\_\+\+Clock\+Pin\+Mux()} function for S\+F\+S\+C\+L\+Kx clock pins. 
\end{DoxyNote}


Definición en la línea 135 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}!Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing@{Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing}}
\index{Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing@{Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing}!C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)@{C\+H\+I\+P\+: L\+P\+C18xx/43xx S\+C\+U Driver (configures pin functions)}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing(const P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+\+T $\ast$pin\+Array, uint32\+\_\+t array\+Length)}{Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+S\+C\+U\+\_\+\+Set\+Pin\+Muxing (
\begin{DoxyParamCaption}
\item[{const {\bf P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+T} $\ast$}]{pin\+Array, }
\item[{uint32\+\_\+t}]{array\+Length}
\end{DoxyParamCaption}
)}\hypertarget{group___s_c_u__18_x_x__43_x_x_ga118ccc4ab5b115c5e8c7ce457eb85536}{}\label{group___s_c_u__18_x_x__43_x_x_ga118ccc4ab5b115c5e8c7ce457eb85536}


Set all I/O Control pin muxing. 


\begin{DoxyParams}{Parámetros}
{\em pin\+Array} & \+: Pointer to array of pin mux selections \\
\hline
{\em array\+Length} & \+: Number of entries in pin\+Array \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 231 del archivo scu\+\_\+18xx\+\_\+43xx.\+h.

